
IO_Tile_3_33

 (5 2)  (143 531)  (143 531)  routing T_3_33.span4_horz_r_3 <X> T_3_33.lc_trk_g0_3
 (7 2)  (145 531)  (145 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (8 3)  (146 530)  (146 530)  routing T_3_33.span4_horz_r_3 <X> T_3_33.lc_trk_g0_3
 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (10 10)  (158 539)  (158 539)  routing T_3_33.lc_trk_g1_7 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (159 539)  (159 539)  routing T_3_33.lc_trk_g1_7 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (10 11)  (158 538)  (158 538)  routing T_3_33.lc_trk_g1_7 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g0_3 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (5 14)  (143 543)  (143 543)  routing T_3_33.span4_horz_r_15 <X> T_3_33.lc_trk_g1_7
 (7 14)  (145 543)  (145 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (146 543)  (146 543)  routing T_3_33.span4_horz_r_15 <X> T_3_33.lc_trk_g1_7
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (5 2)  (197 531)  (197 531)  routing T_4_33.span12_vert_3 <X> T_4_33.lc_trk_g0_3
 (7 2)  (199 531)  (199 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (200 531)  (200 531)  routing T_4_33.span12_vert_3 <X> T_4_33.lc_trk_g0_3
 (17 2)  (185 531)  (185 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (8 3)  (200 530)  (200 530)  routing T_4_33.span12_vert_3 <X> T_4_33.lc_trk_g0_3
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (10 4)  (212 532)  (212 532)  routing T_4_33.lc_trk_g1_4 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (213 532)  (213 532)  routing T_4_33.lc_trk_g1_4 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (5 7)  (197 534)  (197 534)  routing T_4_33.span4_vert_22 <X> T_4_33.lc_trk_g0_6
 (6 7)  (198 534)  (198 534)  routing T_4_33.span4_vert_22 <X> T_4_33.lc_trk_g0_6
 (7 7)  (199 534)  (199 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6
 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (5 10)  (197 539)  (197 539)  routing T_4_33.span4_horz_r_3 <X> T_4_33.lc_trk_g1_3
 (7 10)  (199 539)  (199 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_3 lc_trk_g1_3
 (11 10)  (213 539)  (213 539)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (8 11)  (200 538)  (200 538)  routing T_4_33.span4_horz_r_3 <X> T_4_33.lc_trk_g1_3
 (10 11)  (212 538)  (212 538)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (214 538)  (214 538)  routing T_4_33.lc_trk_g0_3 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (196 541)  (196 541)  routing T_4_33.span4_horz_r_4 <X> T_4_33.lc_trk_g1_4
 (5 13)  (197 541)  (197 541)  routing T_4_33.span4_horz_r_4 <X> T_4_33.lc_trk_g1_4
 (7 13)  (199 541)  (199 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (14 13)  (216 541)  (216 541)  routing T_4_33.span4_horz_l_15 <X> T_4_33.span4_horz_r_3
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (10 4)  (266 532)  (266 532)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_1 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (10 5)  (266 533)  (266 533)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (5 6)  (251 535)  (251 535)  routing T_5_33.span4_horz_r_7 <X> T_5_33.lc_trk_g0_7
 (7 6)  (253 535)  (253 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (254 534)  (254 534)  routing T_5_33.span4_horz_r_7 <X> T_5_33.lc_trk_g0_7
 (5 8)  (251 536)  (251 536)  routing T_5_33.span4_horz_r_9 <X> T_5_33.lc_trk_g1_1
 (7 8)  (253 536)  (253 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (254 536)  (254 536)  routing T_5_33.span4_horz_r_9 <X> T_5_33.lc_trk_g1_1
 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (5 2)  (305 531)  (305 531)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g0_3
 (7 2)  (307 531)  (307 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (308 531)  (308 531)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g0_3
 (17 2)  (293 531)  (293 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (6 3)  (306 530)  (306 530)  routing T_6_33.span12_vert_10 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (10 5)  (320 533)  (320 533)  routing T_6_33.lc_trk_g0_3 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (293 537)  (293 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (5 10)  (305 539)  (305 539)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g1_3
 (7 10)  (307 539)  (307 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (308 539)  (308 539)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g1_3
 (11 10)  (321 539)  (321 539)  routing T_6_33.lc_trk_g1_3 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (322 539)  (322 539)  routing T_6_33.lc_trk_g1_4 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (323 539)  (323 539)  routing T_6_33.lc_trk_g1_4 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (10 11)  (320 538)  (320 538)  routing T_6_33.lc_trk_g1_3 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (304 541)  (304 541)  routing T_6_33.span4_horz_r_4 <X> T_6_33.lc_trk_g1_4
 (5 13)  (305 541)  (305 541)  routing T_6_33.span4_horz_r_4 <X> T_6_33.lc_trk_g1_4
 (7 13)  (307 541)  (307 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (6 0)  (360 528)  (360 528)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (7 0)  (361 528)  (361 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (362 528)  (362 528)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (11 0)  (375 528)  (375 528)  routing T_7_33.span4_vert_1 <X> T_7_33.span4_horz_l_12
 (12 0)  (376 528)  (376 528)  routing T_7_33.span4_vert_1 <X> T_7_33.span4_horz_l_12
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (8 1)  (362 529)  (362 529)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (6 2)  (360 531)  (360 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (7 2)  (361 531)  (361 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (362 531)  (362 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (11 2)  (375 531)  (375 531)  routing T_7_33.span4_vert_7 <X> T_7_33.span4_horz_l_13
 (12 2)  (376 531)  (376 531)  routing T_7_33.span4_vert_7 <X> T_7_33.span4_horz_l_13
 (17 2)  (347 531)  (347 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g0_3 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (360 540)  (360 540)  routing T_7_33.span4_vert_13 <X> T_7_33.lc_trk_g1_5
 (7 12)  (361 540)  (361 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
 (8 12)  (362 540)  (362 540)  routing T_7_33.span4_vert_13 <X> T_7_33.lc_trk_g1_5
 (11 12)  (375 540)  (375 540)  routing T_7_33.span4_vert_19 <X> T_7_33.span4_horz_l_15
 (12 12)  (376 540)  (376 540)  routing T_7_33.span4_vert_19 <X> T_7_33.span4_horz_l_15
 (8 13)  (362 541)  (362 541)  routing T_7_33.span4_vert_13 <X> T_7_33.lc_trk_g1_5
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_2 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (4 11)  (412 538)  (412 538)  routing T_8_33.span4_horz_r_2 <X> T_8_33.lc_trk_g1_2
 (5 11)  (413 538)  (413 538)  routing T_8_33.span4_horz_r_2 <X> T_8_33.lc_trk_g1_2
 (7 11)  (415 538)  (415 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g1_2 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 0)  (471 528)  (471 528)  routing T_9_33.span4_horz_r_0 <X> T_9_33.span4_horz_l_12


IO_Tile_12_33

 (11 6)  (633 535)  (633 535)  routing T_12_33.span4_horz_r_2 <X> T_12_33.span4_horz_l_14


IO_Tile_13_33

 (11 0)  (687 528)  (687 528)  routing T_13_33.span4_vert_1 <X> T_13_33.span4_horz_l_12
 (12 0)  (688 528)  (688 528)  routing T_13_33.span4_vert_1 <X> T_13_33.span4_horz_l_12


IO_Tile_14_33

 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6



IO_Tile_15_33

 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6



IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (11 6)  (849 535)  (849 535)  routing T_16_33.span4_vert_13 <X> T_16_33.span4_horz_l_14
 (12 6)  (850 535)  (850 535)  routing T_16_33.span4_vert_13 <X> T_16_33.span4_horz_l_14
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit


IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (16 9)  (986 537)  (986 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1072 533)  (1072 533)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.fabout
 (15 5)  (1073 533)  (1073 533)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.fabout
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_vert_20 <X> T_20_33.lc_trk_g1_4
 (6 13)  (1054 541)  (1054 541)  routing T_20_33.span4_vert_20 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (5 14)  (1053 543)  (1053 543)  routing T_20_33.span4_vert_31 <X> T_20_33.lc_trk_g1_7
 (6 14)  (1054 543)  (1054 543)  routing T_20_33.span4_vert_31 <X> T_20_33.lc_trk_g1_7
 (7 14)  (1055 543)  (1055 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_31 lc_trk_g1_7
 (8 15)  (1056 542)  (1056 542)  routing T_20_33.span4_vert_31 <X> T_20_33.lc_trk_g1_7


IO_Tile_24_33

 (13 1)  (1287 529)  (1287 529)  routing T_24_33.span4_vert_1 <X> T_24_33.span4_horz_r_0
 (14 1)  (1288 529)  (1288 529)  routing T_24_33.span4_vert_1 <X> T_24_33.span4_horz_r_0


IO_Tile_25_33

 (17 2)  (1311 531)  (1311 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (4 5)  (1364 533)  (1364 533)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g0_4
 (5 5)  (1365 533)  (1365 533)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g0_4
 (7 5)  (1367 533)  (1367 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (17 9)  (1353 537)  (1353 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1380 539)  (1380 539)  routing T_26_33.lc_trk_g0_4 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1364 540)  (1364 540)  routing T_26_33.span4_vert_12 <X> T_26_33.lc_trk_g1_4
 (4 13)  (1364 541)  (1364 541)  routing T_26_33.span4_vert_12 <X> T_26_33.lc_trk_g1_4
 (6 13)  (1366 541)  (1366 541)  routing T_26_33.span4_vert_12 <X> T_26_33.lc_trk_g1_4
 (7 13)  (1367 541)  (1367 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_12 lc_trk_g1_4
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (11 4)  (1435 532)  (1435 532)  routing T_27_33.lc_trk_g1_0 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (4 8)  (1418 536)  (1418 536)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g1_0
 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (5 9)  (1419 537)  (1419 537)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g1_0
 (7 9)  (1421 537)  (1421 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (6 12)  (1420 540)  (1420 540)  routing T_27_33.span12_vert_21 <X> T_27_33.lc_trk_g1_5
 (7 12)  (1421 540)  (1421 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_21 lc_trk_g1_5
 (8 13)  (1422 541)  (1422 541)  routing T_27_33.span12_vert_21 <X> T_27_33.lc_trk_g1_5


IO_Tile_28_33

 (4 0)  (1472 528)  (1472 528)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (6 0)  (1474 528)  (1474 528)  routing T_28_33.span12_vert_9 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (4 1)  (1472 529)  (1472 529)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (5 1)  (1473 529)  (1473 529)  routing T_28_33.span12_vert_0 <X> T_28_33.lc_trk_g0_0
 (7 1)  (1475 529)  (1475 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
 (14 1)  (1492 529)  (1492 529)  routing T_28_33.span4_horz_l_12 <X> T_28_33.span4_horz_r_0
 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (5 0)  (1527 528)  (1527 528)  routing T_29_33.span4_vert_25 <X> T_29_33.lc_trk_g0_1
 (6 0)  (1528 528)  (1528 528)  routing T_29_33.span4_vert_25 <X> T_29_33.lc_trk_g0_1
 (7 0)  (1529 528)  (1529 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (11 0)  (1543 528)  (1543 528)  routing T_29_33.span4_horz_r_0 <X> T_29_33.span4_horz_l_12
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (4 1)  (1526 529)  (1526 529)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g0_0
 (5 1)  (1527 529)  (1527 529)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g0_0
 (7 1)  (1529 529)  (1529 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (8 1)  (1530 529)  (1530 529)  routing T_29_33.span4_vert_25 <X> T_29_33.lc_trk_g0_1
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (11 4)  (1543 532)  (1543 532)  routing T_29_33.lc_trk_g1_0 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_3 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g1_3 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1515 533)  (1515 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (16 8)  (1514 536)  (1514 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (4 9)  (1526 537)  (1526 537)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g1_0
 (5 9)  (1527 537)  (1527 537)  routing T_29_33.span4_horz_r_0 <X> T_29_33.lc_trk_g1_0
 (7 9)  (1529 537)  (1529 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (5 10)  (1527 539)  (1527 539)  routing T_29_33.span12_vert_3 <X> T_29_33.lc_trk_g1_3
 (7 10)  (1529 539)  (1529 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_3 lc_trk_g1_3
 (8 10)  (1530 539)  (1530 539)  routing T_29_33.span12_vert_3 <X> T_29_33.lc_trk_g1_3
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (8 11)  (1530 538)  (1530 538)  routing T_29_33.span12_vert_3 <X> T_29_33.lc_trk_g1_3
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (10 4)  (1596 532)  (1596 532)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1597 532)  (1597 532)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1598 532)  (1598 532)  routing T_30_33.lc_trk_g1_3 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (4 5)  (1580 533)  (1580 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (5 5)  (1581 533)  (1581 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (7 5)  (1583 533)  (1583 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1598 533)  (1598 533)  routing T_30_33.lc_trk_g1_3 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (16 8)  (1568 536)  (1568 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (5 9)  (1581 537)  (1581 537)  routing T_30_33.span4_vert_16 <X> T_30_33.lc_trk_g1_0
 (6 9)  (1582 537)  (1582 537)  routing T_30_33.span4_vert_16 <X> T_30_33.lc_trk_g1_0
 (7 9)  (1583 537)  (1583 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (5 10)  (1581 539)  (1581 539)  routing T_30_33.span4_vert_27 <X> T_30_33.lc_trk_g1_3
 (6 10)  (1582 539)  (1582 539)  routing T_30_33.span4_vert_27 <X> T_30_33.lc_trk_g1_3
 (7 10)  (1583 539)  (1583 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_27 lc_trk_g1_3
 (10 10)  (1596 539)  (1596 539)  routing T_30_33.lc_trk_g0_4 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_0 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (8 11)  (1584 538)  (1584 538)  routing T_30_33.span4_vert_27 <X> T_30_33.lc_trk_g1_3
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1580 541)  (1580 541)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g1_4
 (5 13)  (1581 541)  (1581 541)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g1_4
 (7 13)  (1583 541)  (1583 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (4 0)  (1634 528)  (1634 528)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (5 1)  (1635 529)  (1635 529)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (7 1)  (1637 529)  (1637 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (11 4)  (1651 532)  (1651 532)  routing T_31_33.lc_trk_g1_0 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_1 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (4 8)  (1634 536)  (1634 536)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g1_0
 (6 8)  (1636 536)  (1636 536)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g1_1
 (7 8)  (1637 536)  (1637 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (1638 536)  (1638 536)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g1_1
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (5 9)  (1635 537)  (1635 537)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g1_0
 (7 9)  (1637 537)  (1637 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (17 9)  (1623 537)  (1623 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_4 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1634 540)  (1634 540)  routing T_31_33.span4_horz_r_12 <X> T_31_33.lc_trk_g1_4
 (5 13)  (1635 541)  (1635 541)  routing T_31_33.span4_horz_r_12 <X> T_31_33.lc_trk_g1_4
 (7 13)  (1637 541)  (1637 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit


LogicTile_7_32

 (19 7)  (361 519)  (361 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_32

 (11 0)  (1737 512)  (1737 512)  routing T_33_32.span4_vert_b_0 <X> T_33_32.span4_vert_t_12


LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0
 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_4_31

 (3 4)  (183 500)  (183 500)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_h_r_0


RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_h_r_0 <X> T_8_31.sp12_v_b_0
 (3 1)  (399 497)  (399 497)  routing T_8_31.sp12_h_r_0 <X> T_8_31.sp12_v_b_0


LogicTile_14_31

 (19 10)  (727 506)  (727 506)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0
 (3 12)  (765 508)  (765 508)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_r_1
 (3 13)  (765 509)  (765 509)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_r_1


LogicTile_16_31

 (3 1)  (819 497)  (819 497)  routing T_16_31.sp12_h_l_23 <X> T_16_31.sp12_v_b_0
 (3 12)  (819 508)  (819 508)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1
 (3 13)  (819 509)  (819 509)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1


LogicTile_17_31

 (3 0)  (877 496)  (877 496)  routing T_17_31.sp12_h_r_0 <X> T_17_31.sp12_v_b_0
 (3 1)  (877 497)  (877 497)  routing T_17_31.sp12_h_r_0 <X> T_17_31.sp12_v_b_0


LogicTile_18_31

 (3 0)  (931 496)  (931 496)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_v_b_0
 (3 1)  (931 497)  (931 497)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_v_b_0


LogicTile_20_31

 (3 2)  (1039 498)  (1039 498)  routing T_20_31.sp12_h_r_0 <X> T_20_31.sp12_h_l_23
 (3 3)  (1039 499)  (1039 499)  routing T_20_31.sp12_h_r_0 <X> T_20_31.sp12_h_l_23
 (8 11)  (1044 507)  (1044 507)  routing T_20_31.sp4_v_b_4 <X> T_20_31.sp4_v_t_42
 (10 11)  (1046 507)  (1046 507)  routing T_20_31.sp4_v_b_4 <X> T_20_31.sp4_v_t_42


LogicTile_27_31

 (2 14)  (1404 510)  (1404 510)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (3 15)  (1405 511)  (1405 511)  routing T_27_31.sp12_h_l_22 <X> T_27_31.sp12_v_t_22


LogicTile_29_31

 (3 2)  (1513 498)  (1513 498)  routing T_29_31.sp12_v_t_23 <X> T_29_31.sp12_h_l_23
 (8 3)  (1518 499)  (1518 499)  routing T_29_31.sp4_v_b_10 <X> T_29_31.sp4_v_t_36
 (10 3)  (1520 499)  (1520 499)  routing T_29_31.sp4_v_b_10 <X> T_29_31.sp4_v_t_36


LogicTile_30_31

 (3 2)  (1567 498)  (1567 498)  routing T_30_31.sp12_v_t_23 <X> T_30_31.sp12_h_l_23
 (6 6)  (1570 502)  (1570 502)  routing T_30_31.sp4_h_l_47 <X> T_30_31.sp4_v_t_38


LogicTile_32_31

 (3 2)  (1675 498)  (1675 498)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_h_l_23
 (3 3)  (1675 499)  (1675 499)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_h_l_23


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 1)  (1743 497)  (1743 497)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (10 4)  (1736 500)  (1736 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 500)  (1737 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_5 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_5 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0

 (5 12)  (1731 508)  (1731 508)  routing T_33_31.span4_vert_b_5 <X> T_33_31.lc_trk_g1_5
 (7 12)  (1733 508)  (1733 508)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (4 13)  (1730 509)  (1730 509)  routing T_33_31.span4_vert_b_4 <X> T_33_31.lc_trk_g1_4
 (5 13)  (1731 509)  (1731 509)  routing T_33_31.span4_vert_b_4 <X> T_33_31.lc_trk_g1_4
 (7 13)  (1733 509)  (1733 509)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (8 13)  (1734 509)  (1734 509)  routing T_33_31.span4_vert_b_5 <X> T_33_31.lc_trk_g1_5


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (4 3)  (13 483)  (13 483)  routing T_0_30.span12_horz_18 <X> T_0_30.lc_trk_g0_2
 (6 3)  (11 483)  (11 483)  routing T_0_30.span12_horz_18 <X> T_0_30.lc_trk_g0_2
 (7 3)  (10 483)  (10 483)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_18 lc_trk_g0_2
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (10 4)  (7 484)  (7 484)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (10 5)  (7 485)  (7 485)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g0_2 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 486)  (12 486)  routing T_0_30.span4_vert_b_15 <X> T_0_30.lc_trk_g0_7
 (7 6)  (10 486)  (10 486)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 486)  (9 486)  routing T_0_30.span4_vert_b_15 <X> T_0_30.lc_trk_g0_7
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 489)  (12 489)  routing T_0_30.span4_horz_16 <X> T_0_30.lc_trk_g1_0
 (6 9)  (11 489)  (11 489)  routing T_0_30.span4_horz_16 <X> T_0_30.lc_trk_g1_0
 (7 9)  (10 489)  (10 489)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 490)  (7 490)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 490)  (6 490)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 490)  (5 490)  routing T_0_30.lc_trk_g1_0 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (10 11)  (7 491)  (7 491)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (5 14)  (12 494)  (12 494)  routing T_0_30.span4_vert_b_15 <X> T_0_30.lc_trk_g1_7
 (7 14)  (10 494)  (10 494)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 494)  (9 494)  routing T_0_30.span4_vert_b_15 <X> T_0_30.lc_trk_g1_7
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_3_30

 (12 6)  (138 486)  (138 486)  routing T_3_30.sp4_h_r_2 <X> T_3_30.sp4_h_l_40
 (13 7)  (139 487)  (139 487)  routing T_3_30.sp4_h_r_2 <X> T_3_30.sp4_h_l_40
 (3 11)  (129 491)  (129 491)  routing T_3_30.sp12_v_b_1 <X> T_3_30.sp12_h_l_22


LogicTile_4_30

 (3 5)  (183 485)  (183 485)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_h_r_0
 (11 14)  (191 494)  (191 494)  routing T_4_30.sp4_h_r_5 <X> T_4_30.sp4_v_t_46
 (13 14)  (193 494)  (193 494)  routing T_4_30.sp4_h_r_5 <X> T_4_30.sp4_v_t_46
 (12 15)  (192 495)  (192 495)  routing T_4_30.sp4_h_r_5 <X> T_4_30.sp4_v_t_46


LogicTile_7_30

 (8 1)  (350 481)  (350 481)  routing T_7_30.sp4_h_r_1 <X> T_7_30.sp4_v_b_1
 (4 2)  (346 482)  (346 482)  routing T_7_30.sp4_h_r_0 <X> T_7_30.sp4_v_t_37
 (5 3)  (347 483)  (347 483)  routing T_7_30.sp4_h_r_0 <X> T_7_30.sp4_v_t_37
 (13 3)  (355 483)  (355 483)  routing T_7_30.sp4_v_b_9 <X> T_7_30.sp4_h_l_39
 (4 10)  (346 490)  (346 490)  routing T_7_30.sp4_v_b_6 <X> T_7_30.sp4_v_t_43


RAM_Tile_8_30

 (12 6)  (408 486)  (408 486)  routing T_8_30.sp4_v_b_5 <X> T_8_30.sp4_h_l_40
 (2 12)  (398 492)  (398 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22
 (19 13)  (415 493)  (415 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_r_12


LogicTile_11_30

 (4 3)  (550 483)  (550 483)  routing T_11_30.sp4_v_b_7 <X> T_11_30.sp4_h_l_37
 (11 4)  (557 484)  (557 484)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5
 (13 4)  (559 484)  (559 484)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5
 (12 5)  (558 485)  (558 485)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_14_30

 (3 6)  (711 486)  (711 486)  routing T_14_30.sp12_h_r_0 <X> T_14_30.sp12_v_t_23
 (3 7)  (711 487)  (711 487)  routing T_14_30.sp12_h_r_0 <X> T_14_30.sp12_v_t_23


LogicTile_16_30

 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_l_23 <X> T_16_30.sp12_v_b_0
 (6 2)  (822 482)  (822 482)  routing T_16_30.sp4_v_b_9 <X> T_16_30.sp4_v_t_37
 (5 3)  (821 483)  (821 483)  routing T_16_30.sp4_v_b_9 <X> T_16_30.sp4_v_t_37
 (5 12)  (821 492)  (821 492)  routing T_16_30.sp4_v_b_9 <X> T_16_30.sp4_h_r_9
 (6 13)  (822 493)  (822 493)  routing T_16_30.sp4_v_b_9 <X> T_16_30.sp4_h_r_9


LogicTile_17_30

 (8 8)  (882 488)  (882 488)  routing T_17_30.sp4_v_b_1 <X> T_17_30.sp4_h_r_7
 (9 8)  (883 488)  (883 488)  routing T_17_30.sp4_v_b_1 <X> T_17_30.sp4_h_r_7
 (10 8)  (884 488)  (884 488)  routing T_17_30.sp4_v_b_1 <X> T_17_30.sp4_h_r_7


LogicTile_18_30

 (12 4)  (940 484)  (940 484)  routing T_18_30.sp4_v_b_5 <X> T_18_30.sp4_h_r_5
 (11 5)  (939 485)  (939 485)  routing T_18_30.sp4_v_b_5 <X> T_18_30.sp4_h_r_5


LogicTile_20_30

 (3 2)  (1039 482)  (1039 482)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_h_l_23
 (3 3)  (1039 483)  (1039 483)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_h_l_23
 (5 15)  (1041 495)  (1041 495)  routing T_20_30.sp4_h_l_44 <X> T_20_30.sp4_v_t_44


LogicTile_21_30

 (4 5)  (1094 485)  (1094 485)  routing T_21_30.sp4_h_l_42 <X> T_21_30.sp4_h_r_3
 (6 5)  (1096 485)  (1096 485)  routing T_21_30.sp4_h_l_42 <X> T_21_30.sp4_h_r_3


LogicTile_22_30

 (12 8)  (1156 488)  (1156 488)  routing T_22_30.sp4_h_l_40 <X> T_22_30.sp4_h_r_8
 (13 9)  (1157 489)  (1157 489)  routing T_22_30.sp4_h_l_40 <X> T_22_30.sp4_h_r_8


RAM_Tile_25_30

 (5 8)  (1311 488)  (1311 488)  routing T_25_30.sp4_h_l_38 <X> T_25_30.sp4_h_r_6
 (4 9)  (1310 489)  (1310 489)  routing T_25_30.sp4_h_l_38 <X> T_25_30.sp4_h_r_6


LogicTile_26_30

 (3 2)  (1351 482)  (1351 482)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_h_l_23
 (3 3)  (1351 483)  (1351 483)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_h_l_23
 (10 3)  (1358 483)  (1358 483)  routing T_26_30.sp4_h_l_45 <X> T_26_30.sp4_v_t_36


LogicTile_29_30

 (11 1)  (1521 481)  (1521 481)  routing T_29_30.sp4_h_l_43 <X> T_29_30.sp4_h_r_2
 (13 1)  (1523 481)  (1523 481)  routing T_29_30.sp4_h_l_43 <X> T_29_30.sp4_h_r_2


LogicTile_30_30

 (11 6)  (1575 486)  (1575 486)  routing T_30_30.sp4_v_b_9 <X> T_30_30.sp4_v_t_40
 (13 6)  (1577 486)  (1577 486)  routing T_30_30.sp4_v_b_9 <X> T_30_30.sp4_v_t_40


LogicTile_32_30

 (3 2)  (1675 482)  (1675 482)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23
 (3 3)  (1675 483)  (1675 483)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23


IO_Tile_33_30

 (4 0)  (1730 480)  (1730 480)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g0_0
 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (5 1)  (1731 481)  (1731 481)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g0_0
 (7 1)  (1733 481)  (1733 481)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (11 4)  (1737 484)  (1737 484)  routing T_33_30.lc_trk_g1_0 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 484)  (1738 484)  routing T_33_30.lc_trk_g1_3 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 485)  (1738 485)  routing T_33_30.lc_trk_g1_3 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 486)  (1731 486)  routing T_33_30.span4_horz_39 <X> T_33_30.lc_trk_g0_7
 (6 6)  (1732 486)  (1732 486)  routing T_33_30.span4_horz_39 <X> T_33_30.lc_trk_g0_7
 (7 6)  (1733 486)  (1733 486)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_39 lc_trk_g0_7
 (8 6)  (1734 486)  (1734 486)  routing T_33_30.span4_horz_39 <X> T_33_30.lc_trk_g0_7
 (4 8)  (1730 488)  (1730 488)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g1_0
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 489)  (1731 489)  routing T_33_30.span4_vert_b_8 <X> T_33_30.lc_trk_g1_0
 (7 9)  (1733 489)  (1733 489)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (17 9)  (1743 489)  (1743 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 490)  (1731 490)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g1_3
 (7 10)  (1733 490)  (1733 490)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 490)  (1734 490)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g1_3
 (13 10)  (1739 490)  (1739 490)  routing T_33_30.lc_trk_g0_7 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 491)  (1738 491)  routing T_33_30.lc_trk_g0_7 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (11 12)  (6 476)  (6 476)  routing T_0_29.span4_vert_b_3 <X> T_0_29.span4_vert_t_15


LogicTile_7_29

 (9 3)  (351 467)  (351 467)  routing T_7_29.sp4_v_b_5 <X> T_7_29.sp4_v_t_36
 (10 3)  (352 467)  (352 467)  routing T_7_29.sp4_v_b_5 <X> T_7_29.sp4_v_t_36
 (11 4)  (353 468)  (353 468)  routing T_7_29.sp4_v_t_44 <X> T_7_29.sp4_v_b_5
 (13 4)  (355 468)  (355 468)  routing T_7_29.sp4_v_t_44 <X> T_7_29.sp4_v_b_5
 (4 6)  (346 470)  (346 470)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_38
 (5 7)  (347 471)  (347 471)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_38
 (19 9)  (361 473)  (361 473)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (4 14)  (346 478)  (346 478)  routing T_7_29.sp4_v_b_9 <X> T_7_29.sp4_v_t_44


LogicTile_10_29

 (3 0)  (495 464)  (495 464)  routing T_10_29.sp12_h_r_0 <X> T_10_29.sp12_v_b_0
 (6 0)  (498 464)  (498 464)  routing T_10_29.sp4_h_r_7 <X> T_10_29.sp4_v_b_0
 (3 1)  (495 465)  (495 465)  routing T_10_29.sp12_h_r_0 <X> T_10_29.sp12_v_b_0
 (12 5)  (504 469)  (504 469)  routing T_10_29.sp4_h_r_5 <X> T_10_29.sp4_v_b_5


LogicTile_11_29

 (2 0)  (548 464)  (548 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (548 468)  (548 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 6)  (551 470)  (551 470)  routing T_11_29.sp4_v_b_3 <X> T_11_29.sp4_h_l_38


LogicTile_13_29

 (9 3)  (663 467)  (663 467)  routing T_13_29.sp4_v_b_5 <X> T_13_29.sp4_v_t_36
 (10 3)  (664 467)  (664 467)  routing T_13_29.sp4_v_b_5 <X> T_13_29.sp4_v_t_36


LogicTile_14_29

 (8 1)  (716 465)  (716 465)  routing T_14_29.sp4_h_r_1 <X> T_14_29.sp4_v_b_1


LogicTile_15_29

 (12 13)  (774 477)  (774 477)  routing T_15_29.sp4_h_r_11 <X> T_15_29.sp4_v_b_11
 (19 13)  (781 477)  (781 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_29

 (3 2)  (877 466)  (877 466)  routing T_17_29.sp12_h_r_0 <X> T_17_29.sp12_h_l_23
 (3 3)  (877 467)  (877 467)  routing T_17_29.sp12_h_r_0 <X> T_17_29.sp12_h_l_23


LogicTile_19_29

 (3 2)  (985 466)  (985 466)  routing T_19_29.sp12_h_r_0 <X> T_19_29.sp12_h_l_23
 (3 3)  (985 467)  (985 467)  routing T_19_29.sp12_h_r_0 <X> T_19_29.sp12_h_l_23
 (11 15)  (993 479)  (993 479)  routing T_19_29.sp4_h_r_3 <X> T_19_29.sp4_h_l_46
 (13 15)  (995 479)  (995 479)  routing T_19_29.sp4_h_r_3 <X> T_19_29.sp4_h_l_46


LogicTile_20_29

 (12 8)  (1048 472)  (1048 472)  routing T_20_29.sp4_v_b_2 <X> T_20_29.sp4_h_r_8
 (11 9)  (1047 473)  (1047 473)  routing T_20_29.sp4_v_b_2 <X> T_20_29.sp4_h_r_8
 (13 9)  (1049 473)  (1049 473)  routing T_20_29.sp4_v_b_2 <X> T_20_29.sp4_h_r_8
 (19 15)  (1055 479)  (1055 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_29

 (3 2)  (1147 466)  (1147 466)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_h_l_23
 (3 3)  (1147 467)  (1147 467)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_h_l_23


LogicTile_24_29

 (10 3)  (1262 467)  (1262 467)  routing T_24_29.sp4_h_l_45 <X> T_24_29.sp4_v_t_36


LogicTile_27_29

 (8 0)  (1410 464)  (1410 464)  routing T_27_29.sp4_v_b_1 <X> T_27_29.sp4_h_r_1
 (9 0)  (1411 464)  (1411 464)  routing T_27_29.sp4_v_b_1 <X> T_27_29.sp4_h_r_1
 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23


LogicTile_29_29

 (8 0)  (1518 464)  (1518 464)  routing T_29_29.sp4_v_b_7 <X> T_29_29.sp4_h_r_1
 (9 0)  (1519 464)  (1519 464)  routing T_29_29.sp4_v_b_7 <X> T_29_29.sp4_h_r_1
 (10 0)  (1520 464)  (1520 464)  routing T_29_29.sp4_v_b_7 <X> T_29_29.sp4_h_r_1
 (3 2)  (1513 466)  (1513 466)  routing T_29_29.sp12_v_t_23 <X> T_29_29.sp12_h_l_23


LogicTile_30_29

 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_h_l_23


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23
 (8 3)  (1626 467)  (1626 467)  routing T_31_29.sp4_h_l_36 <X> T_31_29.sp4_v_t_36


IO_Tile_33_29

 (4 4)  (1730 468)  (1730 468)  routing T_33_29.span4_vert_b_12 <X> T_33_29.lc_trk_g0_4
 (5 5)  (1731 469)  (1731 469)  routing T_33_29.span4_vert_b_12 <X> T_33_29.lc_trk_g0_4
 (7 5)  (1733 469)  (1733 469)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 472)  (1742 472)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (10 10)  (1736 474)  (1736 474)  routing T_33_29.lc_trk_g0_4 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 474)  (1738 474)  routing T_33_29.lc_trk_g1_4 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 474)  (1739 474)  routing T_33_29.lc_trk_g1_4 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 476)  (1730 476)  routing T_33_29.span4_horz_36 <X> T_33_29.lc_trk_g1_4
 (5 13)  (1731 477)  (1731 477)  routing T_33_29.span4_horz_36 <X> T_33_29.lc_trk_g1_4
 (6 13)  (1732 477)  (1732 477)  routing T_33_29.span4_horz_36 <X> T_33_29.lc_trk_g1_4
 (7 13)  (1733 477)  (1733 477)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 450)  (12 450)  routing T_0_28.span4_vert_b_11 <X> T_0_28.lc_trk_g0_3
 (7 2)  (10 450)  (10 450)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 450)  (9 450)  routing T_0_28.span4_vert_b_11 <X> T_0_28.lc_trk_g0_3
 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (10 4)  (7 452)  (7 452)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 452)  (5 452)  routing T_0_28.lc_trk_g1_1 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (10 5)  (7 453)  (7 453)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 454)  (12 454)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g0_7
 (7 6)  (10 454)  (10 454)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 455)  (9 455)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g0_7
 (5 8)  (12 456)  (12 456)  routing T_0_28.span4_horz_25 <X> T_0_28.lc_trk_g1_1
 (6 8)  (11 456)  (11 456)  routing T_0_28.span4_horz_25 <X> T_0_28.lc_trk_g1_1
 (7 8)  (10 456)  (10 456)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_25 lc_trk_g1_1
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (8 9)  (9 457)  (9 457)  routing T_0_28.span4_horz_25 <X> T_0_28.lc_trk_g1_1
 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 458)  (6 458)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (10 11)  (7 459)  (7 459)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 459)  (5 459)  routing T_0_28.lc_trk_g0_3 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (5 14)  (12 462)  (12 462)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g1_7
 (7 14)  (10 462)  (10 462)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit
 (8 15)  (9 463)  (9 463)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g1_7


LogicTile_2_28

 (9 2)  (81 450)  (81 450)  routing T_2_28.sp4_h_r_10 <X> T_2_28.sp4_h_l_36
 (10 2)  (82 450)  (82 450)  routing T_2_28.sp4_h_r_10 <X> T_2_28.sp4_h_l_36


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0
 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_h_r_0
 (10 14)  (298 462)  (298 462)  routing T_6_28.sp4_v_b_5 <X> T_6_28.sp4_h_l_47


RAM_Tile_8_28

 (3 5)  (399 453)  (399 453)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_h_r_0


LogicTile_12_28

 (3 1)  (603 449)  (603 449)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_v_b_0


LogicTile_14_28

 (2 4)  (710 452)  (710 452)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (710 456)  (710 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (9 13)  (717 461)  (717 461)  routing T_14_28.sp4_v_t_47 <X> T_14_28.sp4_v_b_10


LogicTile_15_28

 (6 8)  (768 456)  (768 456)  routing T_15_28.sp4_h_r_1 <X> T_15_28.sp4_v_b_6


LogicTile_16_28

 (19 13)  (835 461)  (835 461)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_28

 (8 1)  (882 449)  (882 449)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_1
 (9 1)  (883 449)  (883 449)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_1
 (10 1)  (884 449)  (884 449)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_1
 (19 2)  (893 450)  (893 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (4 4)  (878 452)  (878 452)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (6 4)  (880 452)  (880 452)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (5 5)  (879 453)  (879 453)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (3 12)  (877 460)  (877 460)  routing T_17_28.sp12_v_b_1 <X> T_17_28.sp12_h_r_1
 (3 13)  (877 461)  (877 461)  routing T_17_28.sp12_v_b_1 <X> T_17_28.sp12_h_r_1


LogicTile_18_28

 (19 2)  (947 450)  (947 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_28_28

 (3 3)  (1459 451)  (1459 451)  routing T_28_28.sp12_v_b_0 <X> T_28_28.sp12_h_l_23
 (2 14)  (1458 462)  (1458 462)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_28

 (19 7)  (1529 455)  (1529 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_31_28

 (4 9)  (1622 457)  (1622 457)  routing T_31_28.sp4_h_l_47 <X> T_31_28.sp4_h_r_6
 (6 9)  (1624 457)  (1624 457)  routing T_31_28.sp4_h_l_47 <X> T_31_28.sp4_h_r_6


IO_Tile_33_28

 (11 0)  (1737 448)  (1737 448)  routing T_33_28.span4_vert_b_0 <X> T_33_28.span4_vert_t_12
 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (11 2)  (1737 450)  (1737 450)  routing T_33_28.span4_vert_b_1 <X> T_33_28.span4_vert_t_13
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (11 12)  (1737 460)  (1737 460)  routing T_33_28.span4_horz_19 <X> T_33_28.span4_vert_t_15
 (12 12)  (1738 460)  (1738 460)  routing T_33_28.span4_horz_19 <X> T_33_28.span4_vert_t_15


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (5 2)  (12 434)  (12 434)  routing T_0_27.span4_vert_b_11 <X> T_0_27.lc_trk_g0_3
 (7 2)  (10 434)  (10 434)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 434)  (9 434)  routing T_0_27.span4_vert_b_11 <X> T_0_27.lc_trk_g0_3
 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (5 5)  (12 437)  (12 437)  routing T_0_27.span4_horz_20 <X> T_0_27.lc_trk_g0_4
 (6 5)  (11 437)  (11 437)  routing T_0_27.span4_horz_20 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (10 5)  (7 437)  (7 437)  routing T_0_27.lc_trk_g0_3 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (4 8)  (13 440)  (13 440)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g1_0
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 441)  (12 441)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g1_0
 (7 9)  (10 441)  (10 441)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1 441)  (1 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 442)  (12 442)  routing T_0_27.span4_vert_b_11 <X> T_0_27.lc_trk_g1_3
 (7 10)  (10 442)  (10 442)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 442)  (9 442)  routing T_0_27.span4_vert_b_11 <X> T_0_27.lc_trk_g1_3
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_0 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (5 14)  (131 446)  (131 446)  routing T_3_27.sp4_h_r_6 <X> T_3_27.sp4_h_l_44
 (4 15)  (130 447)  (130 447)  routing T_3_27.sp4_h_r_6 <X> T_3_27.sp4_h_l_44


LogicTile_4_27

 (3 5)  (183 437)  (183 437)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_h_r_0


LogicTile_6_27

 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_v_b_0
 (3 4)  (291 436)  (291 436)  routing T_6_27.sp12_v_t_23 <X> T_6_27.sp12_h_r_0


LogicTile_7_27

 (4 11)  (346 443)  (346 443)  routing T_7_27.sp4_v_b_1 <X> T_7_27.sp4_h_l_43


RAM_Tile_8_27

 (3 5)  (399 437)  (399 437)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_h_r_0
 (2 12)  (398 444)  (398 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_10_27

 (3 5)  (495 437)  (495 437)  routing T_10_27.sp12_h_l_23 <X> T_10_27.sp12_h_r_0


LogicTile_11_27

 (11 13)  (557 445)  (557 445)  routing T_11_27.sp4_h_l_46 <X> T_11_27.sp4_h_r_11


LogicTile_13_27

 (8 1)  (662 433)  (662 433)  routing T_13_27.sp4_h_r_1 <X> T_13_27.sp4_v_b_1
 (5 5)  (659 437)  (659 437)  routing T_13_27.sp4_h_r_3 <X> T_13_27.sp4_v_b_3


LogicTile_14_27

 (2 0)  (710 432)  (710 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (710 436)  (710 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (710 440)  (710 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 13)  (713 445)  (713 445)  routing T_14_27.sp4_h_r_9 <X> T_14_27.sp4_v_b_9
 (19 13)  (727 445)  (727 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_27

 (11 4)  (773 436)  (773 436)  routing T_15_27.sp4_h_l_46 <X> T_15_27.sp4_v_b_5
 (13 4)  (775 436)  (775 436)  routing T_15_27.sp4_h_l_46 <X> T_15_27.sp4_v_b_5
 (12 5)  (774 437)  (774 437)  routing T_15_27.sp4_h_l_46 <X> T_15_27.sp4_v_b_5
 (3 12)  (765 444)  (765 444)  routing T_15_27.sp12_v_b_1 <X> T_15_27.sp12_h_r_1
 (3 13)  (765 445)  (765 445)  routing T_15_27.sp12_v_b_1 <X> T_15_27.sp12_h_r_1


LogicTile_16_27

 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_l_23 <X> T_16_27.sp12_v_b_0


LogicTile_17_27

 (8 1)  (882 433)  (882 433)  routing T_17_27.sp4_h_l_42 <X> T_17_27.sp4_v_b_1
 (9 1)  (883 433)  (883 433)  routing T_17_27.sp4_h_l_42 <X> T_17_27.sp4_v_b_1
 (10 1)  (884 433)  (884 433)  routing T_17_27.sp4_h_l_42 <X> T_17_27.sp4_v_b_1
 (4 4)  (878 436)  (878 436)  routing T_17_27.sp4_h_l_44 <X> T_17_27.sp4_v_b_3
 (6 4)  (880 436)  (880 436)  routing T_17_27.sp4_h_l_44 <X> T_17_27.sp4_v_b_3
 (5 5)  (879 437)  (879 437)  routing T_17_27.sp4_h_l_44 <X> T_17_27.sp4_v_b_3
 (6 7)  (880 439)  (880 439)  routing T_17_27.sp4_h_r_3 <X> T_17_27.sp4_h_l_38
 (11 12)  (885 444)  (885 444)  routing T_17_27.sp4_h_l_40 <X> T_17_27.sp4_v_b_11
 (13 12)  (887 444)  (887 444)  routing T_17_27.sp4_h_l_40 <X> T_17_27.sp4_v_b_11
 (12 13)  (886 445)  (886 445)  routing T_17_27.sp4_h_l_40 <X> T_17_27.sp4_v_b_11


LogicTile_18_27

 (4 15)  (932 447)  (932 447)  routing T_18_27.sp4_h_r_1 <X> T_18_27.sp4_h_l_44
 (6 15)  (934 447)  (934 447)  routing T_18_27.sp4_h_r_1 <X> T_18_27.sp4_h_l_44
 (19 15)  (947 447)  (947 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_27

 (19 13)  (1001 445)  (1001 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_27

 (8 7)  (1044 439)  (1044 439)  routing T_20_27.sp4_v_b_1 <X> T_20_27.sp4_v_t_41
 (10 7)  (1046 439)  (1046 439)  routing T_20_27.sp4_v_b_1 <X> T_20_27.sp4_v_t_41


LogicTile_26_27

 (12 0)  (1360 432)  (1360 432)  routing T_26_27.sp4_v_b_8 <X> T_26_27.sp4_h_r_2
 (11 1)  (1359 433)  (1359 433)  routing T_26_27.sp4_v_b_8 <X> T_26_27.sp4_h_r_2
 (13 1)  (1361 433)  (1361 433)  routing T_26_27.sp4_v_b_8 <X> T_26_27.sp4_h_r_2
 (3 2)  (1351 434)  (1351 434)  routing T_26_27.sp12_v_t_23 <X> T_26_27.sp12_h_l_23
 (2 14)  (1350 446)  (1350 446)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


LogicTile_29_27

 (8 15)  (1518 447)  (1518 447)  routing T_29_27.sp4_h_l_47 <X> T_29_27.sp4_v_t_47


LogicTile_30_27

 (8 12)  (1572 444)  (1572 444)  routing T_30_27.sp4_h_l_39 <X> T_30_27.sp4_h_r_10
 (10 12)  (1574 444)  (1574 444)  routing T_30_27.sp4_h_l_39 <X> T_30_27.sp4_h_r_10


LogicTile_31_27

 (3 2)  (1621 434)  (1621 434)  routing T_31_27.sp12_v_t_23 <X> T_31_27.sp12_h_l_23


IO_Tile_33_27

 (4 10)  (1730 442)  (1730 442)  routing T_33_27.span4_horz_34 <X> T_33_27.lc_trk_g1_2
 (12 10)  (1738 442)  (1738 442)  routing T_33_27.lc_trk_g1_2 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (5 11)  (1731 443)  (1731 443)  routing T_33_27.span4_horz_34 <X> T_33_27.lc_trk_g1_2
 (6 11)  (1732 443)  (1732 443)  routing T_33_27.span4_horz_34 <X> T_33_27.lc_trk_g1_2
 (7 11)  (1733 443)  (1733 443)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (12 11)  (1738 443)  (1738 443)  routing T_33_27.lc_trk_g1_2 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (11 12)  (6 428)  (6 428)  routing T_0_26.span4_horz_19 <X> T_0_26.span4_vert_t_15
 (12 12)  (5 428)  (5 428)  routing T_0_26.span4_horz_19 <X> T_0_26.span4_vert_t_15


LogicTile_3_26

 (4 11)  (130 427)  (130 427)  routing T_3_26.sp4_h_r_10 <X> T_3_26.sp4_h_l_43
 (6 11)  (132 427)  (132 427)  routing T_3_26.sp4_h_r_10 <X> T_3_26.sp4_h_l_43


LogicTile_6_26

 (3 14)  (291 430)  (291 430)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22
 (3 15)  (291 431)  (291 431)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22


LogicTile_7_26

 (8 5)  (350 421)  (350 421)  routing T_7_26.sp4_v_t_36 <X> T_7_26.sp4_v_b_4
 (10 5)  (352 421)  (352 421)  routing T_7_26.sp4_v_t_36 <X> T_7_26.sp4_v_b_4
 (4 10)  (346 426)  (346 426)  routing T_7_26.sp4_h_r_6 <X> T_7_26.sp4_v_t_43
 (5 11)  (347 427)  (347 427)  routing T_7_26.sp4_h_r_6 <X> T_7_26.sp4_v_t_43
 (3 14)  (345 430)  (345 430)  routing T_7_26.sp12_h_r_1 <X> T_7_26.sp12_v_t_22
 (8 14)  (350 430)  (350 430)  routing T_7_26.sp4_h_r_10 <X> T_7_26.sp4_h_l_47
 (3 15)  (345 431)  (345 431)  routing T_7_26.sp12_h_r_1 <X> T_7_26.sp12_v_t_22


RAM_Tile_8_26

 (11 6)  (407 422)  (407 422)  routing T_8_26.sp4_h_r_11 <X> T_8_26.sp4_v_t_40
 (13 6)  (409 422)  (409 422)  routing T_8_26.sp4_h_r_11 <X> T_8_26.sp4_v_t_40
 (12 7)  (408 423)  (408 423)  routing T_8_26.sp4_h_r_11 <X> T_8_26.sp4_v_t_40


LogicTile_9_26

 (22 0)  (460 416)  (460 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (461 416)  (461 416)  routing T_9_26.sp4_v_b_19 <X> T_9_26.lc_trk_g0_3
 (24 0)  (462 416)  (462 416)  routing T_9_26.sp4_v_b_19 <X> T_9_26.lc_trk_g0_3
 (22 1)  (460 417)  (460 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (461 417)  (461 417)  routing T_9_26.sp4_v_b_18 <X> T_9_26.lc_trk_g0_2
 (24 1)  (462 417)  (462 417)  routing T_9_26.sp4_v_b_18 <X> T_9_26.lc_trk_g0_2
 (14 2)  (452 418)  (452 418)  routing T_9_26.sp4_v_b_4 <X> T_9_26.lc_trk_g0_4
 (16 3)  (454 419)  (454 419)  routing T_9_26.sp4_v_b_4 <X> T_9_26.lc_trk_g0_4
 (17 3)  (455 419)  (455 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (8 4)  (446 420)  (446 420)  routing T_9_26.sp4_v_b_4 <X> T_9_26.sp4_h_r_4
 (9 4)  (447 420)  (447 420)  routing T_9_26.sp4_v_b_4 <X> T_9_26.sp4_h_r_4
 (22 4)  (460 420)  (460 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (29 6)  (467 422)  (467 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 422)  (469 422)  routing T_9_26.lc_trk_g0_4 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 422)  (470 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (473 422)  (473 422)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.input_2_3
 (36 6)  (474 422)  (474 422)  LC_3 Logic Functioning bit
 (42 6)  (480 422)  (480 422)  LC_3 Logic Functioning bit
 (43 6)  (481 422)  (481 422)  LC_3 Logic Functioning bit
 (46 6)  (484 422)  (484 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (464 423)  (464 423)  routing T_9_26.lc_trk_g0_3 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 423)  (467 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 423)  (468 423)  routing T_9_26.lc_trk_g0_2 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 423)  (470 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (471 423)  (471 423)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.input_2_3
 (36 7)  (474 423)  (474 423)  LC_3 Logic Functioning bit
 (37 7)  (475 423)  (475 423)  LC_3 Logic Functioning bit
 (38 7)  (476 423)  (476 423)  LC_3 Logic Functioning bit
 (42 7)  (480 423)  (480 423)  LC_3 Logic Functioning bit
 (43 7)  (481 423)  (481 423)  LC_3 Logic Functioning bit
 (17 10)  (455 426)  (455 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (456 427)  (456 427)  routing T_9_26.sp4_r_v_b_37 <X> T_9_26.lc_trk_g2_5
 (14 13)  (452 429)  (452 429)  routing T_9_26.sp4_r_v_b_40 <X> T_9_26.lc_trk_g3_0
 (17 13)  (455 429)  (455 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (27 14)  (465 430)  (465 430)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 430)  (467 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 430)  (469 430)  routing T_9_26.lc_trk_g0_4 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 430)  (470 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 430)  (474 430)  LC_7 Logic Functioning bit
 (42 14)  (480 430)  (480 430)  LC_7 Logic Functioning bit
 (43 14)  (481 430)  (481 430)  LC_7 Logic Functioning bit
 (46 14)  (484 430)  (484 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (464 431)  (464 431)  routing T_9_26.lc_trk_g0_3 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 431)  (467 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 431)  (468 431)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 431)  (470 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (471 431)  (471 431)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.input_2_7
 (34 15)  (472 431)  (472 431)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.input_2_7
 (36 15)  (474 431)  (474 431)  LC_7 Logic Functioning bit
 (37 15)  (475 431)  (475 431)  LC_7 Logic Functioning bit
 (38 15)  (476 431)  (476 431)  LC_7 Logic Functioning bit
 (42 15)  (480 431)  (480 431)  LC_7 Logic Functioning bit
 (43 15)  (481 431)  (481 431)  LC_7 Logic Functioning bit


LogicTile_11_26

 (9 1)  (555 417)  (555 417)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_v_b_1
 (10 1)  (556 417)  (556 417)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_v_b_1
 (12 4)  (558 420)  (558 420)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_h_r_5
 (8 11)  (554 427)  (554 427)  routing T_11_26.sp4_h_r_1 <X> T_11_26.sp4_v_t_42
 (9 11)  (555 427)  (555 427)  routing T_11_26.sp4_h_r_1 <X> T_11_26.sp4_v_t_42
 (10 11)  (556 427)  (556 427)  routing T_11_26.sp4_h_r_1 <X> T_11_26.sp4_v_t_42
 (8 14)  (554 430)  (554 430)  routing T_11_26.sp4_h_r_2 <X> T_11_26.sp4_h_l_47
 (10 14)  (556 430)  (556 430)  routing T_11_26.sp4_h_r_2 <X> T_11_26.sp4_h_l_47


LogicTile_12_26

 (16 7)  (616 423)  (616 423)  routing T_12_26.sp12_h_r_12 <X> T_12_26.lc_trk_g1_4
 (17 7)  (617 423)  (617 423)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (15 8)  (615 424)  (615 424)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g2_1
 (16 8)  (616 424)  (616 424)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g2_1
 (17 8)  (617 424)  (617 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 424)  (618 424)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g2_1
 (18 9)  (618 425)  (618 425)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g2_1
 (17 11)  (617 427)  (617 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (617 428)  (617 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (626 428)  (626 428)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 428)  (627 428)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 428)  (629 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 428)  (630 428)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 428)  (632 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 428)  (633 428)  routing T_12_26.lc_trk_g2_1 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 428)  (636 428)  LC_6 Logic Functioning bit
 (38 12)  (638 428)  (638 428)  LC_6 Logic Functioning bit
 (41 12)  (641 428)  (641 428)  LC_6 Logic Functioning bit
 (43 12)  (643 428)  (643 428)  LC_6 Logic Functioning bit
 (28 13)  (628 429)  (628 429)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 429)  (629 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 429)  (632 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (633 429)  (633 429)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.input_2_6
 (34 13)  (634 429)  (634 429)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.input_2_6
 (37 13)  (637 429)  (637 429)  LC_6 Logic Functioning bit
 (38 13)  (638 429)  (638 429)  LC_6 Logic Functioning bit
 (40 13)  (640 429)  (640 429)  LC_6 Logic Functioning bit
 (42 13)  (642 429)  (642 429)  LC_6 Logic Functioning bit
 (46 13)  (646 429)  (646 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_13_26

 (15 0)  (669 416)  (669 416)  routing T_13_26.sp4_v_b_17 <X> T_13_26.lc_trk_g0_1
 (16 0)  (670 416)  (670 416)  routing T_13_26.sp4_v_b_17 <X> T_13_26.lc_trk_g0_1
 (17 0)  (671 416)  (671 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (679 416)  (679 416)  routing T_13_26.sp4_v_b_10 <X> T_13_26.lc_trk_g0_2
 (22 1)  (676 417)  (676 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 417)  (677 417)  routing T_13_26.sp4_v_b_10 <X> T_13_26.lc_trk_g0_2
 (25 1)  (679 417)  (679 417)  routing T_13_26.sp4_v_b_10 <X> T_13_26.lc_trk_g0_2
 (25 2)  (679 418)  (679 418)  routing T_13_26.sp4_v_t_3 <X> T_13_26.lc_trk_g0_6
 (22 3)  (676 419)  (676 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 419)  (677 419)  routing T_13_26.sp4_v_t_3 <X> T_13_26.lc_trk_g0_6
 (25 3)  (679 419)  (679 419)  routing T_13_26.sp4_v_t_3 <X> T_13_26.lc_trk_g0_6
 (8 4)  (662 420)  (662 420)  routing T_13_26.sp4_v_b_10 <X> T_13_26.sp4_h_r_4
 (9 4)  (663 420)  (663 420)  routing T_13_26.sp4_v_b_10 <X> T_13_26.sp4_h_r_4
 (10 4)  (664 420)  (664 420)  routing T_13_26.sp4_v_b_10 <X> T_13_26.sp4_h_r_4
 (21 6)  (675 422)  (675 422)  routing T_13_26.sp12_h_l_4 <X> T_13_26.lc_trk_g1_7
 (22 6)  (676 422)  (676 422)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (678 422)  (678 422)  routing T_13_26.sp12_h_l_4 <X> T_13_26.lc_trk_g1_7
 (28 6)  (682 422)  (682 422)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 422)  (683 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 422)  (684 422)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 422)  (686 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 422)  (689 422)  routing T_13_26.lc_trk_g1_4 <X> T_13_26.input_2_3
 (36 6)  (690 422)  (690 422)  LC_3 Logic Functioning bit
 (37 6)  (691 422)  (691 422)  LC_3 Logic Functioning bit
 (38 6)  (692 422)  (692 422)  LC_3 Logic Functioning bit
 (41 6)  (695 422)  (695 422)  LC_3 Logic Functioning bit
 (43 6)  (697 422)  (697 422)  LC_3 Logic Functioning bit
 (47 6)  (701 422)  (701 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (671 423)  (671 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (675 423)  (675 423)  routing T_13_26.sp12_h_l_4 <X> T_13_26.lc_trk_g1_7
 (29 7)  (683 423)  (683 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 423)  (685 423)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 423)  (686 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (688 423)  (688 423)  routing T_13_26.lc_trk_g1_4 <X> T_13_26.input_2_3
 (36 7)  (690 423)  (690 423)  LC_3 Logic Functioning bit
 (41 7)  (695 423)  (695 423)  LC_3 Logic Functioning bit
 (43 7)  (697 423)  (697 423)  LC_3 Logic Functioning bit
 (29 8)  (683 424)  (683 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 424)  (685 424)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 424)  (686 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 424)  (687 424)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 424)  (689 424)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.input_2_4
 (36 8)  (690 424)  (690 424)  LC_4 Logic Functioning bit
 (37 8)  (691 424)  (691 424)  LC_4 Logic Functioning bit
 (42 8)  (696 424)  (696 424)  LC_4 Logic Functioning bit
 (43 8)  (697 424)  (697 424)  LC_4 Logic Functioning bit
 (51 8)  (705 424)  (705 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (680 425)  (680 425)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 425)  (683 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 425)  (685 425)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 425)  (686 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (689 425)  (689 425)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.input_2_4
 (36 9)  (690 425)  (690 425)  LC_4 Logic Functioning bit
 (37 9)  (691 425)  (691 425)  LC_4 Logic Functioning bit
 (39 9)  (693 425)  (693 425)  LC_4 Logic Functioning bit
 (43 9)  (697 425)  (697 425)  LC_4 Logic Functioning bit
 (22 10)  (676 426)  (676 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (681 426)  (681 426)  routing T_13_26.lc_trk_g1_7 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 426)  (683 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 426)  (684 426)  routing T_13_26.lc_trk_g1_7 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 426)  (686 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 426)  (689 426)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.input_2_5
 (36 10)  (690 426)  (690 426)  LC_5 Logic Functioning bit
 (42 10)  (696 426)  (696 426)  LC_5 Logic Functioning bit
 (43 10)  (697 426)  (697 426)  LC_5 Logic Functioning bit
 (46 10)  (700 426)  (700 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (668 427)  (668 427)  routing T_13_26.sp4_r_v_b_36 <X> T_13_26.lc_trk_g2_4
 (17 11)  (671 427)  (671 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (29 11)  (683 427)  (683 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 427)  (684 427)  routing T_13_26.lc_trk_g1_7 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 427)  (685 427)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 427)  (686 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (687 427)  (687 427)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.input_2_5
 (34 11)  (688 427)  (688 427)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.input_2_5
 (36 11)  (690 427)  (690 427)  LC_5 Logic Functioning bit
 (37 11)  (691 427)  (691 427)  LC_5 Logic Functioning bit
 (38 11)  (692 427)  (692 427)  LC_5 Logic Functioning bit
 (42 11)  (696 427)  (696 427)  LC_5 Logic Functioning bit
 (43 11)  (697 427)  (697 427)  LC_5 Logic Functioning bit
 (8 13)  (662 429)  (662 429)  routing T_13_26.sp4_h_l_41 <X> T_13_26.sp4_v_b_10
 (9 13)  (663 429)  (663 429)  routing T_13_26.sp4_h_l_41 <X> T_13_26.sp4_v_b_10
 (10 13)  (664 429)  (664 429)  routing T_13_26.sp4_h_l_41 <X> T_13_26.sp4_v_b_10
 (17 15)  (671 431)  (671 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_14_26

 (15 0)  (723 416)  (723 416)  routing T_14_26.sp4_h_l_4 <X> T_14_26.lc_trk_g0_1
 (16 0)  (724 416)  (724 416)  routing T_14_26.sp4_h_l_4 <X> T_14_26.lc_trk_g0_1
 (17 0)  (725 416)  (725 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (726 416)  (726 416)  routing T_14_26.sp4_h_l_4 <X> T_14_26.lc_trk_g0_1
 (18 1)  (726 417)  (726 417)  routing T_14_26.sp4_h_l_4 <X> T_14_26.lc_trk_g0_1
 (19 2)  (727 418)  (727 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 3)  (730 419)  (730 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 419)  (733 419)  routing T_14_26.sp4_r_v_b_30 <X> T_14_26.lc_trk_g0_6
 (27 6)  (735 422)  (735 422)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 422)  (736 422)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 422)  (737 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 422)  (738 422)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 422)  (739 422)  routing T_14_26.lc_trk_g0_6 <X> T_14_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 422)  (740 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 422)  (743 422)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.input_2_3
 (36 6)  (744 422)  (744 422)  LC_3 Logic Functioning bit
 (37 6)  (745 422)  (745 422)  LC_3 Logic Functioning bit
 (42 6)  (750 422)  (750 422)  LC_3 Logic Functioning bit
 (43 6)  (751 422)  (751 422)  LC_3 Logic Functioning bit
 (47 6)  (755 422)  (755 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (29 7)  (737 423)  (737 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 423)  (738 423)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 423)  (739 423)  routing T_14_26.lc_trk_g0_6 <X> T_14_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 423)  (740 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (741 423)  (741 423)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.input_2_3
 (34 7)  (742 423)  (742 423)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.input_2_3
 (35 7)  (743 423)  (743 423)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.input_2_3
 (36 7)  (744 423)  (744 423)  LC_3 Logic Functioning bit
 (37 7)  (745 423)  (745 423)  LC_3 Logic Functioning bit
 (39 7)  (747 423)  (747 423)  LC_3 Logic Functioning bit
 (43 7)  (751 423)  (751 423)  LC_3 Logic Functioning bit
 (22 14)  (730 430)  (730 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (729 431)  (729 431)  routing T_14_26.sp4_r_v_b_47 <X> T_14_26.lc_trk_g3_7
 (22 15)  (730 431)  (730 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 431)  (733 431)  routing T_14_26.sp4_r_v_b_46 <X> T_14_26.lc_trk_g3_6


LogicTile_15_26

 (8 0)  (770 416)  (770 416)  routing T_15_26.sp4_h_l_40 <X> T_15_26.sp4_h_r_1
 (10 0)  (772 416)  (772 416)  routing T_15_26.sp4_h_l_40 <X> T_15_26.sp4_h_r_1
 (11 12)  (773 428)  (773 428)  routing T_15_26.sp4_h_l_40 <X> T_15_26.sp4_v_b_11
 (13 12)  (775 428)  (775 428)  routing T_15_26.sp4_h_l_40 <X> T_15_26.sp4_v_b_11
 (12 13)  (774 429)  (774 429)  routing T_15_26.sp4_h_l_40 <X> T_15_26.sp4_v_b_11


LogicTile_16_26

 (26 0)  (842 416)  (842 416)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 416)  (844 416)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 416)  (845 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 416)  (846 416)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 416)  (848 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 416)  (849 416)  routing T_16_26.lc_trk_g2_1 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 416)  (852 416)  LC_0 Logic Functioning bit
 (37 0)  (853 416)  (853 416)  LC_0 Logic Functioning bit
 (38 0)  (854 416)  (854 416)  LC_0 Logic Functioning bit
 (41 0)  (857 416)  (857 416)  LC_0 Logic Functioning bit
 (43 0)  (859 416)  (859 416)  LC_0 Logic Functioning bit
 (52 0)  (868 416)  (868 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (842 417)  (842 417)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 417)  (843 417)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 417)  (844 417)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 417)  (845 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 417)  (846 417)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 417)  (848 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 417)  (849 417)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.input_2_0
 (34 1)  (850 417)  (850 417)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.input_2_0
 (36 1)  (852 417)  (852 417)  LC_0 Logic Functioning bit
 (41 1)  (857 417)  (857 417)  LC_0 Logic Functioning bit
 (43 1)  (859 417)  (859 417)  LC_0 Logic Functioning bit
 (19 4)  (835 420)  (835 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (15 8)  (831 424)  (831 424)  routing T_16_26.sp4_h_r_41 <X> T_16_26.lc_trk_g2_1
 (16 8)  (832 424)  (832 424)  routing T_16_26.sp4_h_r_41 <X> T_16_26.lc_trk_g2_1
 (17 8)  (833 424)  (833 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 424)  (834 424)  routing T_16_26.sp4_h_r_41 <X> T_16_26.lc_trk_g2_1
 (26 8)  (842 424)  (842 424)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 424)  (843 424)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 424)  (844 424)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 424)  (845 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 424)  (846 424)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 424)  (847 424)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 424)  (849 424)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 424)  (850 424)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (38 8)  (854 424)  (854 424)  LC_4 Logic Functioning bit
 (41 8)  (857 424)  (857 424)  LC_4 Logic Functioning bit
 (43 8)  (859 424)  (859 424)  LC_4 Logic Functioning bit
 (46 8)  (862 424)  (862 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (834 425)  (834 425)  routing T_16_26.sp4_h_r_41 <X> T_16_26.lc_trk_g2_1
 (27 9)  (843 425)  (843 425)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 425)  (844 425)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 425)  (846 425)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 425)  (852 425)  LC_4 Logic Functioning bit
 (38 9)  (854 425)  (854 425)  LC_4 Logic Functioning bit
 (40 9)  (856 425)  (856 425)  LC_4 Logic Functioning bit
 (42 9)  (858 425)  (858 425)  LC_4 Logic Functioning bit
 (22 10)  (838 426)  (838 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (837 427)  (837 427)  routing T_16_26.sp4_r_v_b_39 <X> T_16_26.lc_trk_g2_7
 (17 12)  (833 428)  (833 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (834 429)  (834 429)  routing T_16_26.sp4_r_v_b_41 <X> T_16_26.lc_trk_g3_1
 (6 14)  (822 430)  (822 430)  routing T_16_26.sp4_v_b_6 <X> T_16_26.sp4_v_t_44
 (14 14)  (830 430)  (830 430)  routing T_16_26.sp12_v_t_3 <X> T_16_26.lc_trk_g3_4
 (16 14)  (832 430)  (832 430)  routing T_16_26.sp4_v_b_37 <X> T_16_26.lc_trk_g3_5
 (17 14)  (833 430)  (833 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (834 430)  (834 430)  routing T_16_26.sp4_v_b_37 <X> T_16_26.lc_trk_g3_5
 (22 14)  (838 430)  (838 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (5 15)  (821 431)  (821 431)  routing T_16_26.sp4_v_b_6 <X> T_16_26.sp4_v_t_44
 (14 15)  (830 431)  (830 431)  routing T_16_26.sp12_v_t_3 <X> T_16_26.lc_trk_g3_4
 (15 15)  (831 431)  (831 431)  routing T_16_26.sp12_v_t_3 <X> T_16_26.lc_trk_g3_4
 (17 15)  (833 431)  (833 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (834 431)  (834 431)  routing T_16_26.sp4_v_b_37 <X> T_16_26.lc_trk_g3_5
 (22 15)  (838 431)  (838 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (839 431)  (839 431)  routing T_16_26.sp12_v_b_14 <X> T_16_26.lc_trk_g3_6


LogicTile_17_26

 (27 0)  (901 416)  (901 416)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 416)  (902 416)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 416)  (903 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 416)  (905 416)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 416)  (906 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 416)  (907 416)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 416)  (908 416)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 416)  (910 416)  LC_0 Logic Functioning bit
 (37 0)  (911 416)  (911 416)  LC_0 Logic Functioning bit
 (38 0)  (912 416)  (912 416)  LC_0 Logic Functioning bit
 (39 0)  (913 416)  (913 416)  LC_0 Logic Functioning bit
 (41 0)  (915 416)  (915 416)  LC_0 Logic Functioning bit
 (43 0)  (917 416)  (917 416)  LC_0 Logic Functioning bit
 (52 0)  (926 416)  (926 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (900 417)  (900 417)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 417)  (902 417)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 417)  (903 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 417)  (904 417)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 417)  (905 417)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 417)  (910 417)  LC_0 Logic Functioning bit
 (38 1)  (912 417)  (912 417)  LC_0 Logic Functioning bit
 (9 3)  (883 419)  (883 419)  routing T_17_26.sp4_v_b_1 <X> T_17_26.sp4_v_t_36
 (27 6)  (901 422)  (901 422)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 422)  (902 422)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 422)  (903 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 422)  (906 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 422)  (907 422)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 422)  (910 422)  LC_3 Logic Functioning bit
 (38 6)  (912 422)  (912 422)  LC_3 Logic Functioning bit
 (41 6)  (915 422)  (915 422)  LC_3 Logic Functioning bit
 (43 6)  (917 422)  (917 422)  LC_3 Logic Functioning bit
 (47 6)  (921 422)  (921 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (901 423)  (901 423)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 423)  (902 423)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 423)  (903 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 423)  (905 423)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 423)  (911 423)  LC_3 Logic Functioning bit
 (39 7)  (913 423)  (913 423)  LC_3 Logic Functioning bit
 (41 7)  (915 423)  (915 423)  LC_3 Logic Functioning bit
 (43 7)  (917 423)  (917 423)  LC_3 Logic Functioning bit
 (22 9)  (896 425)  (896 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 425)  (897 425)  routing T_17_26.sp4_v_b_42 <X> T_17_26.lc_trk_g2_2
 (24 9)  (898 425)  (898 425)  routing T_17_26.sp4_v_b_42 <X> T_17_26.lc_trk_g2_2
 (15 12)  (889 428)  (889 428)  routing T_17_26.sp4_h_r_25 <X> T_17_26.lc_trk_g3_1
 (16 12)  (890 428)  (890 428)  routing T_17_26.sp4_h_r_25 <X> T_17_26.lc_trk_g3_1
 (17 12)  (891 428)  (891 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (899 428)  (899 428)  routing T_17_26.sp12_v_t_1 <X> T_17_26.lc_trk_g3_2
 (16 13)  (890 429)  (890 429)  routing T_17_26.sp12_v_b_8 <X> T_17_26.lc_trk_g3_0
 (17 13)  (891 429)  (891 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (892 429)  (892 429)  routing T_17_26.sp4_h_r_25 <X> T_17_26.lc_trk_g3_1
 (22 13)  (896 429)  (896 429)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (898 429)  (898 429)  routing T_17_26.sp12_v_t_1 <X> T_17_26.lc_trk_g3_2
 (25 13)  (899 429)  (899 429)  routing T_17_26.sp12_v_t_1 <X> T_17_26.lc_trk_g3_2
 (22 15)  (896 431)  (896 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (897 431)  (897 431)  routing T_17_26.sp4_v_b_46 <X> T_17_26.lc_trk_g3_6
 (24 15)  (898 431)  (898 431)  routing T_17_26.sp4_v_b_46 <X> T_17_26.lc_trk_g3_6


LogicTile_18_26

 (3 3)  (931 419)  (931 419)  routing T_18_26.sp12_v_b_0 <X> T_18_26.sp12_h_l_23
 (11 6)  (939 422)  (939 422)  routing T_18_26.sp4_h_l_37 <X> T_18_26.sp4_v_t_40


LogicTile_22_26

 (3 3)  (1147 419)  (1147 419)  routing T_22_26.sp12_v_b_0 <X> T_22_26.sp12_h_l_23
 (3 13)  (1147 429)  (1147 429)  routing T_22_26.sp12_h_l_22 <X> T_22_26.sp12_h_r_1


LogicTile_27_26

 (1 3)  (1403 419)  (1403 419)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_30_26

 (6 14)  (1570 430)  (1570 430)  routing T_30_26.sp4_h_l_41 <X> T_30_26.sp4_v_t_44


IO_Tile_0_25

 (11 0)  (6 400)  (6 400)  routing T_0_25.span4_horz_1 <X> T_0_25.span4_vert_t_12
 (12 0)  (5 400)  (5 400)  routing T_0_25.span4_horz_1 <X> T_0_25.span4_vert_t_12
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (4 3)  (13 403)  (13 403)  routing T_0_25.span12_horz_18 <X> T_0_25.lc_trk_g0_2
 (6 3)  (11 403)  (11 403)  routing T_0_25.span12_horz_18 <X> T_0_25.lc_trk_g0_2
 (7 3)  (10 403)  (10 403)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_18 lc_trk_g0_2
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (11 4)  (6 404)  (6 404)  routing T_0_25.lc_trk_g1_2 <X> T_0_25.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (10 5)  (7 405)  (7 405)  routing T_0_25.lc_trk_g1_2 <X> T_0_25.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (6 6)  (11 406)  (11 406)  routing T_0_25.span4_horz_15 <X> T_0_25.lc_trk_g0_7
 (7 6)  (10 406)  (10 406)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_15 lc_trk_g0_7
 (8 6)  (9 406)  (9 406)  routing T_0_25.span4_horz_15 <X> T_0_25.lc_trk_g0_7
 (8 7)  (9 407)  (9 407)  routing T_0_25.span4_horz_15 <X> T_0_25.lc_trk_g0_7
 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 410)  (9 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (4 11)  (13 411)  (13 411)  routing T_0_25.span12_horz_18 <X> T_0_25.lc_trk_g1_2
 (6 11)  (11 411)  (11 411)  routing T_0_25.span12_horz_18 <X> T_0_25.lc_trk_g1_2
 (7 11)  (10 411)  (10 411)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_18 lc_trk_g1_2
 (10 11)  (7 411)  (7 411)  routing T_0_25.lc_trk_g0_2 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 411)  (5 411)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 412)  (6 412)  routing T_0_25.span4_horz_19 <X> T_0_25.span4_vert_t_15
 (12 12)  (5 412)  (5 412)  routing T_0_25.span4_horz_19 <X> T_0_25.span4_vert_t_15
 (13 13)  (4 413)  (4 413)  routing T_0_25.span4_horz_19 <X> T_0_25.span4_vert_b_3
 (14 13)  (3 413)  (3 413)  routing T_0_25.span4_horz_19 <X> T_0_25.span4_vert_b_3
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 5)  (75 405)  (75 405)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_h_r_0


LogicTile_3_25

 (13 3)  (139 403)  (139 403)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_h_l_39
 (3 10)  (129 410)  (129 410)  routing T_3_25.sp12_h_r_1 <X> T_3_25.sp12_h_l_22
 (5 10)  (131 410)  (131 410)  routing T_3_25.sp4_h_r_3 <X> T_3_25.sp4_h_l_43
 (3 11)  (129 411)  (129 411)  routing T_3_25.sp12_h_r_1 <X> T_3_25.sp12_h_l_22
 (4 11)  (130 411)  (130 411)  routing T_3_25.sp4_h_r_3 <X> T_3_25.sp4_h_l_43


LogicTile_4_25

 (8 2)  (188 402)  (188 402)  routing T_4_25.sp4_h_r_1 <X> T_4_25.sp4_h_l_36
 (3 4)  (183 404)  (183 404)  routing T_4_25.sp12_v_t_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25

 (3 0)  (237 400)  (237 400)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_v_b_0
 (3 4)  (237 404)  (237 404)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_h_r_0


LogicTile_6_25

 (3 4)  (291 404)  (291 404)  routing T_6_25.sp12_v_t_23 <X> T_6_25.sp12_h_r_0


LogicTile_7_25

 (3 4)  (345 404)  (345 404)  routing T_7_25.sp12_v_t_23 <X> T_7_25.sp12_h_r_0
 (6 7)  (348 407)  (348 407)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_h_l_38
 (3 14)  (345 414)  (345 414)  routing T_7_25.sp12_h_r_1 <X> T_7_25.sp12_v_t_22
 (4 14)  (346 414)  (346 414)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_v_t_44
 (6 14)  (348 414)  (348 414)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_v_t_44
 (3 15)  (345 415)  (345 415)  routing T_7_25.sp12_h_r_1 <X> T_7_25.sp12_v_t_22
 (5 15)  (347 415)  (347 415)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_v_t_44


RAM_Tile_8_25

 (2 0)  (398 400)  (398 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (8 2)  (404 402)  (404 402)  routing T_8_25.sp4_h_r_1 <X> T_8_25.sp4_h_l_36
 (19 4)  (415 404)  (415 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (2 8)  (398 408)  (398 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_9_25



LogicTile_10_25

 (22 6)  (514 406)  (514 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (31 6)  (523 406)  (523 406)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 406)  (524 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 406)  (526 406)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (40 6)  (532 406)  (532 406)  LC_3 Logic Functioning bit
 (41 6)  (533 406)  (533 406)  LC_3 Logic Functioning bit
 (42 6)  (534 406)  (534 406)  LC_3 Logic Functioning bit
 (43 6)  (535 406)  (535 406)  LC_3 Logic Functioning bit
 (47 6)  (539 406)  (539 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (543 406)  (543 406)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (544 406)  (544 406)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (523 407)  (523 407)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (40 7)  (532 407)  (532 407)  LC_3 Logic Functioning bit
 (41 7)  (533 407)  (533 407)  LC_3 Logic Functioning bit
 (42 7)  (534 407)  (534 407)  LC_3 Logic Functioning bit
 (43 7)  (535 407)  (535 407)  LC_3 Logic Functioning bit
 (47 7)  (539 407)  (539 407)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38


LogicTile_11_25

 (12 4)  (558 404)  (558 404)  routing T_11_25.sp4_v_b_5 <X> T_11_25.sp4_h_r_5
 (11 5)  (557 405)  (557 405)  routing T_11_25.sp4_v_b_5 <X> T_11_25.sp4_h_r_5
 (4 6)  (550 406)  (550 406)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_v_t_38
 (6 6)  (552 406)  (552 406)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_v_t_38
 (4 12)  (550 412)  (550 412)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_v_b_9
 (11 12)  (557 412)  (557 412)  routing T_11_25.sp4_h_l_40 <X> T_11_25.sp4_v_b_11
 (13 12)  (559 412)  (559 412)  routing T_11_25.sp4_h_l_40 <X> T_11_25.sp4_v_b_11
 (5 13)  (551 413)  (551 413)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_v_b_9
 (12 13)  (558 413)  (558 413)  routing T_11_25.sp4_h_l_40 <X> T_11_25.sp4_v_b_11


LogicTile_12_25

 (9 2)  (609 402)  (609 402)  routing T_12_25.sp4_h_r_10 <X> T_12_25.sp4_h_l_36
 (10 2)  (610 402)  (610 402)  routing T_12_25.sp4_h_r_10 <X> T_12_25.sp4_h_l_36
 (2 4)  (602 404)  (602 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_25

 (2 4)  (656 404)  (656 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (656 408)  (656 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_25

 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_l_23 <X> T_14_25.sp12_v_b_0
 (14 2)  (722 402)  (722 402)  routing T_14_25.sp12_h_l_3 <X> T_14_25.lc_trk_g0_4
 (28 2)  (736 402)  (736 402)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 402)  (739 402)  routing T_14_25.lc_trk_g0_4 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (743 402)  (743 402)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.input_2_1
 (36 2)  (744 402)  (744 402)  LC_1 Logic Functioning bit
 (37 2)  (745 402)  (745 402)  LC_1 Logic Functioning bit
 (42 2)  (750 402)  (750 402)  LC_1 Logic Functioning bit
 (43 2)  (751 402)  (751 402)  LC_1 Logic Functioning bit
 (14 3)  (722 403)  (722 403)  routing T_14_25.sp12_h_l_3 <X> T_14_25.lc_trk_g0_4
 (15 3)  (723 403)  (723 403)  routing T_14_25.sp12_h_l_3 <X> T_14_25.lc_trk_g0_4
 (17 3)  (725 403)  (725 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (735 403)  (735 403)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 403)  (736 403)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 403)  (737 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 403)  (738 403)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 403)  (740 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 403)  (741 403)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.input_2_1
 (35 3)  (743 403)  (743 403)  routing T_14_25.lc_trk_g2_7 <X> T_14_25.input_2_1
 (36 3)  (744 403)  (744 403)  LC_1 Logic Functioning bit
 (37 3)  (745 403)  (745 403)  LC_1 Logic Functioning bit
 (39 3)  (747 403)  (747 403)  LC_1 Logic Functioning bit
 (43 3)  (751 403)  (751 403)  LC_1 Logic Functioning bit
 (47 3)  (755 403)  (755 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (722 404)  (722 404)  routing T_14_25.sp4_h_r_8 <X> T_14_25.lc_trk_g1_0
 (19 4)  (727 404)  (727 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (15 5)  (723 405)  (723 405)  routing T_14_25.sp4_h_r_8 <X> T_14_25.lc_trk_g1_0
 (16 5)  (724 405)  (724 405)  routing T_14_25.sp4_h_r_8 <X> T_14_25.lc_trk_g1_0
 (17 5)  (725 405)  (725 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (28 6)  (736 406)  (736 406)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 406)  (737 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 406)  (739 406)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 406)  (740 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 406)  (741 406)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 406)  (744 406)  LC_3 Logic Functioning bit
 (37 6)  (745 406)  (745 406)  LC_3 Logic Functioning bit
 (42 6)  (750 406)  (750 406)  LC_3 Logic Functioning bit
 (43 6)  (751 406)  (751 406)  LC_3 Logic Functioning bit
 (47 6)  (755 406)  (755 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (735 407)  (735 407)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 407)  (736 407)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 407)  (737 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 407)  (738 407)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 407)  (740 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 407)  (742 407)  routing T_14_25.lc_trk_g1_0 <X> T_14_25.input_2_3
 (36 7)  (744 407)  (744 407)  LC_3 Logic Functioning bit
 (37 7)  (745 407)  (745 407)  LC_3 Logic Functioning bit
 (39 7)  (747 407)  (747 407)  LC_3 Logic Functioning bit
 (43 7)  (751 407)  (751 407)  LC_3 Logic Functioning bit
 (22 9)  (730 409)  (730 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (14 10)  (722 410)  (722 410)  routing T_14_25.sp12_v_t_3 <X> T_14_25.lc_trk_g2_4
 (22 10)  (730 410)  (730 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 410)  (731 410)  routing T_14_25.sp4_v_b_47 <X> T_14_25.lc_trk_g2_7
 (24 10)  (732 410)  (732 410)  routing T_14_25.sp4_v_b_47 <X> T_14_25.lc_trk_g2_7
 (14 11)  (722 411)  (722 411)  routing T_14_25.sp12_v_t_3 <X> T_14_25.lc_trk_g2_4
 (15 11)  (723 411)  (723 411)  routing T_14_25.sp12_v_t_3 <X> T_14_25.lc_trk_g2_4
 (17 11)  (725 411)  (725 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (2 12)  (710 412)  (710 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (722 412)  (722 412)  routing T_14_25.sp4_h_r_40 <X> T_14_25.lc_trk_g3_0
 (14 13)  (722 413)  (722 413)  routing T_14_25.sp4_h_r_40 <X> T_14_25.lc_trk_g3_0
 (15 13)  (723 413)  (723 413)  routing T_14_25.sp4_h_r_40 <X> T_14_25.lc_trk_g3_0
 (16 13)  (724 413)  (724 413)  routing T_14_25.sp4_h_r_40 <X> T_14_25.lc_trk_g3_0
 (17 13)  (725 413)  (725 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0


LogicTile_15_25

 (8 1)  (770 401)  (770 401)  routing T_15_25.sp4_h_l_42 <X> T_15_25.sp4_v_b_1
 (9 1)  (771 401)  (771 401)  routing T_15_25.sp4_h_l_42 <X> T_15_25.sp4_v_b_1
 (10 1)  (772 401)  (772 401)  routing T_15_25.sp4_h_l_42 <X> T_15_25.sp4_v_b_1
 (5 5)  (767 405)  (767 405)  routing T_15_25.sp4_h_r_3 <X> T_15_25.sp4_v_b_3
 (3 12)  (765 412)  (765 412)  routing T_15_25.sp12_v_b_1 <X> T_15_25.sp12_h_r_1
 (3 13)  (765 413)  (765 413)  routing T_15_25.sp12_v_b_1 <X> T_15_25.sp12_h_r_1
 (9 15)  (771 415)  (771 415)  routing T_15_25.sp4_v_b_10 <X> T_15_25.sp4_v_t_47


LogicTile_16_25

 (6 2)  (822 402)  (822 402)  routing T_16_25.sp4_h_l_42 <X> T_16_25.sp4_v_t_37
 (8 9)  (824 409)  (824 409)  routing T_16_25.sp4_h_l_42 <X> T_16_25.sp4_v_b_7
 (9 9)  (825 409)  (825 409)  routing T_16_25.sp4_h_l_42 <X> T_16_25.sp4_v_b_7
 (3 12)  (819 412)  (819 412)  routing T_16_25.sp12_v_b_1 <X> T_16_25.sp12_h_r_1
 (4 12)  (820 412)  (820 412)  routing T_16_25.sp4_h_l_44 <X> T_16_25.sp4_v_b_9
 (3 13)  (819 413)  (819 413)  routing T_16_25.sp12_v_b_1 <X> T_16_25.sp12_h_r_1
 (5 13)  (821 413)  (821 413)  routing T_16_25.sp4_h_l_44 <X> T_16_25.sp4_v_b_9
 (10 13)  (826 413)  (826 413)  routing T_16_25.sp4_h_r_5 <X> T_16_25.sp4_v_b_10
 (19 15)  (835 415)  (835 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_25

 (2 0)  (876 400)  (876 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (16 2)  (890 402)  (890 402)  routing T_17_25.sp4_v_b_5 <X> T_17_25.lc_trk_g0_5
 (17 2)  (891 402)  (891 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (892 402)  (892 402)  routing T_17_25.sp4_v_b_5 <X> T_17_25.lc_trk_g0_5
 (26 4)  (900 404)  (900 404)  routing T_17_25.lc_trk_g1_7 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 404)  (904 404)  routing T_17_25.lc_trk_g0_5 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 404)  (905 404)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 404)  (907 404)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 404)  (908 404)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 404)  (910 404)  LC_2 Logic Functioning bit
 (37 4)  (911 404)  (911 404)  LC_2 Logic Functioning bit
 (38 4)  (912 404)  (912 404)  LC_2 Logic Functioning bit
 (39 4)  (913 404)  (913 404)  LC_2 Logic Functioning bit
 (41 4)  (915 404)  (915 404)  LC_2 Logic Functioning bit
 (43 4)  (917 404)  (917 404)  LC_2 Logic Functioning bit
 (46 4)  (920 404)  (920 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (900 405)  (900 405)  routing T_17_25.lc_trk_g1_7 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 405)  (901 405)  routing T_17_25.lc_trk_g1_7 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 405)  (903 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 405)  (905 405)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 405)  (910 405)  LC_2 Logic Functioning bit
 (38 5)  (912 405)  (912 405)  LC_2 Logic Functioning bit
 (21 6)  (895 406)  (895 406)  routing T_17_25.sp4_v_b_7 <X> T_17_25.lc_trk_g1_7
 (22 6)  (896 406)  (896 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (897 406)  (897 406)  routing T_17_25.sp4_v_b_7 <X> T_17_25.lc_trk_g1_7
 (26 6)  (900 406)  (900 406)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 406)  (902 406)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 406)  (903 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 406)  (904 406)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 406)  (905 406)  routing T_17_25.lc_trk_g1_7 <X> T_17_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 406)  (906 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 406)  (908 406)  routing T_17_25.lc_trk_g1_7 <X> T_17_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 406)  (910 406)  LC_3 Logic Functioning bit
 (38 6)  (912 406)  (912 406)  LC_3 Logic Functioning bit
 (41 6)  (915 406)  (915 406)  LC_3 Logic Functioning bit
 (43 6)  (917 406)  (917 406)  LC_3 Logic Functioning bit
 (51 6)  (925 406)  (925 406)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (8 7)  (882 407)  (882 407)  routing T_17_25.sp4_v_b_1 <X> T_17_25.sp4_v_t_41
 (10 7)  (884 407)  (884 407)  routing T_17_25.sp4_v_b_1 <X> T_17_25.sp4_v_t_41
 (27 7)  (901 407)  (901 407)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 407)  (902 407)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 407)  (903 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 407)  (905 407)  routing T_17_25.lc_trk_g1_7 <X> T_17_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 407)  (910 407)  LC_3 Logic Functioning bit
 (38 7)  (912 407)  (912 407)  LC_3 Logic Functioning bit
 (40 7)  (914 407)  (914 407)  LC_3 Logic Functioning bit
 (42 7)  (916 407)  (916 407)  LC_3 Logic Functioning bit
 (14 10)  (888 410)  (888 410)  routing T_17_25.sp12_v_t_3 <X> T_17_25.lc_trk_g2_4
 (9 11)  (883 411)  (883 411)  routing T_17_25.sp4_v_b_7 <X> T_17_25.sp4_v_t_42
 (14 11)  (888 411)  (888 411)  routing T_17_25.sp12_v_t_3 <X> T_17_25.lc_trk_g2_4
 (15 11)  (889 411)  (889 411)  routing T_17_25.sp12_v_t_3 <X> T_17_25.lc_trk_g2_4
 (17 11)  (891 411)  (891 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (13 12)  (887 412)  (887 412)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_11
 (12 13)  (886 413)  (886 413)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_11
 (14 14)  (888 414)  (888 414)  routing T_17_25.sp4_v_b_36 <X> T_17_25.lc_trk_g3_4
 (25 14)  (899 414)  (899 414)  routing T_17_25.sp4_v_b_38 <X> T_17_25.lc_trk_g3_6
 (12 15)  (886 415)  (886 415)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_t_46
 (14 15)  (888 415)  (888 415)  routing T_17_25.sp4_v_b_36 <X> T_17_25.lc_trk_g3_4
 (16 15)  (890 415)  (890 415)  routing T_17_25.sp4_v_b_36 <X> T_17_25.lc_trk_g3_4
 (17 15)  (891 415)  (891 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (896 415)  (896 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 415)  (897 415)  routing T_17_25.sp4_v_b_38 <X> T_17_25.lc_trk_g3_6
 (25 15)  (899 415)  (899 415)  routing T_17_25.sp4_v_b_38 <X> T_17_25.lc_trk_g3_6


LogicTile_18_25

 (12 10)  (940 410)  (940 410)  routing T_18_25.sp4_v_t_39 <X> T_18_25.sp4_h_l_45
 (11 11)  (939 411)  (939 411)  routing T_18_25.sp4_v_t_39 <X> T_18_25.sp4_h_l_45
 (13 11)  (941 411)  (941 411)  routing T_18_25.sp4_v_t_39 <X> T_18_25.sp4_h_l_45


LogicTile_19_25



LogicTile_20_25

 (11 2)  (1047 402)  (1047 402)  routing T_20_25.sp4_h_l_44 <X> T_20_25.sp4_v_t_39


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (3 3)  (1255 403)  (1255 403)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_l_23
 (2 10)  (1254 410)  (1254 410)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


RAM_Tile_25_25

 (3 2)  (1309 402)  (1309 402)  routing T_25_25.sp12_v_t_23 <X> T_25_25.sp12_h_l_23


LogicTile_26_25

 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23


LogicTile_27_25

 (10 3)  (1412 403)  (1412 403)  routing T_27_25.sp4_h_l_45 <X> T_27_25.sp4_v_t_36


LogicTile_28_25

 (3 15)  (1459 415)  (1459 415)  routing T_28_25.sp12_h_l_22 <X> T_28_25.sp12_v_t_22


LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (13 6)  (301 390)  (301 390)  routing T_6_24.sp4_h_r_5 <X> T_6_24.sp4_v_t_40
 (12 7)  (300 391)  (300 391)  routing T_6_24.sp4_h_r_5 <X> T_6_24.sp4_v_t_40


LogicTile_7_24

 (16 0)  (358 384)  (358 384)  routing T_7_24.sp12_h_r_9 <X> T_7_24.lc_trk_g0_1
 (17 0)  (359 384)  (359 384)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (29 0)  (371 384)  (371 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 384)  (373 384)  routing T_7_24.lc_trk_g2_5 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 384)  (374 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 384)  (375 384)  routing T_7_24.lc_trk_g2_5 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 384)  (377 384)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.input_2_0
 (36 0)  (378 384)  (378 384)  LC_0 Logic Functioning bit
 (42 0)  (384 384)  (384 384)  LC_0 Logic Functioning bit
 (43 0)  (385 384)  (385 384)  LC_0 Logic Functioning bit
 (46 0)  (388 384)  (388 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (369 385)  (369 385)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 385)  (370 385)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 385)  (371 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 385)  (374 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (375 385)  (375 385)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.input_2_0
 (36 1)  (378 385)  (378 385)  LC_0 Logic Functioning bit
 (37 1)  (379 385)  (379 385)  LC_0 Logic Functioning bit
 (39 1)  (381 385)  (381 385)  LC_0 Logic Functioning bit
 (42 1)  (384 385)  (384 385)  LC_0 Logic Functioning bit
 (43 1)  (385 385)  (385 385)  LC_0 Logic Functioning bit
 (14 3)  (356 387)  (356 387)  routing T_7_24.sp4_r_v_b_28 <X> T_7_24.lc_trk_g0_4
 (17 3)  (359 387)  (359 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (29 4)  (371 388)  (371 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 388)  (373 388)  routing T_7_24.lc_trk_g2_5 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 388)  (374 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 388)  (375 388)  routing T_7_24.lc_trk_g2_5 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 388)  (377 388)  routing T_7_24.lc_trk_g0_4 <X> T_7_24.input_2_2
 (36 4)  (378 388)  (378 388)  LC_2 Logic Functioning bit
 (37 4)  (379 388)  (379 388)  LC_2 Logic Functioning bit
 (38 4)  (380 388)  (380 388)  LC_2 Logic Functioning bit
 (41 4)  (383 388)  (383 388)  LC_2 Logic Functioning bit
 (43 4)  (385 388)  (385 388)  LC_2 Logic Functioning bit
 (26 5)  (368 389)  (368 389)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 389)  (369 389)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 389)  (370 389)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 389)  (371 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 389)  (374 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (379 389)  (379 389)  LC_2 Logic Functioning bit
 (40 5)  (382 389)  (382 389)  LC_2 Logic Functioning bit
 (42 5)  (384 389)  (384 389)  LC_2 Logic Functioning bit
 (51 5)  (393 389)  (393 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 10)  (356 394)  (356 394)  routing T_7_24.sp4_v_t_17 <X> T_7_24.lc_trk_g2_4
 (16 10)  (358 394)  (358 394)  routing T_7_24.sp12_v_t_10 <X> T_7_24.lc_trk_g2_5
 (17 10)  (359 394)  (359 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (16 11)  (358 395)  (358 395)  routing T_7_24.sp4_v_t_17 <X> T_7_24.lc_trk_g2_4
 (17 11)  (359 395)  (359 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (17 12)  (359 396)  (359 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (364 396)  (364 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3


RAM_Tile_8_24

 (19 4)  (415 388)  (415 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 6)  (415 390)  (415 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_9_24



LogicTile_10_24

 (19 4)  (511 388)  (511 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 8)  (495 392)  (495 392)  routing T_10_24.sp12_v_t_22 <X> T_10_24.sp12_v_b_1


LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24

 (25 0)  (787 384)  (787 384)  routing T_15_24.sp4_v_b_10 <X> T_15_24.lc_trk_g0_2
 (22 1)  (784 385)  (784 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (785 385)  (785 385)  routing T_15_24.sp4_v_b_10 <X> T_15_24.lc_trk_g0_2
 (25 1)  (787 385)  (787 385)  routing T_15_24.sp4_v_b_10 <X> T_15_24.lc_trk_g0_2
 (14 2)  (776 386)  (776 386)  routing T_15_24.sp4_v_t_1 <X> T_15_24.lc_trk_g0_4
 (29 2)  (791 386)  (791 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 386)  (792 386)  routing T_15_24.lc_trk_g0_6 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 386)  (793 386)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 386)  (795 386)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 386)  (796 386)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 386)  (798 386)  LC_1 Logic Functioning bit
 (37 2)  (799 386)  (799 386)  LC_1 Logic Functioning bit
 (38 2)  (800 386)  (800 386)  LC_1 Logic Functioning bit
 (39 2)  (801 386)  (801 386)  LC_1 Logic Functioning bit
 (41 2)  (803 386)  (803 386)  LC_1 Logic Functioning bit
 (43 2)  (805 386)  (805 386)  LC_1 Logic Functioning bit
 (51 2)  (813 386)  (813 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (776 387)  (776 387)  routing T_15_24.sp4_v_t_1 <X> T_15_24.lc_trk_g0_4
 (16 3)  (778 387)  (778 387)  routing T_15_24.sp4_v_t_1 <X> T_15_24.lc_trk_g0_4
 (17 3)  (779 387)  (779 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (784 387)  (784 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (785 387)  (785 387)  routing T_15_24.sp4_v_b_22 <X> T_15_24.lc_trk_g0_6
 (24 3)  (786 387)  (786 387)  routing T_15_24.sp4_v_b_22 <X> T_15_24.lc_trk_g0_6
 (27 3)  (789 387)  (789 387)  routing T_15_24.lc_trk_g3_0 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 387)  (790 387)  routing T_15_24.lc_trk_g3_0 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 387)  (791 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 387)  (792 387)  routing T_15_24.lc_trk_g0_6 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 387)  (793 387)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 387)  (798 387)  LC_1 Logic Functioning bit
 (38 3)  (800 387)  (800 387)  LC_1 Logic Functioning bit
 (29 6)  (791 390)  (791 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 390)  (794 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 390)  (795 390)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 390)  (796 390)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 390)  (798 390)  LC_3 Logic Functioning bit
 (37 6)  (799 390)  (799 390)  LC_3 Logic Functioning bit
 (38 6)  (800 390)  (800 390)  LC_3 Logic Functioning bit
 (39 6)  (801 390)  (801 390)  LC_3 Logic Functioning bit
 (41 6)  (803 390)  (803 390)  LC_3 Logic Functioning bit
 (43 6)  (805 390)  (805 390)  LC_3 Logic Functioning bit
 (51 6)  (813 390)  (813 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (27 7)  (789 391)  (789 391)  routing T_15_24.lc_trk_g3_0 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 391)  (790 391)  routing T_15_24.lc_trk_g3_0 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 391)  (791 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 391)  (792 391)  routing T_15_24.lc_trk_g0_2 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 391)  (798 391)  LC_3 Logic Functioning bit
 (38 7)  (800 391)  (800 391)  LC_3 Logic Functioning bit
 (22 9)  (784 393)  (784 393)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (785 393)  (785 393)  routing T_15_24.sp12_v_b_18 <X> T_15_24.lc_trk_g2_2
 (25 9)  (787 393)  (787 393)  routing T_15_24.sp12_v_b_18 <X> T_15_24.lc_trk_g2_2
 (3 11)  (765 395)  (765 395)  routing T_15_24.sp12_v_b_1 <X> T_15_24.sp12_h_l_22
 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2

 (17 12)  (779 396)  (779 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (17 13)  (779 397)  (779 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (780 397)  (780 397)  routing T_15_24.sp4_r_v_b_41 <X> T_15_24.lc_trk_g3_1
 (7 14)  (769 398)  (769 398)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (784 398)  (784 398)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (785 398)  (785 398)  routing T_15_24.sp12_v_t_12 <X> T_15_24.lc_trk_g3_7
 (28 14)  (790 398)  (790 398)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 398)  (791 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 398)  (793 398)  routing T_15_24.lc_trk_g0_4 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 398)  (794 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 398)  (798 398)  LC_7 Logic Functioning bit
 (37 14)  (799 398)  (799 398)  LC_7 Logic Functioning bit
 (38 14)  (800 398)  (800 398)  LC_7 Logic Functioning bit
 (39 14)  (801 398)  (801 398)  LC_7 Logic Functioning bit
 (41 14)  (803 398)  (803 398)  LC_7 Logic Functioning bit
 (43 14)  (805 398)  (805 398)  LC_7 Logic Functioning bit
 (52 14)  (814 398)  (814 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (789 399)  (789 399)  routing T_15_24.lc_trk_g3_0 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 399)  (790 399)  routing T_15_24.lc_trk_g3_0 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 399)  (791 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 399)  (792 399)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 399)  (798 399)  LC_7 Logic Functioning bit
 (38 15)  (800 399)  (800 399)  LC_7 Logic Functioning bit


LogicTile_16_24

 (25 0)  (841 384)  (841 384)  routing T_16_24.sp4_v_b_2 <X> T_16_24.lc_trk_g0_2
 (22 1)  (838 385)  (838 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (839 385)  (839 385)  routing T_16_24.sp4_v_b_2 <X> T_16_24.lc_trk_g0_2
 (29 2)  (845 386)  (845 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 386)  (847 386)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 386)  (849 386)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 386)  (852 386)  LC_1 Logic Functioning bit
 (37 2)  (853 386)  (853 386)  LC_1 Logic Functioning bit
 (38 2)  (854 386)  (854 386)  LC_1 Logic Functioning bit
 (39 2)  (855 386)  (855 386)  LC_1 Logic Functioning bit
 (41 2)  (857 386)  (857 386)  LC_1 Logic Functioning bit
 (43 2)  (859 386)  (859 386)  LC_1 Logic Functioning bit
 (51 2)  (867 386)  (867 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (15 3)  (831 387)  (831 387)  routing T_16_24.sp4_v_t_9 <X> T_16_24.lc_trk_g0_4
 (16 3)  (832 387)  (832 387)  routing T_16_24.sp4_v_t_9 <X> T_16_24.lc_trk_g0_4
 (17 3)  (833 387)  (833 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (838 387)  (838 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (839 387)  (839 387)  routing T_16_24.sp4_v_b_22 <X> T_16_24.lc_trk_g0_6
 (24 3)  (840 387)  (840 387)  routing T_16_24.sp4_v_b_22 <X> T_16_24.lc_trk_g0_6
 (27 3)  (843 387)  (843 387)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 387)  (844 387)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 387)  (845 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 387)  (846 387)  routing T_16_24.lc_trk_g0_2 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 387)  (847 387)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 387)  (852 387)  LC_1 Logic Functioning bit
 (38 3)  (854 387)  (854 387)  LC_1 Logic Functioning bit
 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (838 395)  (838 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 395)  (841 395)  routing T_16_24.sp4_r_v_b_38 <X> T_16_24.lc_trk_g2_6
 (16 13)  (832 397)  (832 397)  routing T_16_24.sp12_v_b_8 <X> T_16_24.lc_trk_g3_0
 (17 13)  (833 397)  (833 397)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (7 14)  (823 398)  (823 398)  Column buffer control bit: LH_colbuf_cntl_7

 (29 14)  (845 398)  (845 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 398)  (846 398)  routing T_16_24.lc_trk_g0_6 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 398)  (847 398)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 398)  (848 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 398)  (852 398)  LC_7 Logic Functioning bit
 (37 14)  (853 398)  (853 398)  LC_7 Logic Functioning bit
 (38 14)  (854 398)  (854 398)  LC_7 Logic Functioning bit
 (39 14)  (855 398)  (855 398)  LC_7 Logic Functioning bit
 (41 14)  (857 398)  (857 398)  LC_7 Logic Functioning bit
 (43 14)  (859 398)  (859 398)  LC_7 Logic Functioning bit
 (52 14)  (868 398)  (868 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (843 399)  (843 399)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 399)  (844 399)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 399)  (845 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 399)  (846 399)  routing T_16_24.lc_trk_g0_6 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 399)  (852 399)  LC_7 Logic Functioning bit
 (38 15)  (854 399)  (854 399)  LC_7 Logic Functioning bit


LogicTile_17_24

 (22 1)  (896 385)  (896 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 385)  (897 385)  routing T_17_24.sp4_v_b_18 <X> T_17_24.lc_trk_g0_2
 (24 1)  (898 385)  (898 385)  routing T_17_24.sp4_v_b_18 <X> T_17_24.lc_trk_g0_2
 (4 4)  (878 388)  (878 388)  routing T_17_24.sp4_v_t_38 <X> T_17_24.sp4_v_b_3
 (8 5)  (882 389)  (882 389)  routing T_17_24.sp4_v_t_36 <X> T_17_24.sp4_v_b_4
 (10 5)  (884 389)  (884 389)  routing T_17_24.sp4_v_t_36 <X> T_17_24.sp4_v_b_4
 (15 7)  (889 391)  (889 391)  routing T_17_24.sp4_v_t_9 <X> T_17_24.lc_trk_g1_4
 (16 7)  (890 391)  (890 391)  routing T_17_24.sp4_v_t_9 <X> T_17_24.lc_trk_g1_4
 (17 7)  (891 391)  (891 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 8)  (901 392)  (901 392)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 392)  (904 392)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 392)  (905 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 392)  (907 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 392)  (908 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 392)  (910 392)  LC_4 Logic Functioning bit
 (37 8)  (911 392)  (911 392)  LC_4 Logic Functioning bit
 (38 8)  (912 392)  (912 392)  LC_4 Logic Functioning bit
 (39 8)  (913 392)  (913 392)  LC_4 Logic Functioning bit
 (41 8)  (915 392)  (915 392)  LC_4 Logic Functioning bit
 (43 8)  (917 392)  (917 392)  LC_4 Logic Functioning bit
 (47 8)  (921 392)  (921 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (900 393)  (900 393)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 393)  (903 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 393)  (910 393)  LC_4 Logic Functioning bit
 (38 9)  (912 393)  (912 393)  LC_4 Logic Functioning bit
 (7 14)  (881 398)  (881 398)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (888 398)  (888 398)  routing T_17_24.sp4_v_b_36 <X> T_17_24.lc_trk_g3_4
 (14 15)  (888 399)  (888 399)  routing T_17_24.sp4_v_b_36 <X> T_17_24.lc_trk_g3_4
 (16 15)  (890 399)  (890 399)  routing T_17_24.sp4_v_b_36 <X> T_17_24.lc_trk_g3_4
 (17 15)  (891 399)  (891 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_18_24



LogicTile_19_24

 (19 10)  (1001 394)  (1001 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24

 (2 12)  (1404 396)  (1404 396)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_24



LogicTile_29_24



LogicTile_30_24

 (8 8)  (1572 392)  (1572 392)  routing T_30_24.sp4_h_l_46 <X> T_30_24.sp4_h_r_7
 (10 8)  (1574 392)  (1574 392)  routing T_30_24.sp4_h_l_46 <X> T_30_24.sp4_h_r_7


LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (11 0)  (1737 384)  (1737 384)  routing T_33_24.span4_vert_b_0 <X> T_33_24.span4_vert_t_12
 (12 2)  (1738 386)  (1738 386)  routing T_33_24.span4_horz_31 <X> T_33_24.span4_vert_t_13


IO_Tile_0_23

 (11 12)  (6 380)  (6 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15
 (12 12)  (5 380)  (5 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15


LogicTile_3_23

 (5 10)  (131 378)  (131 378)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43
 (4 11)  (130 379)  (130 379)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0
 (19 15)  (199 383)  (199 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_23

 (3 0)  (291 368)  (291 368)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_v_b_0


LogicTile_9_23

 (5 9)  (443 377)  (443 377)  routing T_9_23.sp4_h_r_6 <X> T_9_23.sp4_v_b_6
 (4 10)  (442 378)  (442 378)  routing T_9_23.sp4_h_r_6 <X> T_9_23.sp4_v_t_43
 (5 11)  (443 379)  (443 379)  routing T_9_23.sp4_h_r_6 <X> T_9_23.sp4_v_t_43
 (8 11)  (446 379)  (446 379)  routing T_9_23.sp4_h_r_1 <X> T_9_23.sp4_v_t_42
 (9 11)  (447 379)  (447 379)  routing T_9_23.sp4_h_r_1 <X> T_9_23.sp4_v_t_42
 (10 11)  (448 379)  (448 379)  routing T_9_23.sp4_h_r_1 <X> T_9_23.sp4_v_t_42


LogicTile_10_23

 (19 13)  (511 381)  (511 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_11_23

 (25 0)  (571 368)  (571 368)  routing T_11_23.sp12_h_r_2 <X> T_11_23.lc_trk_g0_2
 (22 1)  (568 369)  (568 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (570 369)  (570 369)  routing T_11_23.sp12_h_r_2 <X> T_11_23.lc_trk_g0_2
 (25 1)  (571 369)  (571 369)  routing T_11_23.sp12_h_r_2 <X> T_11_23.lc_trk_g0_2
 (29 6)  (575 374)  (575 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 374)  (577 374)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 374)  (579 374)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 374)  (580 374)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 374)  (582 374)  LC_3 Logic Functioning bit
 (42 6)  (588 374)  (588 374)  LC_3 Logic Functioning bit
 (43 6)  (589 374)  (589 374)  LC_3 Logic Functioning bit
 (47 6)  (593 374)  (593 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (572 375)  (572 375)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 375)  (574 375)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 375)  (575 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 375)  (576 375)  routing T_11_23.lc_trk_g0_2 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 375)  (578 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (579 375)  (579 375)  routing T_11_23.lc_trk_g2_1 <X> T_11_23.input_2_3
 (36 7)  (582 375)  (582 375)  LC_3 Logic Functioning bit
 (37 7)  (583 375)  (583 375)  LC_3 Logic Functioning bit
 (39 7)  (585 375)  (585 375)  LC_3 Logic Functioning bit
 (42 7)  (588 375)  (588 375)  LC_3 Logic Functioning bit
 (43 7)  (589 375)  (589 375)  LC_3 Logic Functioning bit
 (16 8)  (562 376)  (562 376)  routing T_11_23.sp4_v_b_33 <X> T_11_23.lc_trk_g2_1
 (17 8)  (563 376)  (563 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 376)  (564 376)  routing T_11_23.sp4_v_b_33 <X> T_11_23.lc_trk_g2_1
 (21 8)  (567 376)  (567 376)  routing T_11_23.sp4_v_t_22 <X> T_11_23.lc_trk_g2_3
 (22 8)  (568 376)  (568 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (569 376)  (569 376)  routing T_11_23.sp4_v_t_22 <X> T_11_23.lc_trk_g2_3
 (18 9)  (564 377)  (564 377)  routing T_11_23.sp4_v_b_33 <X> T_11_23.lc_trk_g2_1
 (21 9)  (567 377)  (567 377)  routing T_11_23.sp4_v_t_22 <X> T_11_23.lc_trk_g2_3
 (16 14)  (562 382)  (562 382)  routing T_11_23.sp4_v_t_16 <X> T_11_23.lc_trk_g3_5
 (17 14)  (563 382)  (563 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 382)  (564 382)  routing T_11_23.sp4_v_t_16 <X> T_11_23.lc_trk_g3_5


LogicTile_12_23

 (2 8)  (602 376)  (602 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_23

 (8 7)  (662 375)  (662 375)  routing T_13_23.sp4_h_r_10 <X> T_13_23.sp4_v_t_41
 (9 7)  (663 375)  (663 375)  routing T_13_23.sp4_h_r_10 <X> T_13_23.sp4_v_t_41
 (10 7)  (664 375)  (664 375)  routing T_13_23.sp4_h_r_10 <X> T_13_23.sp4_v_t_41
 (4 11)  (658 379)  (658 379)  routing T_13_23.sp4_h_r_10 <X> T_13_23.sp4_h_l_43
 (6 11)  (660 379)  (660 379)  routing T_13_23.sp4_h_r_10 <X> T_13_23.sp4_h_l_43


LogicTile_14_23

 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (3 3)  (711 371)  (711 371)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23


LogicTile_15_23

 (17 0)  (779 368)  (779 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (780 369)  (780 369)  routing T_15_23.sp4_r_v_b_34 <X> T_15_23.lc_trk_g0_1
 (26 2)  (788 370)  (788 370)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 370)  (789 370)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 370)  (790 370)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 370)  (791 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 370)  (793 370)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 370)  (796 370)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (40 2)  (802 370)  (802 370)  LC_1 Logic Functioning bit
 (42 2)  (804 370)  (804 370)  LC_1 Logic Functioning bit
 (43 2)  (805 370)  (805 370)  LC_1 Logic Functioning bit
 (47 2)  (809 370)  (809 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (810 370)  (810 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (813 370)  (813 370)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (814 370)  (814 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (790 371)  (790 371)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 371)  (791 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 371)  (792 371)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 371)  (794 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (40 3)  (802 371)  (802 371)  LC_1 Logic Functioning bit
 (41 3)  (803 371)  (803 371)  LC_1 Logic Functioning bit
 (43 3)  (805 371)  (805 371)  LC_1 Logic Functioning bit
 (47 3)  (809 371)  (809 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (813 371)  (813 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (766 372)  (766 372)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (6 4)  (768 372)  (768 372)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (5 5)  (767 373)  (767 373)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (17 6)  (779 374)  (779 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (780 375)  (780 375)  routing T_15_23.sp4_r_v_b_29 <X> T_15_23.lc_trk_g1_5
 (16 10)  (778 378)  (778 378)  routing T_15_23.sp4_v_t_16 <X> T_15_23.lc_trk_g2_5
 (17 10)  (779 378)  (779 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (780 378)  (780 378)  routing T_15_23.sp4_v_t_16 <X> T_15_23.lc_trk_g2_5
 (36 10)  (798 378)  (798 378)  LC_5 Logic Functioning bit
 (37 10)  (799 378)  (799 378)  LC_5 Logic Functioning bit
 (38 10)  (800 378)  (800 378)  LC_5 Logic Functioning bit
 (39 10)  (801 378)  (801 378)  LC_5 Logic Functioning bit
 (40 10)  (802 378)  (802 378)  LC_5 Logic Functioning bit
 (41 10)  (803 378)  (803 378)  LC_5 Logic Functioning bit
 (42 10)  (804 378)  (804 378)  LC_5 Logic Functioning bit
 (43 10)  (805 378)  (805 378)  LC_5 Logic Functioning bit
 (47 10)  (809 378)  (809 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (798 379)  (798 379)  LC_5 Logic Functioning bit
 (37 11)  (799 379)  (799 379)  LC_5 Logic Functioning bit
 (38 11)  (800 379)  (800 379)  LC_5 Logic Functioning bit
 (39 11)  (801 379)  (801 379)  LC_5 Logic Functioning bit
 (40 11)  (802 379)  (802 379)  LC_5 Logic Functioning bit
 (41 11)  (803 379)  (803 379)  LC_5 Logic Functioning bit
 (42 11)  (804 379)  (804 379)  LC_5 Logic Functioning bit
 (43 11)  (805 379)  (805 379)  LC_5 Logic Functioning bit
 (53 11)  (815 379)  (815 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (10 12)  (772 380)  (772 380)  routing T_15_23.sp4_v_t_40 <X> T_15_23.sp4_h_r_10
 (21 12)  (783 380)  (783 380)  routing T_15_23.sp4_v_t_14 <X> T_15_23.lc_trk_g3_3
 (22 12)  (784 380)  (784 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 380)  (785 380)  routing T_15_23.sp4_v_t_14 <X> T_15_23.lc_trk_g3_3


LogicTile_16_23

 (19 6)  (835 374)  (835 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (3 13)  (819 381)  (819 381)  routing T_16_23.sp12_h_l_22 <X> T_16_23.sp12_h_r_1


LogicTile_17_23

 (11 0)  (885 368)  (885 368)  routing T_17_23.sp4_v_t_46 <X> T_17_23.sp4_v_b_2
 (9 1)  (883 369)  (883 369)  routing T_17_23.sp4_v_t_36 <X> T_17_23.sp4_v_b_1
 (12 1)  (886 369)  (886 369)  routing T_17_23.sp4_v_t_46 <X> T_17_23.sp4_v_b_2
 (14 2)  (888 370)  (888 370)  routing T_17_23.sp4_v_t_1 <X> T_17_23.lc_trk_g0_4
 (14 3)  (888 371)  (888 371)  routing T_17_23.sp4_v_t_1 <X> T_17_23.lc_trk_g0_4
 (16 3)  (890 371)  (890 371)  routing T_17_23.sp4_v_t_1 <X> T_17_23.lc_trk_g0_4
 (17 3)  (891 371)  (891 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 4)  (900 372)  (900 372)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 372)  (901 372)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 372)  (907 372)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 372)  (908 372)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 372)  (910 372)  LC_2 Logic Functioning bit
 (37 4)  (911 372)  (911 372)  LC_2 Logic Functioning bit
 (38 4)  (912 372)  (912 372)  LC_2 Logic Functioning bit
 (39 4)  (913 372)  (913 372)  LC_2 Logic Functioning bit
 (41 4)  (915 372)  (915 372)  LC_2 Logic Functioning bit
 (43 4)  (917 372)  (917 372)  LC_2 Logic Functioning bit
 (22 5)  (896 373)  (896 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 373)  (898 373)  routing T_17_23.bot_op_2 <X> T_17_23.lc_trk_g1_2
 (26 5)  (900 373)  (900 373)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 373)  (901 373)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 373)  (902 373)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 373)  (903 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 373)  (904 373)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 373)  (905 373)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 373)  (910 373)  LC_2 Logic Functioning bit
 (38 5)  (912 373)  (912 373)  LC_2 Logic Functioning bit
 (51 5)  (925 373)  (925 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (900 374)  (900 374)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 374)  (904 374)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 374)  (905 374)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 374)  (907 374)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 374)  (908 374)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 374)  (910 374)  LC_3 Logic Functioning bit
 (38 6)  (912 374)  (912 374)  LC_3 Logic Functioning bit
 (41 6)  (915 374)  (915 374)  LC_3 Logic Functioning bit
 (43 6)  (917 374)  (917 374)  LC_3 Logic Functioning bit
 (52 6)  (926 374)  (926 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (901 375)  (901 375)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 375)  (902 375)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 375)  (903 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 375)  (905 375)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 375)  (910 375)  LC_3 Logic Functioning bit
 (38 7)  (912 375)  (912 375)  LC_3 Logic Functioning bit
 (40 7)  (914 375)  (914 375)  LC_3 Logic Functioning bit
 (42 7)  (916 375)  (916 375)  LC_3 Logic Functioning bit
 (11 12)  (885 380)  (885 380)  routing T_17_23.sp4_v_t_38 <X> T_17_23.sp4_v_b_11
 (13 12)  (887 380)  (887 380)  routing T_17_23.sp4_v_t_38 <X> T_17_23.sp4_v_b_11
 (25 12)  (899 380)  (899 380)  routing T_17_23.sp4_h_r_34 <X> T_17_23.lc_trk_g3_2
 (8 13)  (882 381)  (882 381)  routing T_17_23.sp4_h_l_47 <X> T_17_23.sp4_v_b_10
 (9 13)  (883 381)  (883 381)  routing T_17_23.sp4_h_l_47 <X> T_17_23.sp4_v_b_10
 (22 13)  (896 381)  (896 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 381)  (897 381)  routing T_17_23.sp4_h_r_34 <X> T_17_23.lc_trk_g3_2
 (24 13)  (898 381)  (898 381)  routing T_17_23.sp4_h_r_34 <X> T_17_23.lc_trk_g3_2
 (21 14)  (895 382)  (895 382)  routing T_17_23.sp4_v_t_18 <X> T_17_23.lc_trk_g3_7
 (22 14)  (896 382)  (896 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 382)  (897 382)  routing T_17_23.sp4_v_t_18 <X> T_17_23.lc_trk_g3_7
 (8 15)  (882 383)  (882 383)  routing T_17_23.sp4_h_l_47 <X> T_17_23.sp4_v_t_47
 (15 15)  (889 383)  (889 383)  routing T_17_23.sp4_v_t_33 <X> T_17_23.lc_trk_g3_4
 (16 15)  (890 383)  (890 383)  routing T_17_23.sp4_v_t_33 <X> T_17_23.lc_trk_g3_4
 (17 15)  (891 383)  (891 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_20_23

 (9 3)  (1045 371)  (1045 371)  routing T_20_23.sp4_v_b_5 <X> T_20_23.sp4_v_t_36
 (10 3)  (1046 371)  (1046 371)  routing T_20_23.sp4_v_b_5 <X> T_20_23.sp4_v_t_36


LogicTile_22_23

 (3 2)  (1147 370)  (1147 370)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_h_l_23
 (3 3)  (1147 371)  (1147 371)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_h_l_23


LogicTile_23_23

 (2 10)  (1200 378)  (1200 378)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (12 11)  (1360 379)  (1360 379)  routing T_26_23.sp4_h_l_45 <X> T_26_23.sp4_v_t_45


LogicTile_28_23

 (3 13)  (1459 381)  (1459 381)  routing T_28_23.sp12_h_l_22 <X> T_28_23.sp12_h_r_1


IO_Tile_33_23

 (6 0)  (1732 368)  (1732 368)  routing T_33_23.span12_horz_9 <X> T_33_23.lc_trk_g0_1
 (7 0)  (1733 368)  (1733 368)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_9 lc_trk_g0_1
 (4 5)  (1730 373)  (1730 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (5 5)  (1731 373)  (1731 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (7 5)  (1733 373)  (1733 373)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g0_4 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (10 4)  (7 356)  (7 356)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g0_6 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (10 5)  (7 357)  (7 357)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g0_6 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 358)  (12 358)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g0_7
 (7 6)  (10 358)  (10 358)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 358)  (9 358)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g0_7
 (4 7)  (13 359)  (13 359)  routing T_0_22.span4_vert_b_6 <X> T_0_22.lc_trk_g0_6
 (5 7)  (12 359)  (12 359)  routing T_0_22.span4_vert_b_6 <X> T_0_22.lc_trk_g0_6
 (7 7)  (10 359)  (10 359)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 362)  (7 362)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 362)  (6 362)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (10 11)  (7 363)  (7 363)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 364)  (13 364)  routing T_0_22.span4_horz_12 <X> T_0_22.lc_trk_g1_4
 (4 13)  (13 365)  (13 365)  routing T_0_22.span4_horz_12 <X> T_0_22.lc_trk_g1_4
 (6 13)  (11 365)  (11 365)  routing T_0_22.span4_horz_12 <X> T_0_22.lc_trk_g1_4
 (7 13)  (10 365)  (10 365)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_12 lc_trk_g1_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 366)  (9 366)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


LogicTile_3_22

 (8 2)  (134 354)  (134 354)  routing T_3_22.sp4_h_r_5 <X> T_3_22.sp4_h_l_36
 (10 2)  (136 354)  (136 354)  routing T_3_22.sp4_h_r_5 <X> T_3_22.sp4_h_l_36


LogicTile_4_22

 (3 6)  (183 358)  (183 358)  routing T_4_22.sp12_h_r_0 <X> T_4_22.sp12_v_t_23
 (3 7)  (183 359)  (183 359)  routing T_4_22.sp12_h_r_0 <X> T_4_22.sp12_v_t_23


LogicTile_6_22

 (3 5)  (291 357)  (291 357)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_h_r_0


LogicTile_7_22

 (12 6)  (354 358)  (354 358)  routing T_7_22.sp4_v_b_5 <X> T_7_22.sp4_h_l_40
 (3 12)  (345 364)  (345 364)  routing T_7_22.sp12_v_b_1 <X> T_7_22.sp12_h_r_1
 (3 13)  (345 365)  (345 365)  routing T_7_22.sp12_v_b_1 <X> T_7_22.sp12_h_r_1


RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_9_22

 (9 7)  (447 359)  (447 359)  routing T_9_22.sp4_v_b_8 <X> T_9_22.sp4_v_t_41
 (10 7)  (448 359)  (448 359)  routing T_9_22.sp4_v_b_8 <X> T_9_22.sp4_v_t_41


LogicTile_10_22

 (6 6)  (498 358)  (498 358)  routing T_10_22.sp4_v_b_0 <X> T_10_22.sp4_v_t_38
 (5 7)  (497 359)  (497 359)  routing T_10_22.sp4_v_b_0 <X> T_10_22.sp4_v_t_38


LogicTile_11_22

 (8 5)  (554 357)  (554 357)  routing T_11_22.sp4_v_t_36 <X> T_11_22.sp4_v_b_4
 (10 5)  (556 357)  (556 357)  routing T_11_22.sp4_v_t_36 <X> T_11_22.sp4_v_b_4
 (4 12)  (550 364)  (550 364)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9
 (5 13)  (551 365)  (551 365)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9


LogicTile_14_22

 (3 1)  (711 353)  (711 353)  routing T_14_22.sp12_h_l_23 <X> T_14_22.sp12_v_b_0
 (22 3)  (730 355)  (730 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (731 355)  (731 355)  routing T_14_22.sp12_h_r_14 <X> T_14_22.lc_trk_g0_6
 (2 8)  (710 360)  (710 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (723 360)  (723 360)  routing T_14_22.tnr_op_1 <X> T_14_22.lc_trk_g2_1
 (17 8)  (725 360)  (725 360)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 10)  (729 362)  (729 362)  routing T_14_22.sp12_v_b_7 <X> T_14_22.lc_trk_g2_7
 (22 10)  (730 362)  (730 362)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (732 362)  (732 362)  routing T_14_22.sp12_v_b_7 <X> T_14_22.lc_trk_g2_7
 (21 11)  (729 363)  (729 363)  routing T_14_22.sp12_v_b_7 <X> T_14_22.lc_trk_g2_7
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 14)  (736 366)  (736 366)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 366)  (738 366)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 366)  (739 366)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (743 366)  (743 366)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.input_2_7
 (36 14)  (744 366)  (744 366)  LC_7 Logic Functioning bit
 (42 14)  (750 366)  (750 366)  LC_7 Logic Functioning bit
 (43 14)  (751 366)  (751 366)  LC_7 Logic Functioning bit
 (47 14)  (755 366)  (755 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (736 367)  (736 367)  routing T_14_22.lc_trk_g2_1 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 367)  (737 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 367)  (738 367)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 367)  (739 367)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 367)  (740 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 367)  (741 367)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.input_2_7
 (35 15)  (743 367)  (743 367)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.input_2_7
 (36 15)  (744 367)  (744 367)  LC_7 Logic Functioning bit
 (37 15)  (745 367)  (745 367)  LC_7 Logic Functioning bit
 (38 15)  (746 367)  (746 367)  LC_7 Logic Functioning bit
 (42 15)  (750 367)  (750 367)  LC_7 Logic Functioning bit
 (43 15)  (751 367)  (751 367)  LC_7 Logic Functioning bit


LogicTile_15_22

 (0 0)  (762 352)  (762 352)  Negative Clock bit

 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_7 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_7 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (787 354)  (787 354)  routing T_15_22.sp4_v_t_3 <X> T_15_22.lc_trk_g0_6
 (31 2)  (793 354)  (793 354)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 354)  (798 354)  LC_1 Logic Functioning bit
 (37 2)  (799 354)  (799 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (39 2)  (801 354)  (801 354)  LC_1 Logic Functioning bit
 (45 2)  (807 354)  (807 354)  LC_1 Logic Functioning bit
 (0 3)  (762 355)  (762 355)  routing T_15_22.glb_netwk_7 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (22 3)  (784 355)  (784 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 355)  (785 355)  routing T_15_22.sp4_v_t_3 <X> T_15_22.lc_trk_g0_6
 (25 3)  (787 355)  (787 355)  routing T_15_22.sp4_v_t_3 <X> T_15_22.lc_trk_g0_6
 (31 3)  (793 355)  (793 355)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 355)  (798 355)  LC_1 Logic Functioning bit
 (37 3)  (799 355)  (799 355)  LC_1 Logic Functioning bit
 (38 3)  (800 355)  (800 355)  LC_1 Logic Functioning bit
 (39 3)  (801 355)  (801 355)  LC_1 Logic Functioning bit
 (51 3)  (813 355)  (813 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (762 356)  (762 356)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (1 4)  (763 356)  (763 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 357)  (762 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (1 5)  (763 357)  (763 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (26 6)  (788 358)  (788 358)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (36 6)  (798 358)  (798 358)  LC_3 Logic Functioning bit
 (38 6)  (800 358)  (800 358)  LC_3 Logic Functioning bit
 (41 6)  (803 358)  (803 358)  LC_3 Logic Functioning bit
 (43 6)  (805 358)  (805 358)  LC_3 Logic Functioning bit
 (45 6)  (807 358)  (807 358)  LC_3 Logic Functioning bit
 (52 6)  (814 358)  (814 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (789 359)  (789 359)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 359)  (790 359)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 359)  (791 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (799 359)  (799 359)  LC_3 Logic Functioning bit
 (39 7)  (801 359)  (801 359)  LC_3 Logic Functioning bit
 (40 7)  (802 359)  (802 359)  LC_3 Logic Functioning bit
 (42 7)  (804 359)  (804 359)  LC_3 Logic Functioning bit
 (22 8)  (784 360)  (784 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (785 360)  (785 360)  routing T_15_22.sp12_v_b_19 <X> T_15_22.lc_trk_g2_3
 (21 9)  (783 361)  (783 361)  routing T_15_22.sp12_v_b_19 <X> T_15_22.lc_trk_g2_3
 (12 12)  (774 364)  (774 364)  routing T_15_22.sp4_v_t_46 <X> T_15_22.sp4_h_r_11
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (762 366)  (762 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 366)  (776 366)  routing T_15_22.sp4_v_b_36 <X> T_15_22.lc_trk_g3_4
 (15 14)  (777 366)  (777 366)  routing T_15_22.sp4_h_l_16 <X> T_15_22.lc_trk_g3_5
 (16 14)  (778 366)  (778 366)  routing T_15_22.sp4_h_l_16 <X> T_15_22.lc_trk_g3_5
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (36 14)  (798 366)  (798 366)  LC_7 Logic Functioning bit
 (38 14)  (800 366)  (800 366)  LC_7 Logic Functioning bit
 (41 14)  (803 366)  (803 366)  LC_7 Logic Functioning bit
 (43 14)  (805 366)  (805 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (51 14)  (813 366)  (813 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (762 367)  (762 367)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 367)  (763 367)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (14 15)  (776 367)  (776 367)  routing T_15_22.sp4_v_b_36 <X> T_15_22.lc_trk_g3_4
 (16 15)  (778 367)  (778 367)  routing T_15_22.sp4_v_b_36 <X> T_15_22.lc_trk_g3_4
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (780 367)  (780 367)  routing T_15_22.sp4_h_l_16 <X> T_15_22.lc_trk_g3_5
 (26 15)  (788 367)  (788 367)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 367)  (790 367)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 367)  (799 367)  LC_7 Logic Functioning bit
 (39 15)  (801 367)  (801 367)  LC_7 Logic Functioning bit
 (40 15)  (802 367)  (802 367)  LC_7 Logic Functioning bit
 (42 15)  (804 367)  (804 367)  LC_7 Logic Functioning bit


LogicTile_16_22

 (0 0)  (816 352)  (816 352)  Negative Clock bit

 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_7 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_7 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (3 2)  (819 354)  (819 354)  routing T_16_22.sp12_v_t_23 <X> T_16_22.sp12_h_l_23
 (0 3)  (816 355)  (816 355)  routing T_16_22.glb_netwk_7 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (0 4)  (816 356)  (816 356)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (1 4)  (817 356)  (817 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 357)  (816 357)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (1 5)  (817 357)  (817 357)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 358)  (849 358)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 358)  (852 358)  LC_3 Logic Functioning bit
 (37 6)  (853 358)  (853 358)  LC_3 Logic Functioning bit
 (38 6)  (854 358)  (854 358)  LC_3 Logic Functioning bit
 (39 6)  (855 358)  (855 358)  LC_3 Logic Functioning bit
 (45 6)  (861 358)  (861 358)  LC_3 Logic Functioning bit
 (52 6)  (868 358)  (868 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (847 359)  (847 359)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 359)  (852 359)  LC_3 Logic Functioning bit
 (37 7)  (853 359)  (853 359)  LC_3 Logic Functioning bit
 (38 7)  (854 359)  (854 359)  LC_3 Logic Functioning bit
 (39 7)  (855 359)  (855 359)  LC_3 Logic Functioning bit
 (22 9)  (838 361)  (838 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 361)  (839 361)  routing T_16_22.sp4_v_b_42 <X> T_16_22.lc_trk_g2_2
 (24 9)  (840 361)  (840 361)  routing T_16_22.sp4_v_b_42 <X> T_16_22.lc_trk_g2_2
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (41 10)  (857 362)  (857 362)  LC_5 Logic Functioning bit
 (43 10)  (859 362)  (859 362)  LC_5 Logic Functioning bit
 (45 10)  (861 362)  (861 362)  LC_5 Logic Functioning bit
 (26 11)  (842 363)  (842 363)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 363)  (843 363)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 363)  (844 363)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (40 11)  (856 363)  (856 363)  LC_5 Logic Functioning bit
 (42 11)  (858 363)  (858 363)  LC_5 Logic Functioning bit
 (51 11)  (867 363)  (867 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (837 364)  (837 364)  routing T_16_22.sp4_v_t_22 <X> T_16_22.lc_trk_g3_3
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 364)  (839 364)  routing T_16_22.sp4_v_t_22 <X> T_16_22.lc_trk_g3_3
 (21 13)  (837 365)  (837 365)  routing T_16_22.sp4_v_t_22 <X> T_16_22.lc_trk_g3_3
 (0 14)  (816 366)  (816 366)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 366)  (831 366)  routing T_16_22.sp4_h_l_24 <X> T_16_22.lc_trk_g3_5
 (16 14)  (832 366)  (832 366)  routing T_16_22.sp4_h_l_24 <X> T_16_22.lc_trk_g3_5
 (17 14)  (833 366)  (833 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 366)  (834 366)  routing T_16_22.sp4_h_l_24 <X> T_16_22.lc_trk_g3_5
 (26 14)  (842 366)  (842 366)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (36 14)  (852 366)  (852 366)  LC_7 Logic Functioning bit
 (38 14)  (854 366)  (854 366)  LC_7 Logic Functioning bit
 (41 14)  (857 366)  (857 366)  LC_7 Logic Functioning bit
 (43 14)  (859 366)  (859 366)  LC_7 Logic Functioning bit
 (45 14)  (861 366)  (861 366)  LC_7 Logic Functioning bit
 (51 14)  (867 366)  (867 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (816 367)  (816 367)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 367)  (817 367)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (15 15)  (831 367)  (831 367)  routing T_16_22.sp4_v_t_33 <X> T_16_22.lc_trk_g3_4
 (16 15)  (832 367)  (832 367)  routing T_16_22.sp4_v_t_33 <X> T_16_22.lc_trk_g3_4
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (838 367)  (838 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (843 367)  (843 367)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 367)  (844 367)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 367)  (845 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 367)  (853 367)  LC_7 Logic Functioning bit
 (39 15)  (855 367)  (855 367)  LC_7 Logic Functioning bit
 (40 15)  (856 367)  (856 367)  LC_7 Logic Functioning bit
 (42 15)  (858 367)  (858 367)  LC_7 Logic Functioning bit


LogicTile_17_22

 (0 0)  (874 352)  (874 352)  Negative Clock bit

 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 352)  (907 352)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 352)  (910 352)  LC_0 Logic Functioning bit
 (37 0)  (911 352)  (911 352)  LC_0 Logic Functioning bit
 (38 0)  (912 352)  (912 352)  LC_0 Logic Functioning bit
 (39 0)  (913 352)  (913 352)  LC_0 Logic Functioning bit
 (45 0)  (919 352)  (919 352)  LC_0 Logic Functioning bit
 (52 0)  (926 352)  (926 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 353)  (897 353)  routing T_17_22.sp4_v_b_18 <X> T_17_22.lc_trk_g0_2
 (24 1)  (898 353)  (898 353)  routing T_17_22.sp4_v_b_18 <X> T_17_22.lc_trk_g0_2
 (31 1)  (905 353)  (905 353)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 353)  (910 353)  LC_0 Logic Functioning bit
 (37 1)  (911 353)  (911 353)  LC_0 Logic Functioning bit
 (38 1)  (912 353)  (912 353)  LC_0 Logic Functioning bit
 (39 1)  (913 353)  (913 353)  LC_0 Logic Functioning bit
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_7 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_7 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (879 354)  (879 354)  routing T_17_22.sp4_v_b_0 <X> T_17_22.sp4_h_l_37
 (0 3)  (874 355)  (874 355)  routing T_17_22.glb_netwk_7 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 4)  (875 356)  (875 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (877 356)  (877 356)  routing T_17_22.sp12_v_t_23 <X> T_17_22.sp12_h_r_0
 (26 4)  (900 356)  (900 356)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (36 4)  (910 356)  (910 356)  LC_2 Logic Functioning bit
 (38 4)  (912 356)  (912 356)  LC_2 Logic Functioning bit
 (41 4)  (915 356)  (915 356)  LC_2 Logic Functioning bit
 (43 4)  (917 356)  (917 356)  LC_2 Logic Functioning bit
 (45 4)  (919 356)  (919 356)  LC_2 Logic Functioning bit
 (1 5)  (875 357)  (875 357)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_7/cen
 (11 5)  (885 357)  (885 357)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_h_r_5
 (26 5)  (900 357)  (900 357)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 357)  (901 357)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 357)  (903 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 357)  (911 357)  LC_2 Logic Functioning bit
 (39 5)  (913 357)  (913 357)  LC_2 Logic Functioning bit
 (40 5)  (914 357)  (914 357)  LC_2 Logic Functioning bit
 (42 5)  (916 357)  (916 357)  LC_2 Logic Functioning bit
 (14 6)  (888 358)  (888 358)  routing T_17_22.sp4_v_t_1 <X> T_17_22.lc_trk_g1_4
 (15 6)  (889 358)  (889 358)  routing T_17_22.sp4_h_r_5 <X> T_17_22.lc_trk_g1_5
 (16 6)  (890 358)  (890 358)  routing T_17_22.sp4_h_r_5 <X> T_17_22.lc_trk_g1_5
 (17 6)  (891 358)  (891 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (895 358)  (895 358)  routing T_17_22.sp4_v_b_15 <X> T_17_22.lc_trk_g1_7
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (897 358)  (897 358)  routing T_17_22.sp4_v_b_15 <X> T_17_22.lc_trk_g1_7
 (13 7)  (887 359)  (887 359)  routing T_17_22.sp4_v_b_0 <X> T_17_22.sp4_h_l_40
 (14 7)  (888 359)  (888 359)  routing T_17_22.sp4_v_t_1 <X> T_17_22.lc_trk_g1_4
 (16 7)  (890 359)  (890 359)  routing T_17_22.sp4_v_t_1 <X> T_17_22.lc_trk_g1_4
 (17 7)  (891 359)  (891 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (892 359)  (892 359)  routing T_17_22.sp4_h_r_5 <X> T_17_22.lc_trk_g1_5
 (21 7)  (895 359)  (895 359)  routing T_17_22.sp4_v_b_15 <X> T_17_22.lc_trk_g1_7
 (21 8)  (895 360)  (895 360)  routing T_17_22.sp4_h_r_35 <X> T_17_22.lc_trk_g2_3
 (22 8)  (896 360)  (896 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 360)  (897 360)  routing T_17_22.sp4_h_r_35 <X> T_17_22.lc_trk_g2_3
 (24 8)  (898 360)  (898 360)  routing T_17_22.sp4_h_r_35 <X> T_17_22.lc_trk_g2_3
 (36 8)  (910 360)  (910 360)  LC_4 Logic Functioning bit
 (38 8)  (912 360)  (912 360)  LC_4 Logic Functioning bit
 (41 8)  (915 360)  (915 360)  LC_4 Logic Functioning bit
 (43 8)  (917 360)  (917 360)  LC_4 Logic Functioning bit
 (45 8)  (919 360)  (919 360)  LC_4 Logic Functioning bit
 (51 8)  (925 360)  (925 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (900 361)  (900 361)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 361)  (901 361)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 361)  (902 361)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 361)  (911 361)  LC_4 Logic Functioning bit
 (39 9)  (913 361)  (913 361)  LC_4 Logic Functioning bit
 (40 9)  (914 361)  (914 361)  LC_4 Logic Functioning bit
 (42 9)  (916 361)  (916 361)  LC_4 Logic Functioning bit
 (31 10)  (905 362)  (905 362)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 362)  (907 362)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 362)  (910 362)  LC_5 Logic Functioning bit
 (37 10)  (911 362)  (911 362)  LC_5 Logic Functioning bit
 (38 10)  (912 362)  (912 362)  LC_5 Logic Functioning bit
 (39 10)  (913 362)  (913 362)  LC_5 Logic Functioning bit
 (45 10)  (919 362)  (919 362)  LC_5 Logic Functioning bit
 (52 10)  (926 362)  (926 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 363)  (897 363)  routing T_17_22.sp4_v_b_46 <X> T_17_22.lc_trk_g2_6
 (24 11)  (898 363)  (898 363)  routing T_17_22.sp4_v_b_46 <X> T_17_22.lc_trk_g2_6
 (31 11)  (905 363)  (905 363)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 363)  (910 363)  LC_5 Logic Functioning bit
 (37 11)  (911 363)  (911 363)  LC_5 Logic Functioning bit
 (38 11)  (912 363)  (912 363)  LC_5 Logic Functioning bit
 (39 11)  (913 363)  (913 363)  LC_5 Logic Functioning bit
 (3 12)  (877 364)  (877 364)  routing T_17_22.sp12_v_t_22 <X> T_17_22.sp12_h_r_1
 (4 12)  (878 364)  (878 364)  routing T_17_22.sp4_h_l_44 <X> T_17_22.sp4_v_b_9
 (21 12)  (895 364)  (895 364)  routing T_17_22.sp4_v_t_14 <X> T_17_22.lc_trk_g3_3
 (22 12)  (896 364)  (896 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 364)  (897 364)  routing T_17_22.sp4_v_t_14 <X> T_17_22.lc_trk_g3_3
 (31 12)  (905 364)  (905 364)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 364)  (908 364)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 364)  (910 364)  LC_6 Logic Functioning bit
 (37 12)  (911 364)  (911 364)  LC_6 Logic Functioning bit
 (38 12)  (912 364)  (912 364)  LC_6 Logic Functioning bit
 (39 12)  (913 364)  (913 364)  LC_6 Logic Functioning bit
 (45 12)  (919 364)  (919 364)  LC_6 Logic Functioning bit
 (51 12)  (925 364)  (925 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (879 365)  (879 365)  routing T_17_22.sp4_h_l_44 <X> T_17_22.sp4_v_b_9
 (36 13)  (910 365)  (910 365)  LC_6 Logic Functioning bit
 (37 13)  (911 365)  (911 365)  LC_6 Logic Functioning bit
 (38 13)  (912 365)  (912 365)  LC_6 Logic Functioning bit
 (39 13)  (913 365)  (913 365)  LC_6 Logic Functioning bit
 (1 14)  (875 366)  (875 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 367)  (874 367)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 367)  (875 367)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (5 15)  (879 367)  (879 367)  routing T_17_22.sp4_h_l_44 <X> T_17_22.sp4_v_t_44


LogicTile_23_22

 (3 13)  (1201 365)  (1201 365)  routing T_23_22.sp12_h_l_22 <X> T_23_22.sp12_h_r_1


LogicTile_26_22

 (19 9)  (1367 361)  (1367 361)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_29_22

 (3 7)  (1513 359)  (1513 359)  routing T_29_22.sp12_h_l_23 <X> T_29_22.sp12_v_t_23
 (3 15)  (1513 367)  (1513 367)  routing T_29_22.sp12_h_l_22 <X> T_29_22.sp12_v_t_22


LogicTile_30_22

 (2 6)  (1566 358)  (1566 358)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_22

 (13 13)  (1739 365)  (1739 365)  routing T_33_22.span4_horz_43 <X> T_33_22.span4_vert_b_3


IO_Tile_0_21

 (14 13)  (3 349)  (3 349)  routing T_0_21.span4_vert_t_15 <X> T_0_21.span4_vert_b_3


LogicTile_3_21

 (4 14)  (130 350)  (130 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (6 14)  (132 350)  (132 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44


LogicTile_4_21

 (19 15)  (199 351)  (199 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_21

 (27 0)  (369 336)  (369 336)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 336)  (371 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 336)  (372 336)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 336)  (374 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 336)  (375 336)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 336)  (376 336)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 336)  (377 336)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.input_2_0
 (36 0)  (378 336)  (378 336)  LC_0 Logic Functioning bit
 (42 0)  (384 336)  (384 336)  LC_0 Logic Functioning bit
 (43 0)  (385 336)  (385 336)  LC_0 Logic Functioning bit
 (27 1)  (369 337)  (369 337)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 337)  (370 337)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 337)  (371 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 337)  (373 337)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 337)  (374 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (376 337)  (376 337)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.input_2_0
 (35 1)  (377 337)  (377 337)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.input_2_0
 (36 1)  (378 337)  (378 337)  LC_0 Logic Functioning bit
 (37 1)  (379 337)  (379 337)  LC_0 Logic Functioning bit
 (39 1)  (381 337)  (381 337)  LC_0 Logic Functioning bit
 (42 1)  (384 337)  (384 337)  LC_0 Logic Functioning bit
 (43 1)  (385 337)  (385 337)  LC_0 Logic Functioning bit
 (48 1)  (390 337)  (390 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (21 6)  (363 342)  (363 342)  routing T_7_21.sp4_h_l_10 <X> T_7_21.lc_trk_g1_7
 (22 6)  (364 342)  (364 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (365 342)  (365 342)  routing T_7_21.sp4_h_l_10 <X> T_7_21.lc_trk_g1_7
 (24 6)  (366 342)  (366 342)  routing T_7_21.sp4_h_l_10 <X> T_7_21.lc_trk_g1_7
 (14 7)  (356 343)  (356 343)  routing T_7_21.sp4_h_r_4 <X> T_7_21.lc_trk_g1_4
 (15 7)  (357 343)  (357 343)  routing T_7_21.sp4_h_r_4 <X> T_7_21.lc_trk_g1_4
 (16 7)  (358 343)  (358 343)  routing T_7_21.sp4_h_r_4 <X> T_7_21.lc_trk_g1_4
 (17 7)  (359 343)  (359 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (363 343)  (363 343)  routing T_7_21.sp4_h_l_10 <X> T_7_21.lc_trk_g1_7
 (6 12)  (348 348)  (348 348)  routing T_7_21.sp4_h_r_4 <X> T_7_21.sp4_v_b_9
 (17 12)  (359 348)  (359 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 13)  (364 349)  (364 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (365 349)  (365 349)  routing T_7_21.sp12_v_b_18 <X> T_7_21.lc_trk_g3_2
 (25 13)  (367 349)  (367 349)  routing T_7_21.sp12_v_b_18 <X> T_7_21.lc_trk_g3_2


RAM_Tile_8_21

 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_b_0 <X> T_8_21.sp12_h_r_0
 (19 4)  (415 340)  (415 340)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (3 5)  (399 341)  (399 341)  routing T_8_21.sp12_v_b_0 <X> T_8_21.sp12_h_r_0


LogicTile_10_21

 (19 0)  (511 336)  (511 336)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (8 14)  (500 350)  (500 350)  routing T_10_21.sp4_v_t_41 <X> T_10_21.sp4_h_l_47
 (9 14)  (501 350)  (501 350)  routing T_10_21.sp4_v_t_41 <X> T_10_21.sp4_h_l_47
 (10 14)  (502 350)  (502 350)  routing T_10_21.sp4_v_t_41 <X> T_10_21.sp4_h_l_47


LogicTile_11_21

 (15 0)  (561 336)  (561 336)  routing T_11_21.sp4_v_b_17 <X> T_11_21.lc_trk_g0_1
 (16 0)  (562 336)  (562 336)  routing T_11_21.sp4_v_b_17 <X> T_11_21.lc_trk_g0_1
 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (571 336)  (571 336)  routing T_11_21.sp4_v_b_2 <X> T_11_21.lc_trk_g0_2
 (22 1)  (568 337)  (568 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (569 337)  (569 337)  routing T_11_21.sp4_v_b_2 <X> T_11_21.lc_trk_g0_2
 (14 3)  (560 339)  (560 339)  routing T_11_21.sp4_h_r_4 <X> T_11_21.lc_trk_g0_4
 (15 3)  (561 339)  (561 339)  routing T_11_21.sp4_h_r_4 <X> T_11_21.lc_trk_g0_4
 (16 3)  (562 339)  (562 339)  routing T_11_21.sp4_h_r_4 <X> T_11_21.lc_trk_g0_4
 (17 3)  (563 339)  (563 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (8 6)  (554 342)  (554 342)  routing T_11_21.sp4_h_r_4 <X> T_11_21.sp4_h_l_41
 (11 6)  (557 342)  (557 342)  routing T_11_21.sp4_v_b_2 <X> T_11_21.sp4_v_t_40
 (12 7)  (558 343)  (558 343)  routing T_11_21.sp4_v_b_2 <X> T_11_21.sp4_v_t_40
 (15 7)  (561 343)  (561 343)  routing T_11_21.sp4_v_t_9 <X> T_11_21.lc_trk_g1_4
 (16 7)  (562 343)  (562 343)  routing T_11_21.sp4_v_t_9 <X> T_11_21.lc_trk_g1_4
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (8 11)  (554 347)  (554 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42
 (9 11)  (555 347)  (555 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42
 (10 11)  (556 347)  (556 347)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_t_42
 (26 14)  (572 350)  (572 350)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 350)  (576 350)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 350)  (582 350)  LC_7 Logic Functioning bit
 (37 14)  (583 350)  (583 350)  LC_7 Logic Functioning bit
 (38 14)  (584 350)  (584 350)  LC_7 Logic Functioning bit
 (41 14)  (587 350)  (587 350)  LC_7 Logic Functioning bit
 (43 14)  (589 350)  (589 350)  LC_7 Logic Functioning bit
 (52 14)  (598 350)  (598 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (573 351)  (573 351)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 351)  (575 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 351)  (577 351)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 351)  (578 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (583 351)  (583 351)  LC_7 Logic Functioning bit
 (40 15)  (586 351)  (586 351)  LC_7 Logic Functioning bit
 (42 15)  (588 351)  (588 351)  LC_7 Logic Functioning bit


LogicTile_12_21

 (2 0)  (602 336)  (602 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 8)  (603 344)  (603 344)  routing T_12_21.sp12_h_r_1 <X> T_12_21.sp12_v_b_1
 (3 9)  (603 345)  (603 345)  routing T_12_21.sp12_h_r_1 <X> T_12_21.sp12_v_b_1
 (19 13)  (619 349)  (619 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_14_21

 (3 2)  (711 338)  (711 338)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23


LogicTile_15_21

 (0 0)  (762 336)  (762 336)  Negative Clock bit

 (14 0)  (776 336)  (776 336)  routing T_15_21.bnr_op_0 <X> T_15_21.lc_trk_g0_0
 (25 0)  (787 336)  (787 336)  routing T_15_21.sp4_h_r_10 <X> T_15_21.lc_trk_g0_2
 (26 0)  (788 336)  (788 336)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 336)  (789 336)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 336)  (797 336)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.input_2_0
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (37 0)  (799 336)  (799 336)  LC_0 Logic Functioning bit
 (14 1)  (776 337)  (776 337)  routing T_15_21.bnr_op_0 <X> T_15_21.lc_trk_g0_0
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 337)  (785 337)  routing T_15_21.sp4_h_r_10 <X> T_15_21.lc_trk_g0_2
 (24 1)  (786 337)  (786 337)  routing T_15_21.sp4_h_r_10 <X> T_15_21.lc_trk_g0_2
 (26 1)  (788 337)  (788 337)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 337)  (789 337)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 337)  (790 337)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (796 337)  (796 337)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.input_2_0
 (35 1)  (797 337)  (797 337)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.input_2_0
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_7 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_7 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 338)  (785 338)  routing T_15_21.sp12_h_l_12 <X> T_15_21.lc_trk_g0_7
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 338)  (795 338)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 338)  (796 338)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (43 2)  (805 338)  (805 338)  LC_1 Logic Functioning bit
 (45 2)  (807 338)  (807 338)  LC_1 Logic Functioning bit
 (50 2)  (812 338)  (812 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 339)  (762 339)  routing T_15_21.glb_netwk_7 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (788 339)  (788 339)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 339)  (789 339)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 339)  (790 339)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (39 3)  (801 339)  (801 339)  LC_1 Logic Functioning bit
 (42 3)  (804 339)  (804 339)  LC_1 Logic Functioning bit
 (48 3)  (810 339)  (810 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (776 340)  (776 340)  routing T_15_21.sp4_h_r_8 <X> T_15_21.lc_trk_g1_0
 (26 4)  (788 340)  (788 340)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 340)  (789 340)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 340)  (790 340)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 340)  (792 340)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 340)  (795 340)  routing T_15_21.lc_trk_g2_1 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (41 4)  (803 340)  (803 340)  LC_2 Logic Functioning bit
 (43 4)  (805 340)  (805 340)  LC_2 Logic Functioning bit
 (15 5)  (777 341)  (777 341)  routing T_15_21.sp4_h_r_8 <X> T_15_21.lc_trk_g1_0
 (16 5)  (778 341)  (778 341)  routing T_15_21.sp4_h_r_8 <X> T_15_21.lc_trk_g1_0
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 341)  (794 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 341)  (797 341)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.input_2_2
 (39 5)  (801 341)  (801 341)  LC_2 Logic Functioning bit
 (40 5)  (802 341)  (802 341)  LC_2 Logic Functioning bit
 (41 5)  (803 341)  (803 341)  LC_2 Logic Functioning bit
 (43 5)  (805 341)  (805 341)  LC_2 Logic Functioning bit
 (0 6)  (762 342)  (762 342)  routing T_15_21.glb_netwk_2 <X> T_15_21.glb2local_0
 (1 6)  (763 342)  (763 342)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (8 6)  (770 342)  (770 342)  routing T_15_21.sp4_v_t_47 <X> T_15_21.sp4_h_l_41
 (9 6)  (771 342)  (771 342)  routing T_15_21.sp4_v_t_47 <X> T_15_21.sp4_h_l_41
 (10 6)  (772 342)  (772 342)  routing T_15_21.sp4_v_t_47 <X> T_15_21.sp4_h_l_41
 (21 6)  (783 342)  (783 342)  routing T_15_21.wire_logic_cluster/lc_7/out <X> T_15_21.lc_trk_g1_7
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (12 7)  (774 343)  (774 343)  routing T_15_21.sp4_h_l_40 <X> T_15_21.sp4_v_t_40
 (15 8)  (777 344)  (777 344)  routing T_15_21.rgt_op_1 <X> T_15_21.lc_trk_g2_1
 (17 8)  (779 344)  (779 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 344)  (780 344)  routing T_15_21.rgt_op_1 <X> T_15_21.lc_trk_g2_1
 (25 8)  (787 344)  (787 344)  routing T_15_21.wire_logic_cluster/lc_2/out <X> T_15_21.lc_trk_g2_2
 (13 9)  (775 345)  (775 345)  routing T_15_21.sp4_v_t_38 <X> T_15_21.sp4_h_r_8
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (4 12)  (766 348)  (766 348)  routing T_15_21.sp4_v_t_36 <X> T_15_21.sp4_v_b_9
 (6 12)  (768 348)  (768 348)  routing T_15_21.sp4_v_t_36 <X> T_15_21.sp4_v_b_9
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 348)  (780 348)  routing T_15_21.wire_logic_cluster/lc_1/out <X> T_15_21.lc_trk_g3_1
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 348)  (789 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 348)  (790 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g2_1 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (40 12)  (802 348)  (802 348)  LC_6 Logic Functioning bit
 (41 12)  (803 348)  (803 348)  LC_6 Logic Functioning bit
 (42 12)  (804 348)  (804 348)  LC_6 Logic Functioning bit
 (43 12)  (805 348)  (805 348)  LC_6 Logic Functioning bit
 (9 13)  (771 349)  (771 349)  routing T_15_21.sp4_v_t_47 <X> T_15_21.sp4_v_b_10
 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (38 13)  (800 349)  (800 349)  LC_6 Logic Functioning bit
 (40 13)  (802 349)  (802 349)  LC_6 Logic Functioning bit
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (14 14)  (776 350)  (776 350)  routing T_15_21.rgt_op_4 <X> T_15_21.lc_trk_g3_4
 (21 14)  (783 350)  (783 350)  routing T_15_21.sp4_h_l_34 <X> T_15_21.lc_trk_g3_7
 (22 14)  (784 350)  (784 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 350)  (785 350)  routing T_15_21.sp4_h_l_34 <X> T_15_21.lc_trk_g3_7
 (24 14)  (786 350)  (786 350)  routing T_15_21.sp4_h_l_34 <X> T_15_21.lc_trk_g3_7
 (27 14)  (789 350)  (789 350)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 350)  (792 350)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 350)  (795 350)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 350)  (798 350)  LC_7 Logic Functioning bit
 (38 14)  (800 350)  (800 350)  LC_7 Logic Functioning bit
 (41 14)  (803 350)  (803 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (47 14)  (809 350)  (809 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (812 350)  (812 350)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (777 351)  (777 351)  routing T_15_21.rgt_op_4 <X> T_15_21.lc_trk_g3_4
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (783 351)  (783 351)  routing T_15_21.sp4_h_l_34 <X> T_15_21.lc_trk_g3_7
 (26 15)  (788 351)  (788 351)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 351)  (789 351)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 351)  (790 351)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 351)  (792 351)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 351)  (793 351)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 351)  (799 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (0 0)  (816 336)  (816 336)  Negative Clock bit

 (15 0)  (831 336)  (831 336)  routing T_16_21.lft_op_1 <X> T_16_21.lc_trk_g0_1
 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 336)  (834 336)  routing T_16_21.lft_op_1 <X> T_16_21.lc_trk_g0_1
 (21 0)  (837 336)  (837 336)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g0_3
 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (842 336)  (842 336)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 336)  (847 336)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 336)  (852 336)  LC_0 Logic Functioning bit
 (38 0)  (854 336)  (854 336)  LC_0 Logic Functioning bit
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 337)  (839 337)  routing T_16_21.sp4_v_b_18 <X> T_16_21.lc_trk_g0_2
 (24 1)  (840 337)  (840 337)  routing T_16_21.sp4_v_b_18 <X> T_16_21.lc_trk_g0_2
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 337)  (847 337)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 337)  (852 337)  LC_0 Logic Functioning bit
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (38 1)  (854 337)  (854 337)  LC_0 Logic Functioning bit
 (39 1)  (855 337)  (855 337)  LC_0 Logic Functioning bit
 (41 1)  (857 337)  (857 337)  LC_0 Logic Functioning bit
 (43 1)  (859 337)  (859 337)  LC_0 Logic Functioning bit
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_7 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_7 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (830 338)  (830 338)  routing T_16_21.wire_logic_cluster/lc_4/out <X> T_16_21.lc_trk_g0_4
 (22 2)  (838 338)  (838 338)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 338)  (850 338)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 338)  (852 338)  LC_1 Logic Functioning bit
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (43 2)  (859 338)  (859 338)  LC_1 Logic Functioning bit
 (45 2)  (861 338)  (861 338)  LC_1 Logic Functioning bit
 (48 2)  (864 338)  (864 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (866 338)  (866 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 339)  (816 339)  routing T_16_21.glb_netwk_7 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (842 339)  (842 339)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 339)  (844 339)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 339)  (846 339)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (43 3)  (859 339)  (859 339)  LC_1 Logic Functioning bit
 (14 4)  (830 340)  (830 340)  routing T_16_21.sp12_h_r_0 <X> T_16_21.lc_trk_g1_0
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 340)  (851 340)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.input_2_2
 (36 4)  (852 340)  (852 340)  LC_2 Logic Functioning bit
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (39 4)  (855 340)  (855 340)  LC_2 Logic Functioning bit
 (42 4)  (858 340)  (858 340)  LC_2 Logic Functioning bit
 (14 5)  (830 341)  (830 341)  routing T_16_21.sp12_h_r_0 <X> T_16_21.lc_trk_g1_0
 (15 5)  (831 341)  (831 341)  routing T_16_21.sp12_h_r_0 <X> T_16_21.lc_trk_g1_0
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (838 341)  (838 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (839 341)  (839 341)  routing T_16_21.sp4_v_b_18 <X> T_16_21.lc_trk_g1_2
 (24 5)  (840 341)  (840 341)  routing T_16_21.sp4_v_b_18 <X> T_16_21.lc_trk_g1_2
 (27 5)  (843 341)  (843 341)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 341)  (844 341)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 341)  (847 341)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 341)  (848 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (39 5)  (855 341)  (855 341)  LC_2 Logic Functioning bit
 (43 5)  (859 341)  (859 341)  LC_2 Logic Functioning bit
 (13 6)  (829 342)  (829 342)  routing T_16_21.sp4_v_b_5 <X> T_16_21.sp4_v_t_40
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 342)  (834 342)  routing T_16_21.wire_logic_cluster/lc_5/out <X> T_16_21.lc_trk_g1_5
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (50 6)  (866 342)  (866 342)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (868 342)  (868 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (21 8)  (837 344)  (837 344)  routing T_16_21.sp4_v_t_14 <X> T_16_21.lc_trk_g2_3
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (839 344)  (839 344)  routing T_16_21.sp4_v_t_14 <X> T_16_21.lc_trk_g2_3
 (28 8)  (844 344)  (844 344)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 344)  (850 344)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 344)  (851 344)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.input_2_4
 (36 8)  (852 344)  (852 344)  LC_4 Logic Functioning bit
 (37 8)  (853 344)  (853 344)  LC_4 Logic Functioning bit
 (45 8)  (861 344)  (861 344)  LC_4 Logic Functioning bit
 (9 9)  (825 345)  (825 345)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_v_b_7
 (27 9)  (843 345)  (843 345)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 345)  (844 345)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 345)  (846 345)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 345)  (847 345)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 345)  (848 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (852 345)  (852 345)  LC_4 Logic Functioning bit
 (39 9)  (855 345)  (855 345)  LC_4 Logic Functioning bit
 (48 9)  (864 345)  (864 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (843 346)  (843 346)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 346)  (844 346)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (26 11)  (842 347)  (842 347)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (41 11)  (857 347)  (857 347)  LC_5 Logic Functioning bit
 (43 11)  (859 347)  (859 347)  LC_5 Logic Functioning bit
 (0 12)  (816 348)  (816 348)  routing T_16_21.glb_netwk_2 <X> T_16_21.glb2local_3
 (1 12)  (817 348)  (817 348)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 348)  (834 348)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g3_1
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 348)  (850 348)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (39 12)  (855 348)  (855 348)  LC_6 Logic Functioning bit
 (40 12)  (856 348)  (856 348)  LC_6 Logic Functioning bit
 (42 12)  (858 348)  (858 348)  LC_6 Logic Functioning bit
 (43 12)  (859 348)  (859 348)  LC_6 Logic Functioning bit
 (50 12)  (866 348)  (866 348)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 348)  (867 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (842 349)  (842 349)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (38 13)  (854 349)  (854 349)  LC_6 Logic Functioning bit
 (41 13)  (857 349)  (857 349)  LC_6 Logic Functioning bit
 (42 13)  (858 349)  (858 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (52 13)  (868 349)  (868 349)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (8 14)  (824 350)  (824 350)  routing T_16_21.sp4_v_t_47 <X> T_16_21.sp4_h_l_47
 (9 14)  (825 350)  (825 350)  routing T_16_21.sp4_v_t_47 <X> T_16_21.sp4_h_l_47
 (31 14)  (847 350)  (847 350)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (39 14)  (855 350)  (855 350)  LC_7 Logic Functioning bit
 (42 14)  (858 350)  (858 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (50 14)  (866 350)  (866 350)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (867 350)  (867 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (869 350)  (869 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (36 15)  (852 351)  (852 351)  LC_7 Logic Functioning bit
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (38 15)  (854 351)  (854 351)  LC_7 Logic Functioning bit
 (39 15)  (855 351)  (855 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit
 (43 15)  (859 351)  (859 351)  LC_7 Logic Functioning bit
 (46 15)  (862 351)  (862 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (867 351)  (867 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_21

 (0 0)  (874 336)  (874 336)  Negative Clock bit

 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_7 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_7 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (874 339)  (874 339)  routing T_17_21.glb_netwk_7 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (8 3)  (882 339)  (882 339)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_t_36
 (9 3)  (883 339)  (883 339)  routing T_17_21.sp4_h_r_1 <X> T_17_21.sp4_v_t_36
 (0 4)  (874 340)  (874 340)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_7/cen
 (1 4)  (875 340)  (875 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (905 340)  (905 340)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 340)  (908 340)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 340)  (910 340)  LC_2 Logic Functioning bit
 (37 4)  (911 340)  (911 340)  LC_2 Logic Functioning bit
 (38 4)  (912 340)  (912 340)  LC_2 Logic Functioning bit
 (39 4)  (913 340)  (913 340)  LC_2 Logic Functioning bit
 (45 4)  (919 340)  (919 340)  LC_2 Logic Functioning bit
 (0 5)  (874 341)  (874 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_7/cen
 (1 5)  (875 341)  (875 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_7/cen
 (36 5)  (910 341)  (910 341)  LC_2 Logic Functioning bit
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (38 5)  (912 341)  (912 341)  LC_2 Logic Functioning bit
 (39 5)  (913 341)  (913 341)  LC_2 Logic Functioning bit
 (51 5)  (925 341)  (925 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (890 342)  (890 342)  routing T_17_21.sp4_v_b_13 <X> T_17_21.lc_trk_g1_5
 (17 6)  (891 342)  (891 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 342)  (892 342)  routing T_17_21.sp4_v_b_13 <X> T_17_21.lc_trk_g1_5
 (15 7)  (889 343)  (889 343)  routing T_17_21.sp4_v_t_9 <X> T_17_21.lc_trk_g1_4
 (16 7)  (890 343)  (890 343)  routing T_17_21.sp4_v_t_9 <X> T_17_21.lc_trk_g1_4
 (17 7)  (891 343)  (891 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (892 343)  (892 343)  routing T_17_21.sp4_v_b_13 <X> T_17_21.lc_trk_g1_5
 (15 8)  (889 344)  (889 344)  routing T_17_21.sp4_v_t_28 <X> T_17_21.lc_trk_g2_1
 (16 8)  (890 344)  (890 344)  routing T_17_21.sp4_v_t_28 <X> T_17_21.lc_trk_g2_1
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (8 11)  (882 347)  (882 347)  routing T_17_21.sp4_v_b_4 <X> T_17_21.sp4_v_t_42
 (10 11)  (884 347)  (884 347)  routing T_17_21.sp4_v_b_4 <X> T_17_21.sp4_v_t_42
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 348)  (897 348)  routing T_17_21.sp4_h_r_27 <X> T_17_21.lc_trk_g3_3
 (24 12)  (898 348)  (898 348)  routing T_17_21.sp4_h_r_27 <X> T_17_21.lc_trk_g3_3
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 348)  (907 348)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 348)  (910 348)  LC_6 Logic Functioning bit
 (37 12)  (911 348)  (911 348)  LC_6 Logic Functioning bit
 (38 12)  (912 348)  (912 348)  LC_6 Logic Functioning bit
 (39 12)  (913 348)  (913 348)  LC_6 Logic Functioning bit
 (45 12)  (919 348)  (919 348)  LC_6 Logic Functioning bit
 (52 12)  (926 348)  (926 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (895 349)  (895 349)  routing T_17_21.sp4_h_r_27 <X> T_17_21.lc_trk_g3_3
 (36 13)  (910 349)  (910 349)  LC_6 Logic Functioning bit
 (37 13)  (911 349)  (911 349)  LC_6 Logic Functioning bit
 (38 13)  (912 349)  (912 349)  LC_6 Logic Functioning bit
 (39 13)  (913 349)  (913 349)  LC_6 Logic Functioning bit
 (1 14)  (875 350)  (875 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 351)  (874 351)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 351)  (875 351)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r


LogicTile_18_21

 (19 13)  (947 349)  (947 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_21

 (8 14)  (990 350)  (990 350)  routing T_19_21.sp4_v_t_47 <X> T_19_21.sp4_h_l_47
 (9 14)  (991 350)  (991 350)  routing T_19_21.sp4_v_t_47 <X> T_19_21.sp4_h_l_47


LogicTile_24_21

 (3 2)  (1255 338)  (1255 338)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (3 3)  (1351 339)  (1351 339)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 6)  (1459 342)  (1459 342)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_t_23
 (3 7)  (1459 343)  (1459 343)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_v_t_23


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


IO_Tile_33_21

 (4 0)  (1730 336)  (1730 336)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (4 1)  (1730 337)  (1730 337)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (5 1)  (1731 337)  (1731 337)  routing T_33_21.span12_horz_0 <X> T_33_21.lc_trk_g0_0
 (7 1)  (1733 337)  (1733 337)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (0 2)  (1726 338)  (1726 338)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_4
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (2 3)  (1728 339)  (1728 339)  Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_12
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 342)  (1731 342)  routing T_33_21.span4_vert_b_7 <X> T_33_21.lc_trk_g0_7
 (7 6)  (1733 342)  (1733 342)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 343)  (1734 343)  routing T_33_21.span4_vert_b_7 <X> T_33_21.lc_trk_g0_7
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (10 4)  (7 324)  (7 324)  routing T_0_20.lc_trk_g0_7 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 324)  (4 324)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (10 5)  (7 325)  (7 325)  routing T_0_20.lc_trk_g0_7 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 326)  (12 326)  routing T_0_20.span4_vert_b_7 <X> T_0_20.lc_trk_g0_7
 (7 6)  (10 326)  (10 326)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (4 7)  (13 327)  (13 327)  routing T_0_20.span4_horz_30 <X> T_0_20.lc_trk_g0_6
 (5 7)  (12 327)  (12 327)  routing T_0_20.span4_horz_30 <X> T_0_20.lc_trk_g0_6
 (6 7)  (11 327)  (11 327)  routing T_0_20.span4_horz_30 <X> T_0_20.lc_trk_g0_6
 (7 7)  (10 327)  (10 327)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_30 lc_trk_g0_6
 (8 7)  (9 327)  (9 327)  routing T_0_20.span4_vert_b_7 <X> T_0_20.lc_trk_g0_7
 (4 8)  (13 328)  (13 328)  routing T_0_20.span4_horz_8 <X> T_0_20.lc_trk_g1_0
 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 329)  (13 329)  routing T_0_20.span4_horz_8 <X> T_0_20.lc_trk_g1_0
 (6 9)  (11 329)  (11 329)  routing T_0_20.span4_horz_8 <X> T_0_20.lc_trk_g1_0
 (7 9)  (10 329)  (10 329)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 330)  (7 330)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 330)  (6 330)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 330)  (5 330)  routing T_0_20.lc_trk_g1_0 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (10 11)  (7 331)  (7 331)  routing T_0_20.lc_trk_g1_7 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (5 14)  (12 334)  (12 334)  routing T_0_20.span4_vert_b_7 <X> T_0_20.lc_trk_g1_7
 (7 14)  (10 334)  (10 334)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit
 (8 15)  (9 335)  (9 335)  routing T_0_20.span4_vert_b_7 <X> T_0_20.lc_trk_g1_7


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0
 (5 10)  (77 330)  (77 330)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_l_43


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0
 (13 11)  (193 331)  (193 331)  routing T_4_20.sp4_v_b_3 <X> T_4_20.sp4_h_l_45


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_12_20

 (2 4)  (602 324)  (602 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_14_20

 (3 1)  (711 321)  (711 321)  routing T_14_20.sp12_h_l_23 <X> T_14_20.sp12_v_b_0
 (2 12)  (710 332)  (710 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_20

 (0 0)  (762 320)  (762 320)  Negative Clock bit

 (8 1)  (770 321)  (770 321)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_1
 (9 1)  (771 321)  (771 321)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_1
 (10 1)  (772 321)  (772 321)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_1
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (762 323)  (762 323)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (0 4)  (762 324)  (762 324)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (785 324)  (785 324)  routing T_15_20.sp12_h_l_16 <X> T_15_20.lc_trk_g1_3
 (0 5)  (762 325)  (762 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (21 5)  (783 325)  (783 325)  routing T_15_20.sp12_h_l_16 <X> T_15_20.lc_trk_g1_3
 (3 8)  (765 328)  (765 328)  routing T_15_20.sp12_v_t_22 <X> T_15_20.sp12_v_b_1
 (14 10)  (776 330)  (776 330)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (14 11)  (776 331)  (776 331)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (15 11)  (777 331)  (777 331)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (16 11)  (778 331)  (778 331)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (783 333)  (783 333)  routing T_15_20.sp4_r_v_b_43 <X> T_15_20.lc_trk_g3_3
 (0 14)  (762 334)  (762 334)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (37 14)  (799 334)  (799 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (39 14)  (801 334)  (801 334)  LC_7 Logic Functioning bit
 (45 14)  (807 334)  (807 334)  LC_7 Logic Functioning bit
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (31 15)  (793 335)  (793 335)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (38 15)  (800 335)  (800 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (48 15)  (810 335)  (810 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_20

 (0 0)  (816 320)  (816 320)  Negative Clock bit

 (26 0)  (842 320)  (842 320)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 320)  (844 320)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 320)  (846 320)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 320)  (851 320)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.input_2_0
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (37 0)  (853 320)  (853 320)  LC_0 Logic Functioning bit
 (43 0)  (859 320)  (859 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (51 0)  (867 320)  (867 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (868 320)  (868 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (869 320)  (869 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (849 321)  (849 321)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.input_2_0
 (34 1)  (850 321)  (850 321)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.input_2_0
 (35 1)  (851 321)  (851 321)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.input_2_0
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (43 1)  (859 321)  (859 321)  LC_0 Logic Functioning bit
 (48 1)  (864 321)  (864 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (816 323)  (816 323)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (14 3)  (830 323)  (830 323)  routing T_16_20.top_op_4 <X> T_16_20.lc_trk_g0_4
 (15 3)  (831 323)  (831 323)  routing T_16_20.top_op_4 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (14 4)  (830 324)  (830 324)  routing T_16_20.wire_logic_cluster/lc_0/out <X> T_16_20.lc_trk_g1_0
 (15 4)  (831 324)  (831 324)  routing T_16_20.top_op_1 <X> T_16_20.lc_trk_g1_1
 (17 4)  (833 324)  (833 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (834 325)  (834 325)  routing T_16_20.top_op_1 <X> T_16_20.lc_trk_g1_1
 (3 8)  (819 328)  (819 328)  routing T_16_20.sp12_v_t_22 <X> T_16_20.sp12_v_b_1
 (5 8)  (821 328)  (821 328)  routing T_16_20.sp4_v_t_43 <X> T_16_20.sp4_h_r_6
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 330)  (834 330)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g2_5
 (21 10)  (837 330)  (837 330)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g2_7
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 330)  (846 330)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g1_1 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 330)  (851 330)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.input_2_5
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (41 10)  (857 330)  (857 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (27 11)  (843 331)  (843 331)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 331)  (848 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (849 331)  (849 331)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.input_2_5
 (34 11)  (850 331)  (850 331)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.input_2_5
 (35 11)  (851 331)  (851 331)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.input_2_5
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (40 11)  (856 331)  (856 331)  LC_5 Logic Functioning bit
 (42 11)  (858 331)  (858 331)  LC_5 Logic Functioning bit
 (5 12)  (821 332)  (821 332)  routing T_16_20.sp4_v_t_44 <X> T_16_20.sp4_h_r_9
 (15 12)  (831 332)  (831 332)  routing T_16_20.tnl_op_1 <X> T_16_20.lc_trk_g3_1
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (834 333)  (834 333)  routing T_16_20.tnl_op_1 <X> T_16_20.lc_trk_g3_1
 (5 14)  (821 334)  (821 334)  routing T_16_20.sp4_v_t_44 <X> T_16_20.sp4_h_l_44
 (21 14)  (837 334)  (837 334)  routing T_16_20.sp4_v_t_18 <X> T_16_20.lc_trk_g3_7
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (839 334)  (839 334)  routing T_16_20.sp4_v_t_18 <X> T_16_20.lc_trk_g3_7
 (25 14)  (841 334)  (841 334)  routing T_16_20.sp4_v_b_38 <X> T_16_20.lc_trk_g3_6
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 334)  (844 334)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g1_1 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 334)  (857 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (6 15)  (822 335)  (822 335)  routing T_16_20.sp4_v_t_44 <X> T_16_20.sp4_h_l_44
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 335)  (839 335)  routing T_16_20.sp4_v_b_38 <X> T_16_20.lc_trk_g3_6
 (25 15)  (841 335)  (841 335)  routing T_16_20.sp4_v_b_38 <X> T_16_20.lc_trk_g3_6
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (0 0)  (874 320)  (874 320)  Negative Clock bit

 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (888 322)  (888 322)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g0_4
 (0 3)  (874 323)  (874 323)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (14 3)  (888 323)  (888 323)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g0_4
 (15 3)  (889 323)  (889 323)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g0_4
 (16 3)  (890 323)  (890 323)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g0_4
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (0 4)  (874 324)  (874 324)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (1 4)  (875 324)  (875 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (885 324)  (885 324)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_b_5
 (13 4)  (887 324)  (887 324)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_b_5
 (21 4)  (895 324)  (895 324)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 324)  (897 324)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (24 4)  (898 324)  (898 324)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (1 5)  (875 325)  (875 325)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (12 5)  (886 325)  (886 325)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_b_5
 (21 5)  (895 325)  (895 325)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 329)  (897 329)  routing T_17_20.sp4_v_b_42 <X> T_17_20.lc_trk_g2_2
 (24 9)  (898 329)  (898 329)  routing T_17_20.sp4_v_b_42 <X> T_17_20.lc_trk_g2_2
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 330)  (908 330)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (38 10)  (912 330)  (912 330)  LC_5 Logic Functioning bit
 (39 10)  (913 330)  (913 330)  LC_5 Logic Functioning bit
 (45 10)  (919 330)  (919 330)  LC_5 Logic Functioning bit
 (31 11)  (905 331)  (905 331)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (39 11)  (913 331)  (913 331)  LC_5 Logic Functioning bit
 (48 11)  (922 331)  (922 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (25 12)  (899 332)  (899 332)  routing T_17_20.sp4_v_b_26 <X> T_17_20.lc_trk_g3_2
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 332)  (910 332)  LC_6 Logic Functioning bit
 (37 12)  (911 332)  (911 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (39 12)  (913 332)  (913 332)  LC_6 Logic Functioning bit
 (45 12)  (919 332)  (919 332)  LC_6 Logic Functioning bit
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (897 333)  (897 333)  routing T_17_20.sp4_v_b_26 <X> T_17_20.lc_trk_g3_2
 (31 13)  (905 333)  (905 333)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 333)  (910 333)  LC_6 Logic Functioning bit
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (38 13)  (912 333)  (912 333)  LC_6 Logic Functioning bit
 (39 13)  (913 333)  (913 333)  LC_6 Logic Functioning bit
 (48 13)  (922 333)  (922 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 335)  (875 335)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_7/s_r


IO_Tile_0_19

 (12 6)  (5 310)  (5 310)  routing T_0_19.span4_horz_37 <X> T_0_19.span4_vert_t_14


LogicTile_1_19

 (4 3)  (22 307)  (22 307)  routing T_1_19.sp4_v_b_7 <X> T_1_19.sp4_h_l_37


LogicTile_2_19

 (19 6)  (91 310)  (91 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_7_19

 (2 0)  (344 304)  (344 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_9_19

 (6 12)  (444 316)  (444 316)  routing T_9_19.sp4_v_t_43 <X> T_9_19.sp4_v_b_9
 (5 13)  (443 317)  (443 317)  routing T_9_19.sp4_v_t_43 <X> T_9_19.sp4_v_b_9


LogicTile_10_19

 (13 4)  (505 308)  (505 308)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5
 (12 5)  (504 309)  (504 309)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5


LogicTile_12_19

 (19 8)  (619 312)  (619 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_15_19

 (0 0)  (762 304)  (762 304)  Negative Clock bit

 (12 0)  (774 304)  (774 304)  routing T_15_19.sp4_v_t_39 <X> T_15_19.sp4_h_r_2
 (21 0)  (783 304)  (783 304)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g0_3
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (762 307)  (762 307)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (3 4)  (765 308)  (765 308)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (15 6)  (777 310)  (777 310)  routing T_15_19.sp4_v_b_21 <X> T_15_19.lc_trk_g1_5
 (16 6)  (778 310)  (778 310)  routing T_15_19.sp4_v_b_21 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (37 6)  (799 310)  (799 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (42 6)  (804 310)  (804 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (26 7)  (788 311)  (788 311)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 311)  (790 311)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 311)  (797 311)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.input_2_3
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (41 7)  (803 311)  (803 311)  LC_3 Logic Functioning bit
 (43 7)  (805 311)  (805 311)  LC_3 Logic Functioning bit
 (44 7)  (806 311)  (806 311)  LC_3 Logic Functioning bit
 (14 9)  (776 313)  (776 313)  routing T_15_19.sp4_r_v_b_32 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 317)  (785 317)  routing T_15_19.sp4_v_b_42 <X> T_15_19.lc_trk_g3_2
 (24 13)  (786 317)  (786 317)  routing T_15_19.sp4_v_b_42 <X> T_15_19.lc_trk_g3_2
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 319)  (762 319)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 319)  (763 319)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r


LogicTile_16_19

 (21 0)  (837 304)  (837 304)  routing T_16_19.sp12_h_r_3 <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (840 304)  (840 304)  routing T_16_19.sp12_h_r_3 <X> T_16_19.lc_trk_g0_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (40 0)  (856 304)  (856 304)  LC_0 Logic Functioning bit
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (21 1)  (837 305)  (837 305)  routing T_16_19.sp12_h_r_3 <X> T_16_19.lc_trk_g0_3
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (46 1)  (862 305)  (862 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 306)  (846 306)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 306)  (849 306)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 306)  (851 306)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.input_2_1
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (38 2)  (854 306)  (854 306)  LC_1 Logic Functioning bit
 (41 2)  (857 306)  (857 306)  LC_1 Logic Functioning bit
 (43 2)  (859 306)  (859 306)  LC_1 Logic Functioning bit
 (52 2)  (868 306)  (868 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (843 307)  (843 307)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 307)  (846 307)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 307)  (848 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (849 307)  (849 307)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.input_2_1
 (35 3)  (851 307)  (851 307)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.input_2_1
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (40 3)  (856 307)  (856 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (21 4)  (837 308)  (837 308)  routing T_16_19.lft_op_3 <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 308)  (840 308)  routing T_16_19.lft_op_3 <X> T_16_19.lc_trk_g1_3
 (4 6)  (820 310)  (820 310)  routing T_16_19.sp4_h_r_3 <X> T_16_19.sp4_v_t_38
 (21 6)  (837 310)  (837 310)  routing T_16_19.sp4_h_l_2 <X> T_16_19.lc_trk_g1_7
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (839 310)  (839 310)  routing T_16_19.sp4_h_l_2 <X> T_16_19.lc_trk_g1_7
 (24 6)  (840 310)  (840 310)  routing T_16_19.sp4_h_l_2 <X> T_16_19.lc_trk_g1_7
 (5 7)  (821 311)  (821 311)  routing T_16_19.sp4_h_r_3 <X> T_16_19.sp4_v_t_38
 (21 10)  (837 314)  (837 314)  routing T_16_19.sp4_v_t_18 <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (839 314)  (839 314)  routing T_16_19.sp4_v_t_18 <X> T_16_19.lc_trk_g2_7
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (837 317)  (837 317)  routing T_16_19.sp4_r_v_b_43 <X> T_16_19.lc_trk_g3_3


LogicTile_17_19

 (8 1)  (882 305)  (882 305)  routing T_17_19.sp4_v_t_47 <X> T_17_19.sp4_v_b_1
 (10 1)  (884 305)  (884 305)  routing T_17_19.sp4_v_t_47 <X> T_17_19.sp4_v_b_1
 (12 5)  (886 309)  (886 309)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_b_5
 (9 13)  (883 317)  (883 317)  routing T_17_19.sp4_v_t_47 <X> T_17_19.sp4_v_b_10
 (19 15)  (893 319)  (893 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_19

 (2 0)  (930 304)  (930 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_20_19

 (11 6)  (1047 310)  (1047 310)  routing T_20_19.sp4_h_l_37 <X> T_20_19.sp4_v_t_40


LogicTile_26_19

 (3 2)  (1351 306)  (1351 306)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (3 3)  (1351 307)  (1351 307)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (5 12)  (1353 316)  (1353 316)  routing T_26_19.sp4_v_t_44 <X> T_26_19.sp4_h_r_9


LogicTile_30_19

 (6 13)  (1570 317)  (1570 317)  routing T_30_19.sp4_h_l_44 <X> T_30_19.sp4_h_r_9


IO_Tile_33_19

 (5 0)  (1731 304)  (1731 304)  routing T_33_19.span4_horz_33 <X> T_33_19.lc_trk_g0_1
 (6 0)  (1732 304)  (1732 304)  routing T_33_19.span4_horz_33 <X> T_33_19.lc_trk_g0_1
 (7 0)  (1733 304)  (1733 304)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (1734 304)  (1734 304)  routing T_33_19.span4_horz_33 <X> T_33_19.lc_trk_g0_1
 (4 4)  (1730 308)  (1730 308)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (5 5)  (1731 309)  (1731 309)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (7 5)  (1733 309)  (1733 309)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 313)  (1743 313)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 314)  (1736 314)  routing T_33_19.lc_trk_g0_4 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (5 0)  (12 288)  (12 288)  routing T_0_18.span4_vert_b_9 <X> T_0_18.lc_trk_g0_1
 (7 0)  (10 288)  (10 288)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 288)  (9 288)  routing T_0_18.span4_vert_b_9 <X> T_0_18.lc_trk_g0_1
 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (4 4)  (13 292)  (13 292)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (10 4)  (7 292)  (7 292)  routing T_0_18.lc_trk_g0_7 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (4 5)  (13 293)  (13 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (5 5)  (12 293)  (12 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (10 5)  (7 293)  (7 293)  routing T_0_18.lc_trk_g0_7 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 294)  (12 294)  routing T_0_18.span4_vert_b_15 <X> T_0_18.lc_trk_g0_7
 (7 6)  (10 294)  (10 294)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 294)  (9 294)  routing T_0_18.span4_vert_b_15 <X> T_0_18.lc_trk_g0_7
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 298)  (7 298)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 298)  (6 298)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (10 11)  (7 299)  (7 299)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (5 14)  (12 302)  (12 302)  routing T_0_18.span4_vert_b_15 <X> T_0_18.lc_trk_g1_7
 (7 14)  (10 302)  (10 302)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 302)  (9 302)  routing T_0_18.span4_vert_b_15 <X> T_0_18.lc_trk_g1_7
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_3_18

 (3 14)  (129 302)  (129 302)  routing T_3_18.sp12_h_r_1 <X> T_3_18.sp12_v_t_22
 (3 15)  (129 303)  (129 303)  routing T_3_18.sp12_h_r_1 <X> T_3_18.sp12_v_t_22


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


LogicTile_7_18

 (3 12)  (345 300)  (345 300)  routing T_7_18.sp12_v_b_1 <X> T_7_18.sp12_h_r_1
 (3 13)  (345 301)  (345 301)  routing T_7_18.sp12_v_b_1 <X> T_7_18.sp12_h_r_1
 (3 14)  (345 302)  (345 302)  routing T_7_18.sp12_v_b_1 <X> T_7_18.sp12_v_t_22


RAM_Tile_8_18

 (3 6)  (399 294)  (399 294)  routing T_8_18.sp12_v_b_0 <X> T_8_18.sp12_v_t_23


LogicTile_9_18

 (11 10)  (449 298)  (449 298)  routing T_9_18.sp4_h_r_2 <X> T_9_18.sp4_v_t_45
 (13 10)  (451 298)  (451 298)  routing T_9_18.sp4_h_r_2 <X> T_9_18.sp4_v_t_45
 (12 11)  (450 299)  (450 299)  routing T_9_18.sp4_h_r_2 <X> T_9_18.sp4_v_t_45


LogicTile_10_18

 (3 3)  (495 291)  (495 291)  routing T_10_18.sp12_v_b_0 <X> T_10_18.sp12_h_l_23
 (19 14)  (511 302)  (511 302)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_12_18

 (3 0)  (603 288)  (603 288)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_v_b_0
 (12 0)  (612 288)  (612 288)  routing T_12_18.sp4_v_b_2 <X> T_12_18.sp4_h_r_2
 (11 1)  (611 289)  (611 289)  routing T_12_18.sp4_v_b_2 <X> T_12_18.sp4_h_r_2
 (3 4)  (603 292)  (603 292)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_h_r_0


LogicTile_13_18

 (11 0)  (665 288)  (665 288)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_b_2


LogicTile_14_18

 (14 3)  (722 291)  (722 291)  routing T_14_18.sp12_h_r_20 <X> T_14_18.lc_trk_g0_4
 (16 3)  (724 291)  (724 291)  routing T_14_18.sp12_h_r_20 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (2 6)  (710 294)  (710 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (3 6)  (711 294)  (711 294)  routing T_14_18.sp12_v_b_0 <X> T_14_18.sp12_v_t_23
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (731 295)  (731 295)  routing T_14_18.sp12_h_r_14 <X> T_14_18.lc_trk_g1_6
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 298)  (743 298)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (47 10)  (755 298)  (755 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (34 11)  (742 299)  (742 299)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp4_r_v_b_44 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (729 303)  (729 303)  routing T_14_18.sp4_r_v_b_47 <X> T_14_18.lc_trk_g3_7


LogicTile_15_18

 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 288)  (802 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (40 1)  (802 289)  (802 289)  LC_0 Logic Functioning bit
 (41 1)  (803 289)  (803 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (43 1)  (805 289)  (805 289)  LC_0 Logic Functioning bit
 (51 1)  (813 289)  (813 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (52 4)  (814 292)  (814 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (16 8)  (778 296)  (778 296)  routing T_15_18.sp4_v_t_12 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (780 296)  (780 296)  routing T_15_18.sp4_v_t_12 <X> T_15_18.lc_trk_g2_1
 (3 10)  (765 298)  (765 298)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_h_l_22
 (21 10)  (783 298)  (783 298)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 298)  (785 298)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g2_7
 (24 10)  (786 298)  (786 298)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g2_7
 (25 10)  (787 298)  (787 298)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g2_6
 (3 11)  (765 299)  (765 299)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_h_l_22
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 299)  (785 299)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g2_6
 (25 11)  (787 299)  (787 299)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g2_6
 (14 13)  (776 301)  (776 301)  routing T_15_18.sp4_r_v_b_40 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_16_18

 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (839 289)  (839 289)  routing T_16_18.sp12_h_l_17 <X> T_16_18.lc_trk_g0_2
 (25 1)  (841 289)  (841 289)  routing T_16_18.sp12_h_l_17 <X> T_16_18.lc_trk_g0_2
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (837 291)  (837 291)  routing T_16_18.sp4_r_v_b_31 <X> T_16_18.lc_trk_g0_7
 (27 10)  (843 298)  (843 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 298)  (851 298)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.input_2_5
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (41 10)  (857 298)  (857 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (47 10)  (863 298)  (863 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (10 11)  (826 299)  (826 299)  routing T_16_18.sp4_h_l_39 <X> T_16_18.sp4_v_t_42
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 299)  (844 299)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 299)  (846 299)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (851 299)  (851 299)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.input_2_5
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (40 11)  (856 299)  (856 299)  LC_5 Logic Functioning bit
 (42 11)  (858 299)  (858 299)  LC_5 Logic Functioning bit
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_17_18

 (11 2)  (885 290)  (885 290)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_t_39
 (22 2)  (896 290)  (896 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (897 290)  (897 290)  routing T_17_18.sp12_h_r_23 <X> T_17_18.lc_trk_g0_7
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (895 291)  (895 291)  routing T_17_18.sp12_h_r_23 <X> T_17_18.lc_trk_g0_7
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (897 292)  (897 292)  routing T_17_18.sp12_h_r_11 <X> T_17_18.lc_trk_g1_3
 (0 6)  (874 294)  (874 294)  routing T_17_18.glb_netwk_7 <X> T_17_18.glb2local_0
 (1 6)  (875 294)  (875 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (0 7)  (874 295)  (874 295)  routing T_17_18.glb_netwk_7 <X> T_17_18.glb2local_0
 (1 7)  (875 295)  (875 295)  routing T_17_18.glb_netwk_7 <X> T_17_18.glb2local_0
 (4 8)  (878 296)  (878 296)  routing T_17_18.sp4_h_l_43 <X> T_17_18.sp4_v_b_6
 (15 8)  (889 296)  (889 296)  routing T_17_18.sp4_v_t_28 <X> T_17_18.lc_trk_g2_1
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_v_t_28 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (899 296)  (899 296)  routing T_17_18.sp4_v_t_23 <X> T_17_18.lc_trk_g2_2
 (26 8)  (900 296)  (900 296)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (41 8)  (915 296)  (915 296)  LC_4 Logic Functioning bit
 (43 8)  (917 296)  (917 296)  LC_4 Logic Functioning bit
 (47 8)  (921 296)  (921 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (926 296)  (926 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (5 9)  (879 297)  (879 297)  routing T_17_18.sp4_h_l_43 <X> T_17_18.sp4_v_b_6
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (897 297)  (897 297)  routing T_17_18.sp4_v_t_23 <X> T_17_18.lc_trk_g2_2
 (25 9)  (899 297)  (899 297)  routing T_17_18.sp4_v_t_23 <X> T_17_18.lc_trk_g2_2
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (40 9)  (914 297)  (914 297)  LC_4 Logic Functioning bit
 (42 9)  (916 297)  (916 297)  LC_4 Logic Functioning bit
 (4 10)  (878 298)  (878 298)  routing T_17_18.sp4_v_b_6 <X> T_17_18.sp4_v_t_43
 (14 10)  (888 298)  (888 298)  routing T_17_18.sp4_v_b_36 <X> T_17_18.lc_trk_g2_4
 (14 11)  (888 299)  (888 299)  routing T_17_18.sp4_v_b_36 <X> T_17_18.lc_trk_g2_4
 (16 11)  (890 299)  (890 299)  routing T_17_18.sp4_v_b_36 <X> T_17_18.lc_trk_g2_4
 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 12)  (900 300)  (900 300)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 300)  (904 300)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 300)  (907 300)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (41 12)  (915 300)  (915 300)  LC_6 Logic Functioning bit
 (43 12)  (917 300)  (917 300)  LC_6 Logic Functioning bit
 (28 13)  (902 301)  (902 301)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 301)  (904 301)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (37 13)  (911 301)  (911 301)  LC_6 Logic Functioning bit
 (39 13)  (913 301)  (913 301)  LC_6 Logic Functioning bit
 (41 13)  (915 301)  (915 301)  LC_6 Logic Functioning bit
 (43 13)  (917 301)  (917 301)  LC_6 Logic Functioning bit
 (52 13)  (926 301)  (926 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (28 14)  (902 302)  (902 302)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 302)  (908 302)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (37 14)  (911 302)  (911 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (39 14)  (913 302)  (913 302)  LC_7 Logic Functioning bit
 (41 14)  (915 302)  (915 302)  LC_7 Logic Functioning bit
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (47 14)  (921 302)  (921 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (902 303)  (902 303)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 303)  (904 303)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 303)  (905 303)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 303)  (910 303)  LC_7 Logic Functioning bit
 (38 15)  (912 303)  (912 303)  LC_7 Logic Functioning bit


RAM_Tile_25_18

 (3 9)  (1309 297)  (1309 297)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_b_1


LogicTile_26_18

 (3 15)  (1351 303)  (1351 303)  routing T_26_18.sp12_h_l_22 <X> T_26_18.sp12_v_t_22


LogicTile_27_18

 (2 12)  (1404 300)  (1404 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_18

 (8 8)  (1572 296)  (1572 296)  routing T_30_18.sp4_h_l_46 <X> T_30_18.sp4_h_r_7
 (10 8)  (1574 296)  (1574 296)  routing T_30_18.sp4_h_l_46 <X> T_30_18.sp4_h_r_7


IO_Tile_33_18

 (14 1)  (1740 289)  (1740 289)  routing T_33_18.span4_vert_t_12 <X> T_33_18.span4_vert_b_0
 (13 3)  (1739 291)  (1739 291)  routing T_33_18.span4_horz_31 <X> T_33_18.span4_vert_b_1


IO_Tile_0_17

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (12 282)  (12 282)  routing T_0_17.span4_horz_43 <X> T_0_17.lc_trk_g1_3
 (6 10)  (11 282)  (11 282)  routing T_0_17.span4_horz_43 <X> T_0_17.lc_trk_g1_3
 (7 10)  (10 282)  (10 282)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (9 282)  (9 282)  routing T_0_17.span4_horz_43 <X> T_0_17.lc_trk_g1_3
 (11 10)  (6 282)  (6 282)  routing T_0_17.lc_trk_g1_3 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (8 11)  (9 283)  (9 283)  routing T_0_17.span4_horz_43 <X> T_0_17.lc_trk_g1_3
 (10 11)  (7 283)  (7 283)  routing T_0_17.lc_trk_g1_3 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (11 13)  (6 285)  (6 285)  routing T_0_17.span4_vert_t_15 <X> T_0_17.span4_horz_43
 (13 13)  (4 285)  (4 285)  routing T_0_17.span4_horz_43 <X> T_0_17.span4_vert_b_3
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_7_17

 (11 4)  (353 276)  (353 276)  routing T_7_17.sp4_v_t_44 <X> T_7_17.sp4_v_b_5
 (13 4)  (355 276)  (355 276)  routing T_7_17.sp4_v_t_44 <X> T_7_17.sp4_v_b_5
 (5 12)  (347 284)  (347 284)  routing T_7_17.sp4_v_b_3 <X> T_7_17.sp4_h_r_9
 (4 13)  (346 285)  (346 285)  routing T_7_17.sp4_v_b_3 <X> T_7_17.sp4_h_r_9
 (6 13)  (348 285)  (348 285)  routing T_7_17.sp4_v_b_3 <X> T_7_17.sp4_h_r_9


RAM_Tile_8_17

 (3 6)  (399 278)  (399 278)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_v_t_23


LogicTile_9_17

 (17 2)  (455 274)  (455 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (456 275)  (456 275)  routing T_9_17.sp4_r_v_b_29 <X> T_9_17.lc_trk_g0_5
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (461 278)  (461 278)  routing T_9_17.sp12_h_r_23 <X> T_9_17.lc_trk_g1_7
 (21 7)  (459 279)  (459 279)  routing T_9_17.sp12_h_r_23 <X> T_9_17.lc_trk_g1_7
 (15 8)  (453 280)  (453 280)  routing T_9_17.sp4_h_r_33 <X> T_9_17.lc_trk_g2_1
 (16 8)  (454 280)  (454 280)  routing T_9_17.sp4_h_r_33 <X> T_9_17.lc_trk_g2_1
 (17 8)  (455 280)  (455 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (456 280)  (456 280)  routing T_9_17.sp4_h_r_33 <X> T_9_17.lc_trk_g2_1
 (16 12)  (454 284)  (454 284)  routing T_9_17.sp4_v_b_33 <X> T_9_17.lc_trk_g3_1
 (17 12)  (455 284)  (455 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 284)  (456 284)  routing T_9_17.sp4_v_b_33 <X> T_9_17.lc_trk_g3_1
 (18 13)  (456 285)  (456 285)  routing T_9_17.sp4_v_b_33 <X> T_9_17.lc_trk_g3_1
 (27 14)  (465 286)  (465 286)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 286)  (466 286)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 286)  (469 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 286)  (472 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 286)  (473 286)  routing T_9_17.lc_trk_g0_5 <X> T_9_17.input_2_7
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (37 14)  (475 286)  (475 286)  LC_7 Logic Functioning bit
 (38 14)  (476 286)  (476 286)  LC_7 Logic Functioning bit
 (39 14)  (477 286)  (477 286)  LC_7 Logic Functioning bit
 (47 14)  (485 286)  (485 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (466 287)  (466 287)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 287)  (469 287)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 287)  (470 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (474 287)  (474 287)  LC_7 Logic Functioning bit
 (37 15)  (475 287)  (475 287)  LC_7 Logic Functioning bit
 (38 15)  (476 287)  (476 287)  LC_7 Logic Functioning bit
 (42 15)  (480 287)  (480 287)  LC_7 Logic Functioning bit


LogicTile_11_17

 (11 2)  (557 274)  (557 274)  routing T_11_17.sp4_h_l_44 <X> T_11_17.sp4_v_t_39


LogicTile_14_17

 (3 6)  (711 278)  (711 278)  routing T_14_17.sp12_v_b_0 <X> T_14_17.sp12_v_t_23


LogicTile_15_17

 (8 1)  (770 273)  (770 273)  routing T_15_17.sp4_v_t_47 <X> T_15_17.sp4_v_b_1
 (10 1)  (772 273)  (772 273)  routing T_15_17.sp4_v_t_47 <X> T_15_17.sp4_v_b_1


LogicTile_18_17

 (3 13)  (931 285)  (931 285)  routing T_18_17.sp12_h_l_22 <X> T_18_17.sp12_h_r_1


LogicTile_30_17

 (3 9)  (1567 281)  (1567 281)  routing T_30_17.sp12_h_l_22 <X> T_30_17.sp12_v_b_1


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_5 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g1_5 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (5 12)  (1731 284)  (1731 284)  routing T_33_17.span4_vert_b_5 <X> T_33_17.lc_trk_g1_5
 (7 12)  (1733 284)  (1733 284)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 285)  (1734 285)  routing T_33_17.span4_vert_b_5 <X> T_33_17.lc_trk_g1_5


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (4 2)  (13 258)  (13 258)  routing T_0_16.span4_horz_2 <X> T_0_16.lc_trk_g0_2
 (12 2)  (5 258)  (5 258)  routing T_0_16.span4_horz_31 <X> T_0_16.span4_vert_t_13
 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (6 3)  (11 259)  (11 259)  routing T_0_16.span4_horz_2 <X> T_0_16.lc_trk_g0_2
 (7 3)  (10 259)  (10 259)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_2 lc_trk_g0_2
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (5 4)  (12 260)  (12 260)  routing T_0_16.span12_horz_5 <X> T_0_16.lc_trk_g0_5
 (7 4)  (10 260)  (10 260)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (9 260)  (9 260)  routing T_0_16.span12_horz_5 <X> T_0_16.lc_trk_g0_5
 (10 4)  (7 260)  (7 260)  routing T_0_16.lc_trk_g0_5 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (8 5)  (9 261)  (9 261)  routing T_0_16.span12_horz_5 <X> T_0_16.lc_trk_g0_5
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g0_2 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 268)  (13 268)  routing T_0_16.span12_horz_4 <X> T_0_16.lc_trk_g1_4
 (4 13)  (13 269)  (13 269)  routing T_0_16.span12_horz_4 <X> T_0_16.lc_trk_g1_4
 (5 13)  (12 269)  (12 269)  routing T_0_16.span12_horz_4 <X> T_0_16.lc_trk_g1_4
 (7 13)  (10 269)  (10 269)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_4 lc_trk_g1_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_2_16

 (8 10)  (80 266)  (80 266)  routing T_2_16.sp4_h_r_7 <X> T_2_16.sp4_h_l_42


LogicTile_4_16

 (12 2)  (192 258)  (192 258)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_l_39
 (4 6)  (184 262)  (184 262)  routing T_4_16.sp4_h_r_9 <X> T_4_16.sp4_v_t_38
 (6 6)  (186 262)  (186 262)  routing T_4_16.sp4_h_r_9 <X> T_4_16.sp4_v_t_38
 (5 7)  (185 263)  (185 263)  routing T_4_16.sp4_h_r_9 <X> T_4_16.sp4_v_t_38
 (2 12)  (182 268)  (182 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_6_16

 (3 2)  (291 258)  (291 258)  routing T_6_16.sp12_v_t_23 <X> T_6_16.sp12_h_l_23
 (19 6)  (307 262)  (307 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (8 10)  (296 266)  (296 266)  routing T_6_16.sp4_h_r_11 <X> T_6_16.sp4_h_l_42
 (10 10)  (298 266)  (298 266)  routing T_6_16.sp4_h_r_11 <X> T_6_16.sp4_h_l_42


LogicTile_7_16

 (19 3)  (361 259)  (361 259)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (11 4)  (353 260)  (353 260)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_v_b_5
 (13 4)  (355 260)  (355 260)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_v_b_5
 (12 5)  (354 261)  (354 261)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_v_b_5
 (15 5)  (357 261)  (357 261)  routing T_7_16.sp4_v_t_5 <X> T_7_16.lc_trk_g1_0
 (16 5)  (358 261)  (358 261)  routing T_7_16.sp4_v_t_5 <X> T_7_16.lc_trk_g1_0
 (17 5)  (359 261)  (359 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 6)  (363 262)  (363 262)  routing T_7_16.sp12_h_l_4 <X> T_7_16.lc_trk_g1_7
 (22 6)  (364 262)  (364 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 262)  (366 262)  routing T_7_16.sp12_h_l_4 <X> T_7_16.lc_trk_g1_7
 (27 6)  (369 262)  (369 262)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 262)  (370 262)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 262)  (371 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 262)  (372 262)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 262)  (373 262)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 262)  (374 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 262)  (375 262)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 262)  (376 262)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 262)  (377 262)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.input_2_3
 (36 6)  (378 262)  (378 262)  LC_3 Logic Functioning bit
 (37 6)  (379 262)  (379 262)  LC_3 Logic Functioning bit
 (38 6)  (380 262)  (380 262)  LC_3 Logic Functioning bit
 (41 6)  (383 262)  (383 262)  LC_3 Logic Functioning bit
 (43 6)  (385 262)  (385 262)  LC_3 Logic Functioning bit
 (46 6)  (388 262)  (388 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (357 263)  (357 263)  routing T_7_16.sp4_v_t_9 <X> T_7_16.lc_trk_g1_4
 (16 7)  (358 263)  (358 263)  routing T_7_16.sp4_v_t_9 <X> T_7_16.lc_trk_g1_4
 (17 7)  (359 263)  (359 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (363 263)  (363 263)  routing T_7_16.sp12_h_l_4 <X> T_7_16.lc_trk_g1_7
 (27 7)  (369 263)  (369 263)  routing T_7_16.lc_trk_g1_0 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 263)  (371 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 263)  (372 263)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 263)  (374 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (376 263)  (376 263)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.input_2_3
 (36 7)  (378 263)  (378 263)  LC_3 Logic Functioning bit
 (41 7)  (383 263)  (383 263)  LC_3 Logic Functioning bit
 (43 7)  (385 263)  (385 263)  LC_3 Logic Functioning bit
 (26 12)  (368 268)  (368 268)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 268)  (369 268)  routing T_7_16.lc_trk_g1_0 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 268)  (371 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 268)  (373 268)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 268)  (374 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 268)  (375 268)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 268)  (376 268)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 268)  (377 268)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.input_2_6
 (36 12)  (378 268)  (378 268)  LC_6 Logic Functioning bit
 (37 12)  (379 268)  (379 268)  LC_6 Logic Functioning bit
 (42 12)  (384 268)  (384 268)  LC_6 Logic Functioning bit
 (43 12)  (385 268)  (385 268)  LC_6 Logic Functioning bit
 (27 13)  (369 269)  (369 269)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 269)  (370 269)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 269)  (371 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 269)  (373 269)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 269)  (374 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (376 269)  (376 269)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.input_2_6
 (35 13)  (377 269)  (377 269)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.input_2_6
 (36 13)  (378 269)  (378 269)  LC_6 Logic Functioning bit
 (37 13)  (379 269)  (379 269)  LC_6 Logic Functioning bit
 (39 13)  (381 269)  (381 269)  LC_6 Logic Functioning bit
 (43 13)  (385 269)  (385 269)  LC_6 Logic Functioning bit
 (47 13)  (389 269)  (389 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (15 14)  (357 270)  (357 270)  routing T_7_16.sp12_v_t_2 <X> T_7_16.lc_trk_g3_5
 (17 14)  (359 270)  (359 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (360 270)  (360 270)  routing T_7_16.sp12_v_t_2 <X> T_7_16.lc_trk_g3_5
 (22 14)  (364 270)  (364 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (367 270)  (367 270)  routing T_7_16.sp4_v_b_38 <X> T_7_16.lc_trk_g3_6
 (18 15)  (360 271)  (360 271)  routing T_7_16.sp12_v_t_2 <X> T_7_16.lc_trk_g3_5
 (22 15)  (364 271)  (364 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (365 271)  (365 271)  routing T_7_16.sp4_v_b_38 <X> T_7_16.lc_trk_g3_6
 (25 15)  (367 271)  (367 271)  routing T_7_16.sp4_v_b_38 <X> T_7_16.lc_trk_g3_6


RAM_Tile_8_16

 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0
 (19 10)  (415 266)  (415 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10


LogicTile_10_16

 (3 2)  (495 258)  (495 258)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_h_l_23
 (3 3)  (495 259)  (495 259)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_h_l_23
 (3 8)  (495 264)  (495 264)  routing T_10_16.sp12_v_t_22 <X> T_10_16.sp12_v_b_1
 (3 10)  (495 266)  (495 266)  routing T_10_16.sp12_v_t_22 <X> T_10_16.sp12_h_l_22


LogicTile_11_16

 (3 12)  (549 268)  (549 268)  routing T_11_16.sp12_v_t_22 <X> T_11_16.sp12_h_r_1


LogicTile_12_16

 (13 8)  (613 264)  (613 264)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_v_b_8


LogicTile_15_16

 (3 4)  (765 260)  (765 260)  routing T_15_16.sp12_v_t_23 <X> T_15_16.sp12_h_r_0


LogicTile_16_16

 (3 2)  (819 258)  (819 258)  routing T_16_16.sp12_h_r_0 <X> T_16_16.sp12_h_l_23
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (3 3)  (819 259)  (819 259)  routing T_16_16.sp12_h_r_0 <X> T_16_16.sp12_h_l_23
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (39 4)  (855 260)  (855 260)  LC_2 Logic Functioning bit
 (47 4)  (863 260)  (863 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (867 260)  (867 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (14 5)  (830 261)  (830 261)  routing T_16_16.sp12_h_r_16 <X> T_16_16.lc_trk_g1_0
 (16 5)  (832 261)  (832 261)  routing T_16_16.sp12_h_r_16 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (26 6)  (842 262)  (842 262)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (42 6)  (858 262)  (858 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (51 6)  (867 262)  (867 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (838 263)  (838 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (841 263)  (841 263)  routing T_16_16.sp4_r_v_b_30 <X> T_16_16.lc_trk_g1_6
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 263)  (848 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (850 263)  (850 263)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.input_2_3
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (0 8)  (816 264)  (816 264)  routing T_16_16.glb_netwk_2 <X> T_16_16.glb2local_1
 (1 8)  (817 264)  (817 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (14 11)  (830 267)  (830 267)  routing T_16_16.sp4_r_v_b_36 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (3 12)  (819 268)  (819 268)  routing T_16_16.sp12_v_t_22 <X> T_16_16.sp12_h_r_1
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 270)  (839 270)  routing T_16_16.sp12_v_b_23 <X> T_16_16.lc_trk_g3_7
 (21 15)  (837 271)  (837 271)  routing T_16_16.sp12_v_b_23 <X> T_16_16.lc_trk_g3_7


LogicTile_17_16

 (8 11)  (882 267)  (882 267)  routing T_17_16.sp4_h_r_1 <X> T_17_16.sp4_v_t_42
 (9 11)  (883 267)  (883 267)  routing T_17_16.sp4_h_r_1 <X> T_17_16.sp4_v_t_42
 (10 11)  (884 267)  (884 267)  routing T_17_16.sp4_h_r_1 <X> T_17_16.sp4_v_t_42


LogicTile_18_16

 (19 13)  (947 269)  (947 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_16

 (3 5)  (1147 261)  (1147 261)  routing T_22_16.sp12_h_l_23 <X> T_22_16.sp12_h_r_0


LogicTile_23_16

 (3 13)  (1201 269)  (1201 269)  routing T_23_16.sp12_h_l_22 <X> T_23_16.sp12_h_r_1


LogicTile_27_16

 (3 5)  (1405 261)  (1405 261)  routing T_27_16.sp12_h_l_23 <X> T_27_16.sp12_h_r_0
 (2 14)  (1404 270)  (1404 270)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 6)  (1459 262)  (1459 262)  routing T_28_16.sp12_v_b_0 <X> T_28_16.sp12_v_t_23


LogicTile_30_16

 (9 0)  (1573 256)  (1573 256)  routing T_30_16.sp4_h_l_47 <X> T_30_16.sp4_h_r_1
 (10 0)  (1574 256)  (1574 256)  routing T_30_16.sp4_h_l_47 <X> T_30_16.sp4_h_r_1
 (3 3)  (1567 259)  (1567 259)  routing T_30_16.sp12_v_b_0 <X> T_30_16.sp12_h_l_23
 (2 6)  (1566 262)  (1566 262)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (13 1)  (1739 257)  (1739 257)  routing T_33_16.span4_horz_25 <X> T_33_16.span4_vert_b_0
 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (11 4)  (1737 260)  (1737 260)  routing T_33_16.lc_trk_g1_0 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 260)  (1738 260)  routing T_33_16.lc_trk_g1_3 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g1_3 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (4 8)  (1730 264)  (1730 264)  routing T_33_16.span4_vert_b_8 <X> T_33_16.lc_trk_g1_0
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (5 9)  (1731 265)  (1731 265)  routing T_33_16.span4_vert_b_8 <X> T_33_16.lc_trk_g1_0
 (7 9)  (1733 265)  (1733 265)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (6 10)  (1732 266)  (1732 266)  routing T_33_16.span12_horz_11 <X> T_33_16.lc_trk_g1_3
 (7 10)  (1733 266)  (1733 266)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_11 lc_trk_g1_3
 (12 10)  (1738 266)  (1738 266)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 269)  (1730 269)  routing T_33_16.span12_horz_20 <X> T_33_16.lc_trk_g1_4
 (6 13)  (1732 269)  (1732 269)  routing T_33_16.span12_horz_20 <X> T_33_16.lc_trk_g1_4
 (7 13)  (1733 269)  (1733 269)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_20 lc_trk_g1_4
 (13 13)  (1739 269)  (1739 269)  routing T_33_16.span4_horz_43 <X> T_33_16.span4_vert_b_3
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit


LogicTile_1_15

 (8 11)  (26 251)  (26 251)  routing T_1_15.sp4_h_r_1 <X> T_1_15.sp4_v_t_42
 (9 11)  (27 251)  (27 251)  routing T_1_15.sp4_h_r_1 <X> T_1_15.sp4_v_t_42
 (10 11)  (28 251)  (28 251)  routing T_1_15.sp4_h_r_1 <X> T_1_15.sp4_v_t_42


LogicTile_2_15

 (19 13)  (91 253)  (91 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_4_15

 (19 2)  (199 242)  (199 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_6_15

 (3 0)  (291 240)  (291 240)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_v_b_0


LogicTile_7_15

 (4 6)  (346 246)  (346 246)  routing T_7_15.sp4_h_r_3 <X> T_7_15.sp4_v_t_38
 (5 7)  (347 247)  (347 247)  routing T_7_15.sp4_h_r_3 <X> T_7_15.sp4_v_t_38


RAM_Tile_8_15

 (3 6)  (399 246)  (399 246)  routing T_8_15.sp12_h_r_0 <X> T_8_15.sp12_v_t_23
 (3 7)  (399 247)  (399 247)  routing T_8_15.sp12_h_r_0 <X> T_8_15.sp12_v_t_23
 (19 15)  (415 255)  (415 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_14_15

 (3 2)  (711 242)  (711 242)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (3 3)  (711 243)  (711 243)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (3 6)  (711 246)  (711 246)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23
 (3 7)  (711 247)  (711 247)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23


LogicTile_18_15

 (5 0)  (933 240)  (933 240)  routing T_18_15.sp4_v_t_37 <X> T_18_15.sp4_h_r_0
 (3 3)  (931 243)  (931 243)  routing T_18_15.sp12_v_b_0 <X> T_18_15.sp12_h_l_23


LogicTile_20_15

 (3 2)  (1039 242)  (1039 242)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_h_l_23
 (3 3)  (1039 243)  (1039 243)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_h_l_23


LogicTile_22_15

 (11 9)  (1155 249)  (1155 249)  routing T_22_15.sp4_h_l_37 <X> T_22_15.sp4_h_r_8
 (13 9)  (1157 249)  (1157 249)  routing T_22_15.sp4_h_l_37 <X> T_22_15.sp4_h_r_8


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (12 12)  (1360 252)  (1360 252)  routing T_26_15.sp4_h_l_45 <X> T_26_15.sp4_h_r_11
 (13 13)  (1361 253)  (1361 253)  routing T_26_15.sp4_h_l_45 <X> T_26_15.sp4_h_r_11


LogicTile_30_15

 (11 13)  (1575 253)  (1575 253)  routing T_30_15.sp4_h_l_46 <X> T_30_15.sp4_h_r_11


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (4 4)  (1730 244)  (1730 244)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (10 4)  (1736 244)  (1736 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 244)  (1737 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 244)  (1738 244)  routing T_33_15.lc_trk_g1_3 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (5 5)  (1731 245)  (1731 245)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (7 5)  (1733 245)  (1733 245)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 245)  (1738 245)  routing T_33_15.lc_trk_g1_3 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 246)  (1731 246)  routing T_33_15.span4_vert_b_7 <X> T_33_15.lc_trk_g0_7
 (7 6)  (1733 246)  (1733 246)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 247)  (1734 247)  routing T_33_15.span4_vert_b_7 <X> T_33_15.lc_trk_g0_7
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 250)  (1731 250)  routing T_33_15.span4_horz_35 <X> T_33_15.lc_trk_g1_3
 (6 10)  (1732 250)  (1732 250)  routing T_33_15.span4_horz_35 <X> T_33_15.lc_trk_g1_3
 (7 10)  (1733 250)  (1733 250)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (1734 250)  (1734 250)  routing T_33_15.span4_horz_35 <X> T_33_15.lc_trk_g1_3
 (10 10)  (1736 250)  (1736 250)  routing T_33_15.lc_trk_g0_4 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 250)  (1739 250)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 251)  (1738 251)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 252)  (1730 252)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (5 13)  (1731 253)  (1731 253)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (7 13)  (1733 253)  (1733 253)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_2_14

 (3 6)  (75 230)  (75 230)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23
 (3 7)  (75 231)  (75 231)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23


RAM_Tile_8_14

 (3 6)  (399 230)  (399 230)  routing T_8_14.sp12_v_b_0 <X> T_8_14.sp12_v_t_23


LogicTile_12_14

 (13 2)  (613 226)  (613 226)  routing T_12_14.sp4_v_b_2 <X> T_12_14.sp4_v_t_39


LogicTile_13_14

 (11 4)  (665 228)  (665 228)  routing T_13_14.sp4_v_t_39 <X> T_13_14.sp4_v_b_5
 (12 5)  (666 229)  (666 229)  routing T_13_14.sp4_v_t_39 <X> T_13_14.sp4_v_b_5


LogicTile_14_14

 (3 2)  (711 226)  (711 226)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 3)  (711 227)  (711 227)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23


LogicTile_18_14

 (3 6)  (931 230)  (931 230)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_v_t_23
 (3 7)  (931 231)  (931 231)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_v_t_23


LogicTile_22_14

 (3 6)  (1147 230)  (1147 230)  routing T_22_14.sp12_v_b_0 <X> T_22_14.sp12_v_t_23


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (14 0)  (1740 224)  (1740 224)  routing T_33_14.span4_vert_t_12 <X> T_33_14.span4_horz_1
 (14 1)  (1740 225)  (1740 225)  routing T_33_14.span4_vert_t_12 <X> T_33_14.span4_vert_b_0
 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 232)  (1730 232)  routing T_33_14.span4_vert_b_8 <X> T_33_14.lc_trk_g1_0
 (6 8)  (1732 232)  (1732 232)  routing T_33_14.span4_horz_1 <X> T_33_14.lc_trk_g1_1
 (7 8)  (1733 232)  (1733 232)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 232)  (1734 232)  routing T_33_14.span4_horz_1 <X> T_33_14.lc_trk_g1_1
 (5 9)  (1731 233)  (1731 233)  routing T_33_14.span4_vert_b_8 <X> T_33_14.lc_trk_g1_0
 (7 9)  (1733 233)  (1733 233)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 234)  (1737 234)  routing T_33_14.lc_trk_g1_1 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 234)  (1738 234)  routing T_33_14.lc_trk_g1_0 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (14 13)  (3 221)  (3 221)  routing T_0_13.span4_vert_t_15 <X> T_0_13.span4_vert_b_3


LogicTile_5_13

 (3 4)  (237 212)  (237 212)  routing T_5_13.sp12_v_t_23 <X> T_5_13.sp12_h_r_0


LogicTile_6_13

 (13 13)  (301 221)  (301 221)  routing T_6_13.sp4_v_t_43 <X> T_6_13.sp4_h_r_11


LogicTile_7_13

 (4 14)  (346 222)  (346 222)  routing T_7_13.sp4_h_r_3 <X> T_7_13.sp4_v_t_44
 (6 14)  (348 222)  (348 222)  routing T_7_13.sp4_h_r_3 <X> T_7_13.sp4_v_t_44
 (5 15)  (347 223)  (347 223)  routing T_7_13.sp4_h_r_3 <X> T_7_13.sp4_v_t_44


RAM_Tile_8_13

 (19 15)  (415 223)  (415 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_10_13

 (11 13)  (503 221)  (503 221)  routing T_10_13.sp4_h_l_46 <X> T_10_13.sp4_h_r_11


LogicTile_12_13

 (19 2)  (619 210)  (619 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 4)  (619 212)  (619 212)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_13_13

 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (2 8)  (656 216)  (656 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (680 216)  (680 216)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 216)  (681 216)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 216)  (682 216)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 216)  (685 216)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 216)  (687 216)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (39 8)  (693 216)  (693 216)  LC_4 Logic Functioning bit
 (52 8)  (706 216)  (706 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (680 217)  (680 217)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 217)  (681 217)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 217)  (684 217)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 217)  (686 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (39 9)  (693 217)  (693 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 222)  (677 222)  routing T_13_13.sp4_h_r_31 <X> T_13_13.lc_trk_g3_7
 (24 14)  (678 222)  (678 222)  routing T_13_13.sp4_h_r_31 <X> T_13_13.lc_trk_g3_7
 (25 14)  (679 222)  (679 222)  routing T_13_13.sp4_h_r_46 <X> T_13_13.lc_trk_g3_6
 (15 15)  (669 223)  (669 223)  routing T_13_13.sp4_v_t_33 <X> T_13_13.lc_trk_g3_4
 (16 15)  (670 223)  (670 223)  routing T_13_13.sp4_v_t_33 <X> T_13_13.lc_trk_g3_4
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (675 223)  (675 223)  routing T_13_13.sp4_h_r_31 <X> T_13_13.lc_trk_g3_7
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 223)  (677 223)  routing T_13_13.sp4_h_r_46 <X> T_13_13.lc_trk_g3_6
 (24 15)  (678 223)  (678 223)  routing T_13_13.sp4_h_r_46 <X> T_13_13.lc_trk_g3_6
 (25 15)  (679 223)  (679 223)  routing T_13_13.sp4_h_r_46 <X> T_13_13.lc_trk_g3_6


LogicTile_15_13

 (8 10)  (770 218)  (770 218)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_42
 (9 10)  (771 218)  (771 218)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_42
 (10 10)  (772 218)  (772 218)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_42
 (4 12)  (766 220)  (766 220)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_v_b_9
 (6 12)  (768 220)  (768 220)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_v_b_9


LogicTile_16_13

 (4 4)  (820 212)  (820 212)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_3
 (6 4)  (822 212)  (822 212)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_3
 (5 5)  (821 213)  (821 213)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_3


LogicTile_18_13

 (3 3)  (931 211)  (931 211)  routing T_18_13.sp12_v_b_0 <X> T_18_13.sp12_h_l_23


LogicTile_24_13

 (3 6)  (1255 214)  (1255 214)  routing T_24_13.sp12_v_b_0 <X> T_24_13.sp12_v_t_23


LogicTile_30_13

 (19 5)  (1583 213)  (1583 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (5 4)  (12 196)  (12 196)  routing T_0_12.span12_horz_5 <X> T_0_12.lc_trk_g0_5
 (7 4)  (10 196)  (10 196)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (9 196)  (9 196)  routing T_0_12.span12_horz_5 <X> T_0_12.lc_trk_g0_5
 (10 4)  (7 196)  (7 196)  routing T_0_12.lc_trk_g0_5 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (5 5)  (12 197)  (12 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (8 5)  (9 197)  (9 197)  routing T_0_12.span12_horz_5 <X> T_0_12.lc_trk_g0_5
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 200)  (1 200)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 202)  (7 202)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 202)  (6 202)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 202)  (5 202)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 204)  (12 204)  routing T_0_12.span12_horz_5 <X> T_0_12.lc_trk_g1_5
 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_5 lc_trk_g1_5
 (8 12)  (9 204)  (9 204)  routing T_0_12.span12_horz_5 <X> T_0_12.lc_trk_g1_5
 (8 13)  (9 205)  (9 205)  routing T_0_12.span12_horz_5 <X> T_0_12.lc_trk_g1_5
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit
 (4 15)  (13 207)  (13 207)  routing T_0_12.span4_vert_b_6 <X> T_0_12.lc_trk_g1_6
 (5 15)  (12 207)  (12 207)  routing T_0_12.span4_vert_b_6 <X> T_0_12.lc_trk_g1_6
 (7 15)  (10 207)  (10 207)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_2_12

 (3 5)  (75 197)  (75 197)  routing T_2_12.sp12_h_l_23 <X> T_2_12.sp12_h_r_0


LogicTile_7_12

 (11 8)  (353 200)  (353 200)  routing T_7_12.sp4_v_t_40 <X> T_7_12.sp4_v_b_8
 (12 9)  (354 201)  (354 201)  routing T_7_12.sp4_v_t_40 <X> T_7_12.sp4_v_b_8


RAM_Tile_8_12

 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0


LogicTile_10_12

 (2 8)  (494 200)  (494 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 10)  (495 202)  (495 202)  routing T_10_12.sp12_v_t_22 <X> T_10_12.sp12_h_l_22


LogicTile_11_12

 (16 4)  (562 196)  (562 196)  routing T_11_12.sp12_h_l_14 <X> T_11_12.lc_trk_g1_1
 (17 4)  (563 196)  (563 196)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (18 5)  (564 197)  (564 197)  routing T_11_12.sp12_h_l_14 <X> T_11_12.lc_trk_g1_1
 (14 7)  (560 199)  (560 199)  routing T_11_12.sp4_r_v_b_28 <X> T_11_12.lc_trk_g1_4
 (17 7)  (563 199)  (563 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (15 11)  (561 203)  (561 203)  routing T_11_12.sp4_v_t_33 <X> T_11_12.lc_trk_g2_4
 (16 11)  (562 203)  (562 203)  routing T_11_12.sp4_v_t_33 <X> T_11_12.lc_trk_g2_4
 (17 11)  (563 203)  (563 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (25 12)  (571 204)  (571 204)  routing T_11_12.sp4_v_b_26 <X> T_11_12.lc_trk_g3_2
 (27 12)  (573 204)  (573 204)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 204)  (575 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 204)  (576 204)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 204)  (579 204)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 204)  (580 204)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 204)  (581 204)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.input_2_6
 (36 12)  (582 204)  (582 204)  LC_6 Logic Functioning bit
 (42 12)  (588 204)  (588 204)  LC_6 Logic Functioning bit
 (43 12)  (589 204)  (589 204)  LC_6 Logic Functioning bit
 (47 12)  (593 204)  (593 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (568 205)  (568 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (569 205)  (569 205)  routing T_11_12.sp4_v_b_26 <X> T_11_12.lc_trk_g3_2
 (27 13)  (573 205)  (573 205)  routing T_11_12.lc_trk_g1_1 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 205)  (575 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 205)  (577 205)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 205)  (578 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (579 205)  (579 205)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.input_2_6
 (36 13)  (582 205)  (582 205)  LC_6 Logic Functioning bit
 (37 13)  (583 205)  (583 205)  LC_6 Logic Functioning bit
 (38 13)  (584 205)  (584 205)  LC_6 Logic Functioning bit
 (42 13)  (588 205)  (588 205)  LC_6 Logic Functioning bit
 (43 13)  (589 205)  (589 205)  LC_6 Logic Functioning bit


LogicTile_12_12

 (10 0)  (610 192)  (610 192)  routing T_12_12.sp4_v_t_45 <X> T_12_12.sp4_h_r_1


LogicTile_13_12

 (5 15)  (659 207)  (659 207)  routing T_13_12.sp4_h_l_44 <X> T_13_12.sp4_v_t_44


LogicTile_15_12

 (26 0)  (788 192)  (788 192)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 192)  (790 192)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 192)  (795 192)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 192)  (796 192)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 192)  (797 192)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.input_2_0
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (37 0)  (799 192)  (799 192)  LC_0 Logic Functioning bit
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (43 0)  (805 192)  (805 192)  LC_0 Logic Functioning bit
 (47 0)  (809 192)  (809 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (789 193)  (789 193)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 193)  (790 193)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 193)  (793 193)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 193)  (795 193)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.input_2_0
 (35 1)  (797 193)  (797 193)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.input_2_0
 (37 1)  (799 193)  (799 193)  LC_0 Logic Functioning bit
 (40 1)  (802 193)  (802 193)  LC_0 Logic Functioning bit
 (42 1)  (804 193)  (804 193)  LC_0 Logic Functioning bit
 (28 2)  (790 194)  (790 194)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 194)  (792 194)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 194)  (793 194)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 194)  (796 194)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (38 2)  (800 194)  (800 194)  LC_1 Logic Functioning bit
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (52 2)  (814 194)  (814 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (790 195)  (790 195)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 195)  (793 195)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 195)  (794 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (795 195)  (795 195)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.input_2_1
 (34 3)  (796 195)  (796 195)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.input_2_1
 (35 3)  (797 195)  (797 195)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.input_2_1
 (36 3)  (798 195)  (798 195)  LC_1 Logic Functioning bit
 (37 3)  (799 195)  (799 195)  LC_1 Logic Functioning bit
 (38 3)  (800 195)  (800 195)  LC_1 Logic Functioning bit
 (39 3)  (801 195)  (801 195)  LC_1 Logic Functioning bit
 (43 3)  (805 195)  (805 195)  LC_1 Logic Functioning bit
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (785 198)  (785 198)  routing T_15_12.sp12_h_l_12 <X> T_15_12.lc_trk_g1_7
 (16 8)  (778 200)  (778 200)  routing T_15_12.sp12_v_t_14 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (18 9)  (780 201)  (780 201)  routing T_15_12.sp12_v_t_14 <X> T_15_12.lc_trk_g2_1
 (3 10)  (765 202)  (765 202)  routing T_15_12.sp12_v_t_22 <X> T_15_12.sp12_h_l_22
 (14 10)  (776 202)  (776 202)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g2_4
 (15 11)  (777 203)  (777 203)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g2_4
 (16 11)  (778 203)  (778 203)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (25 12)  (787 204)  (787 204)  routing T_15_12.sp4_v_b_26 <X> T_15_12.lc_trk_g3_2
 (22 13)  (784 205)  (784 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (785 205)  (785 205)  routing T_15_12.sp4_v_b_26 <X> T_15_12.lc_trk_g3_2
 (16 14)  (778 206)  (778 206)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 206)  (780 206)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5
 (18 15)  (780 207)  (780 207)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5


LogicTile_21_12

 (3 5)  (1093 197)  (1093 197)  routing T_21_12.sp12_h_l_23 <X> T_21_12.sp12_h_r_0


LogicTile_23_12

 (3 5)  (1201 197)  (1201 197)  routing T_23_12.sp12_h_l_23 <X> T_23_12.sp12_h_r_0


LogicTile_27_12

 (2 0)  (1404 192)  (1404 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (1404 196)  (1404 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_30_12

 (13 4)  (1577 196)  (1577 196)  routing T_30_12.sp4_h_l_40 <X> T_30_12.sp4_v_b_5
 (12 5)  (1576 197)  (1576 197)  routing T_30_12.sp4_h_l_40 <X> T_30_12.sp4_v_b_5
 (8 9)  (1572 201)  (1572 201)  routing T_30_12.sp4_h_l_42 <X> T_30_12.sp4_v_b_7
 (9 9)  (1573 201)  (1573 201)  routing T_30_12.sp4_h_l_42 <X> T_30_12.sp4_v_b_7


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 178)  (12 178)  routing T_0_11.span4_vert_b_11 <X> T_0_11.lc_trk_g0_3
 (7 2)  (10 178)  (10 178)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 178)  (9 178)  routing T_0_11.span4_vert_b_11 <X> T_0_11.lc_trk_g0_3
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (10 5)  (7 181)  (7 181)  routing T_0_11.lc_trk_g0_3 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 186)  (12 186)  routing T_0_11.span4_vert_b_11 <X> T_0_11.lc_trk_g1_3
 (7 10)  (10 186)  (10 186)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 186)  (9 186)  routing T_0_11.span4_vert_b_11 <X> T_0_11.lc_trk_g1_3
 (11 10)  (6 186)  (6 186)  routing T_0_11.lc_trk_g1_3 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (10 11)  (7 187)  (7 187)  routing T_0_11.lc_trk_g1_3 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 189)  (13 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit
 (8 15)  (9 191)  (9 191)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


RAM_Tile_8_11

 (2 8)  (398 184)  (398 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_11_11

 (5 15)  (551 191)  (551 191)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_v_t_44


LogicTile_12_11

 (2 4)  (602 180)  (602 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_14_11

 (4 2)  (712 178)  (712 178)  routing T_14_11.sp4_v_b_0 <X> T_14_11.sp4_v_t_37
 (19 8)  (727 184)  (727 184)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 10)  (727 186)  (727 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_11

 (6 2)  (768 178)  (768 178)  routing T_15_11.sp4_h_l_42 <X> T_15_11.sp4_v_t_37


IO_Tile_0_10

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_3_10

 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_10

 (19 4)  (307 164)  (307 164)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_7_10

 (5 12)  (347 172)  (347 172)  routing T_7_10.sp4_v_b_3 <X> T_7_10.sp4_h_r_9
 (4 13)  (346 173)  (346 173)  routing T_7_10.sp4_v_b_3 <X> T_7_10.sp4_h_r_9
 (6 13)  (348 173)  (348 173)  routing T_7_10.sp4_v_b_3 <X> T_7_10.sp4_h_r_9
 (3 14)  (345 174)  (345 174)  routing T_7_10.sp12_v_b_1 <X> T_7_10.sp12_v_t_22


LogicTile_10_10

 (3 6)  (495 166)  (495 166)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_t_23
 (3 7)  (495 167)  (495 167)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_t_23


LogicTile_11_10

 (11 2)  (557 162)  (557 162)  routing T_11_10.sp4_h_l_44 <X> T_11_10.sp4_v_t_39
 (6 13)  (552 173)  (552 173)  routing T_11_10.sp4_h_l_44 <X> T_11_10.sp4_h_r_9


LogicTile_13_10

 (13 4)  (667 164)  (667 164)  routing T_13_10.sp4_v_t_40 <X> T_13_10.sp4_v_b_5


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23


LogicTile_15_10

 (11 2)  (773 162)  (773 162)  routing T_15_10.sp4_h_l_44 <X> T_15_10.sp4_v_t_39
 (19 11)  (781 171)  (781 171)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_17_10

 (3 0)  (877 160)  (877 160)  routing T_17_10.sp12_v_t_23 <X> T_17_10.sp12_v_b_0


LogicTile_22_10

 (3 2)  (1147 162)  (1147 162)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_h_l_23
 (3 3)  (1147 163)  (1147 163)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_h_l_23


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23


LogicTile_30_10

 (12 4)  (1576 164)  (1576 164)  routing T_30_10.sp4_v_t_40 <X> T_30_10.sp4_h_r_5


IO_Tile_33_10

 (14 0)  (1740 160)  (1740 160)  routing T_33_10.span4_vert_t_12 <X> T_33_10.span4_horz_1
 (13 1)  (1739 161)  (1739 161)  routing T_33_10.span4_horz_1 <X> T_33_10.span4_vert_b_0
 (14 1)  (1740 161)  (1740 161)  routing T_33_10.span4_horz_1 <X> T_33_10.span4_vert_b_0
 (5 4)  (1731 164)  (1731 164)  routing T_33_10.span4_horz_29 <X> T_33_10.lc_trk_g0_5
 (6 4)  (1732 164)  (1732 164)  routing T_33_10.span4_horz_29 <X> T_33_10.lc_trk_g0_5
 (7 4)  (1733 164)  (1733 164)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_29 lc_trk_g0_5
 (8 5)  (1734 165)  (1734 165)  routing T_33_10.span4_horz_29 <X> T_33_10.lc_trk_g0_5
 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 168)  (1732 168)  routing T_33_10.span4_horz_1 <X> T_33_10.lc_trk_g1_1
 (7 8)  (1733 168)  (1733 168)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 168)  (1734 168)  routing T_33_10.span4_horz_1 <X> T_33_10.lc_trk_g1_1
 (16 8)  (1742 168)  (1742 168)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 170)  (1737 170)  routing T_33_10.lc_trk_g1_1 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_5 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (11 0)  (6 144)  (6 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (12 0)  (5 144)  (5 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (11 6)  (6 150)  (6 150)  routing T_0_9.span4_horz_13 <X> T_0_9.span4_vert_t_14
 (12 6)  (5 150)  (5 150)  routing T_0_9.span4_horz_13 <X> T_0_9.span4_vert_t_14
 (14 13)  (3 157)  (3 157)  routing T_0_9.span4_vert_t_15 <X> T_0_9.span4_vert_b_3


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9

 (4 3)  (130 147)  (130 147)  routing T_3_9.sp4_v_b_7 <X> T_3_9.sp4_h_l_37


LogicTile_4_9

 (10 2)  (190 146)  (190 146)  routing T_4_9.sp4_v_b_8 <X> T_4_9.sp4_h_l_36


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9

 (21 0)  (363 144)  (363 144)  routing T_7_9.sp4_h_r_11 <X> T_7_9.lc_trk_g0_3
 (22 0)  (364 144)  (364 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (365 144)  (365 144)  routing T_7_9.sp4_h_r_11 <X> T_7_9.lc_trk_g0_3
 (24 0)  (366 144)  (366 144)  routing T_7_9.sp4_h_r_11 <X> T_7_9.lc_trk_g0_3
 (15 2)  (357 146)  (357 146)  routing T_7_9.sp4_v_b_21 <X> T_7_9.lc_trk_g0_5
 (16 2)  (358 146)  (358 146)  routing T_7_9.sp4_v_b_21 <X> T_7_9.lc_trk_g0_5
 (17 2)  (359 146)  (359 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 9)  (364 153)  (364 153)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (365 153)  (365 153)  routing T_7_9.sp12_v_b_18 <X> T_7_9.lc_trk_g2_2
 (25 9)  (367 153)  (367 153)  routing T_7_9.sp12_v_b_18 <X> T_7_9.lc_trk_g2_2
 (27 10)  (369 154)  (369 154)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 154)  (370 154)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 154)  (371 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 154)  (372 154)  routing T_7_9.lc_trk_g3_5 <X> T_7_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 154)  (374 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 154)  (375 154)  routing T_7_9.lc_trk_g2_2 <X> T_7_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 154)  (377 154)  routing T_7_9.lc_trk_g0_5 <X> T_7_9.input_2_5
 (36 10)  (378 154)  (378 154)  LC_5 Logic Functioning bit
 (42 10)  (384 154)  (384 154)  LC_5 Logic Functioning bit
 (43 10)  (385 154)  (385 154)  LC_5 Logic Functioning bit
 (52 10)  (394 154)  (394 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (368 155)  (368 155)  routing T_7_9.lc_trk_g0_3 <X> T_7_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 155)  (371 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 155)  (373 155)  routing T_7_9.lc_trk_g2_2 <X> T_7_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 155)  (374 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (378 155)  (378 155)  LC_5 Logic Functioning bit
 (37 11)  (379 155)  (379 155)  LC_5 Logic Functioning bit
 (38 11)  (380 155)  (380 155)  LC_5 Logic Functioning bit
 (42 11)  (384 155)  (384 155)  LC_5 Logic Functioning bit
 (43 11)  (385 155)  (385 155)  LC_5 Logic Functioning bit
 (15 14)  (357 158)  (357 158)  routing T_7_9.sp4_v_t_32 <X> T_7_9.lc_trk_g3_5
 (16 14)  (358 158)  (358 158)  routing T_7_9.sp4_v_t_32 <X> T_7_9.lc_trk_g3_5
 (17 14)  (359 158)  (359 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


RAM_Tile_8_9

 (3 6)  (399 150)  (399 150)  routing T_8_9.sp12_v_b_0 <X> T_8_9.sp12_v_t_23


LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (11 15)  (557 159)  (557 159)  routing T_11_9.sp4_h_r_3 <X> T_11_9.sp4_h_l_46
 (13 15)  (559 159)  (559 159)  routing T_11_9.sp4_h_r_3 <X> T_11_9.sp4_h_l_46


LogicTile_12_9

 (3 8)  (603 152)  (603 152)  routing T_12_9.sp12_v_t_22 <X> T_12_9.sp12_v_b_1


LogicTile_13_9

 (25 0)  (679 144)  (679 144)  routing T_13_9.sp4_v_b_2 <X> T_13_9.lc_trk_g0_2
 (26 0)  (680 144)  (680 144)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 144)  (682 144)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 144)  (683 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 144)  (685 144)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 144)  (686 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 144)  (690 144)  LC_0 Logic Functioning bit
 (38 0)  (692 144)  (692 144)  LC_0 Logic Functioning bit
 (39 0)  (693 144)  (693 144)  LC_0 Logic Functioning bit
 (47 0)  (701 144)  (701 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (671 145)  (671 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (676 145)  (676 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 145)  (677 145)  routing T_13_9.sp4_v_b_2 <X> T_13_9.lc_trk_g0_2
 (26 1)  (680 145)  (680 145)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 145)  (681 145)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 145)  (682 145)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 145)  (683 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 145)  (684 145)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 145)  (685 145)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 145)  (686 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 145)  (690 145)  LC_0 Logic Functioning bit
 (37 1)  (691 145)  (691 145)  LC_0 Logic Functioning bit
 (38 1)  (692 145)  (692 145)  LC_0 Logic Functioning bit
 (39 1)  (693 145)  (693 145)  LC_0 Logic Functioning bit
 (42 1)  (696 145)  (696 145)  LC_0 Logic Functioning bit
 (21 2)  (675 146)  (675 146)  routing T_13_9.sp4_v_b_15 <X> T_13_9.lc_trk_g0_7
 (22 2)  (676 146)  (676 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 146)  (677 146)  routing T_13_9.sp4_v_b_15 <X> T_13_9.lc_trk_g0_7
 (21 3)  (675 147)  (675 147)  routing T_13_9.sp4_v_b_15 <X> T_13_9.lc_trk_g0_7
 (14 5)  (668 149)  (668 149)  routing T_13_9.sp4_r_v_b_24 <X> T_13_9.lc_trk_g1_0
 (17 5)  (671 149)  (671 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 8)  (676 152)  (676 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 152)  (677 152)  routing T_13_9.sp4_h_r_27 <X> T_13_9.lc_trk_g2_3
 (24 8)  (678 152)  (678 152)  routing T_13_9.sp4_h_r_27 <X> T_13_9.lc_trk_g2_3
 (21 9)  (675 153)  (675 153)  routing T_13_9.sp4_h_r_27 <X> T_13_9.lc_trk_g2_3
 (27 10)  (681 154)  (681 154)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 154)  (682 154)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 154)  (683 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 154)  (684 154)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 154)  (686 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 154)  (690 154)  LC_5 Logic Functioning bit
 (38 10)  (692 154)  (692 154)  LC_5 Logic Functioning bit
 (39 10)  (693 154)  (693 154)  LC_5 Logic Functioning bit
 (52 10)  (706 154)  (706 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (680 155)  (680 155)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 155)  (682 155)  routing T_13_9.lc_trk_g2_3 <X> T_13_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 155)  (683 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 155)  (685 155)  routing T_13_9.lc_trk_g0_2 <X> T_13_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 155)  (686 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (688 155)  (688 155)  routing T_13_9.lc_trk_g1_0 <X> T_13_9.input_2_5
 (36 11)  (690 155)  (690 155)  LC_5 Logic Functioning bit
 (37 11)  (691 155)  (691 155)  LC_5 Logic Functioning bit
 (38 11)  (692 155)  (692 155)  LC_5 Logic Functioning bit
 (39 11)  (693 155)  (693 155)  LC_5 Logic Functioning bit
 (43 11)  (697 155)  (697 155)  LC_5 Logic Functioning bit
 (17 14)  (671 158)  (671 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (676 158)  (676 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (18 15)  (672 159)  (672 159)  routing T_13_9.sp4_r_v_b_45 <X> T_13_9.lc_trk_g3_5
 (21 15)  (675 159)  (675 159)  routing T_13_9.sp4_r_v_b_47 <X> T_13_9.lc_trk_g3_7


LogicTile_14_9



LogicTile_15_9

 (5 6)  (767 150)  (767 150)  routing T_15_9.sp4_v_t_44 <X> T_15_9.sp4_h_l_38
 (4 7)  (766 151)  (766 151)  routing T_15_9.sp4_v_t_44 <X> T_15_9.sp4_h_l_38
 (6 7)  (768 151)  (768 151)  routing T_15_9.sp4_v_t_44 <X> T_15_9.sp4_h_l_38
 (3 12)  (765 156)  (765 156)  routing T_15_9.sp12_v_t_22 <X> T_15_9.sp12_h_r_1


LogicTile_16_9

 (7 11)  (823 155)  (823 155)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9

 (3 5)  (1093 149)  (1093 149)  routing T_21_9.sp12_h_l_23 <X> T_21_9.sp12_h_r_0


LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9

 (2 14)  (1350 158)  (1350 158)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_9

 (2 4)  (1404 148)  (1404 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_28_9



LogicTile_29_9

 (8 5)  (1518 149)  (1518 149)  routing T_29_9.sp4_h_l_47 <X> T_29_9.sp4_v_b_4
 (9 5)  (1519 149)  (1519 149)  routing T_29_9.sp4_h_l_47 <X> T_29_9.sp4_v_b_4
 (10 5)  (1520 149)  (1520 149)  routing T_29_9.sp4_h_l_47 <X> T_29_9.sp4_v_b_4


LogicTile_30_9

 (8 8)  (1572 152)  (1572 152)  routing T_30_9.sp4_h_l_42 <X> T_30_9.sp4_h_r_7


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (13 3)  (1739 147)  (1739 147)  routing T_33_9.span4_horz_31 <X> T_33_9.span4_vert_b_1


IO_Tile_0_8

 (11 0)  (6 128)  (6 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (12 0)  (5 128)  (5 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15


LogicTile_1_8



LogicTile_2_8

 (19 6)  (91 134)  (91 134)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_3_8



LogicTile_4_8

 (10 2)  (190 130)  (190 130)  routing T_4_8.sp4_v_b_8 <X> T_4_8.sp4_h_l_36
 (19 8)  (199 136)  (199 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (10 13)  (352 141)  (352 141)  routing T_7_8.sp4_h_r_5 <X> T_7_8.sp4_v_b_10


RAM_Tile_8_8

 (2 0)  (398 128)  (398 128)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 5)  (404 133)  (404 133)  routing T_8_8.sp4_h_r_4 <X> T_8_8.sp4_v_b_4


LogicTile_9_8

 (1 3)  (439 131)  (439 131)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (7 11)  (607 139)  (607 139)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (3 2)  (819 130)  (819 130)  routing T_16_8.sp12_v_t_23 <X> T_16_8.sp12_h_l_23
 (3 10)  (819 138)  (819 138)  routing T_16_8.sp12_v_t_22 <X> T_16_8.sp12_h_l_22


LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (13 4)  (1577 132)  (1577 132)  routing T_30_8.sp4_v_t_40 <X> T_30_8.sp4_v_b_5
 (9 9)  (1573 137)  (1573 137)  routing T_30_8.sp4_v_t_42 <X> T_30_8.sp4_v_b_7


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_4_7

 (3 4)  (183 116)  (183 116)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (5 4)  (185 116)  (185 116)  routing T_4_7.sp4_v_b_3 <X> T_4_7.sp4_h_r_3
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (6 5)  (186 117)  (186 117)  routing T_4_7.sp4_v_b_3 <X> T_4_7.sp4_h_r_3
 (19 8)  (199 120)  (199 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_6_7

 (12 5)  (300 117)  (300 117)  routing T_6_7.sp4_h_r_5 <X> T_6_7.sp4_v_b_5
 (4 13)  (292 125)  (292 125)  routing T_6_7.sp4_v_t_41 <X> T_6_7.sp4_h_r_9


LogicTile_7_7

 (21 0)  (363 112)  (363 112)  routing T_7_7.sp4_h_r_11 <X> T_7_7.lc_trk_g0_3
 (22 0)  (364 112)  (364 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (365 112)  (365 112)  routing T_7_7.sp4_h_r_11 <X> T_7_7.lc_trk_g0_3
 (24 0)  (366 112)  (366 112)  routing T_7_7.sp4_h_r_11 <X> T_7_7.lc_trk_g0_3
 (26 0)  (368 112)  (368 112)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (31 0)  (373 112)  (373 112)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 112)  (374 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 112)  (375 112)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 112)  (376 112)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 112)  (379 112)  LC_0 Logic Functioning bit
 (39 0)  (381 112)  (381 112)  LC_0 Logic Functioning bit
 (46 0)  (388 112)  (388 112)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (368 113)  (368 113)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 113)  (369 113)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 113)  (371 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 113)  (373 113)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 113)  (378 113)  LC_0 Logic Functioning bit
 (38 1)  (380 113)  (380 113)  LC_0 Logic Functioning bit
 (14 2)  (356 114)  (356 114)  routing T_7_7.sp4_h_l_9 <X> T_7_7.lc_trk_g0_4
 (21 2)  (363 114)  (363 114)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (22 2)  (364 114)  (364 114)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (366 114)  (366 114)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (14 3)  (356 115)  (356 115)  routing T_7_7.sp4_h_l_9 <X> T_7_7.lc_trk_g0_4
 (15 3)  (357 115)  (357 115)  routing T_7_7.sp4_h_l_9 <X> T_7_7.lc_trk_g0_4
 (16 3)  (358 115)  (358 115)  routing T_7_7.sp4_h_l_9 <X> T_7_7.lc_trk_g0_4
 (17 3)  (359 115)  (359 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (363 115)  (363 115)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (22 6)  (364 118)  (364 118)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (365 118)  (365 118)  routing T_7_7.sp4_v_b_23 <X> T_7_7.lc_trk_g1_7
 (24 6)  (366 118)  (366 118)  routing T_7_7.sp4_v_b_23 <X> T_7_7.lc_trk_g1_7
 (26 6)  (368 118)  (368 118)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 118)  (369 118)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 118)  (370 118)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 118)  (371 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 118)  (373 118)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 118)  (374 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 118)  (376 118)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 118)  (378 118)  LC_3 Logic Functioning bit
 (38 6)  (380 118)  (380 118)  LC_3 Logic Functioning bit
 (41 6)  (383 118)  (383 118)  LC_3 Logic Functioning bit
 (43 6)  (385 118)  (385 118)  LC_3 Logic Functioning bit
 (46 6)  (388 118)  (388 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (393 118)  (393 118)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (394 118)  (394 118)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (368 119)  (368 119)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 119)  (371 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 119)  (373 119)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 119)  (378 119)  LC_3 Logic Functioning bit
 (38 7)  (380 119)  (380 119)  LC_3 Logic Functioning bit
 (40 7)  (382 119)  (382 119)  LC_3 Logic Functioning bit
 (42 7)  (384 119)  (384 119)  LC_3 Logic Functioning bit
 (51 7)  (393 119)  (393 119)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (358 120)  (358 120)  routing T_7_7.sp4_v_b_33 <X> T_7_7.lc_trk_g2_1
 (17 8)  (359 120)  (359 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (360 120)  (360 120)  routing T_7_7.sp4_v_b_33 <X> T_7_7.lc_trk_g2_1
 (26 8)  (368 120)  (368 120)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (29 8)  (371 120)  (371 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 120)  (374 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 120)  (375 120)  routing T_7_7.lc_trk_g2_1 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 120)  (378 120)  LC_4 Logic Functioning bit
 (38 8)  (380 120)  (380 120)  LC_4 Logic Functioning bit
 (39 8)  (381 120)  (381 120)  LC_4 Logic Functioning bit
 (47 8)  (389 120)  (389 120)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (392 120)  (392 120)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (360 121)  (360 121)  routing T_7_7.sp4_v_b_33 <X> T_7_7.lc_trk_g2_1
 (29 9)  (371 121)  (371 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 121)  (372 121)  routing T_7_7.lc_trk_g0_3 <X> T_7_7.wire_logic_cluster/lc_4/in_1
 (36 9)  (378 121)  (378 121)  LC_4 Logic Functioning bit
 (37 9)  (379 121)  (379 121)  LC_4 Logic Functioning bit
 (38 9)  (380 121)  (380 121)  LC_4 Logic Functioning bit
 (39 9)  (381 121)  (381 121)  LC_4 Logic Functioning bit
 (42 9)  (384 121)  (384 121)  LC_4 Logic Functioning bit
 (17 12)  (359 124)  (359 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 14)  (367 126)  (367 126)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6
 (22 15)  (364 127)  (364 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (365 127)  (365 127)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6
 (24 15)  (366 127)  (366 127)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6


LogicTile_10_7

 (8 8)  (500 120)  (500 120)  routing T_10_7.sp4_h_l_46 <X> T_10_7.sp4_h_r_7
 (10 8)  (502 120)  (502 120)  routing T_10_7.sp4_h_l_46 <X> T_10_7.sp4_h_r_7


LogicTile_11_7

 (11 15)  (557 127)  (557 127)  routing T_11_7.sp4_h_r_11 <X> T_11_7.sp4_h_l_46


LogicTile_12_7

 (0 0)  (600 112)  (600 112)  Negative Clock bit

 (0 2)  (600 114)  (600 114)  routing T_12_7.glb_netwk_2 <X> T_12_7.wire_logic_cluster/lc_7/clk
 (2 2)  (602 114)  (602 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (25 2)  (625 114)  (625 114)  routing T_12_7.sp4_v_t_3 <X> T_12_7.lc_trk_g0_6
 (22 3)  (622 115)  (622 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 115)  (623 115)  routing T_12_7.sp4_v_t_3 <X> T_12_7.lc_trk_g0_6
 (25 3)  (625 115)  (625 115)  routing T_12_7.sp4_v_t_3 <X> T_12_7.lc_trk_g0_6
 (31 4)  (631 116)  (631 116)  routing T_12_7.lc_trk_g2_5 <X> T_12_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 116)  (632 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 116)  (633 116)  routing T_12_7.lc_trk_g2_5 <X> T_12_7.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 116)  (637 116)  LC_2 Logic Functioning bit
 (39 4)  (639 116)  (639 116)  LC_2 Logic Functioning bit
 (40 4)  (640 116)  (640 116)  LC_2 Logic Functioning bit
 (41 4)  (641 116)  (641 116)  LC_2 Logic Functioning bit
 (42 4)  (642 116)  (642 116)  LC_2 Logic Functioning bit
 (43 4)  (643 116)  (643 116)  LC_2 Logic Functioning bit
 (45 4)  (645 116)  (645 116)  LC_2 Logic Functioning bit
 (51 4)  (651 116)  (651 116)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (626 117)  (626 117)  routing T_12_7.lc_trk_g3_3 <X> T_12_7.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 117)  (627 117)  routing T_12_7.lc_trk_g3_3 <X> T_12_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 117)  (628 117)  routing T_12_7.lc_trk_g3_3 <X> T_12_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 117)  (629 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 117)  (636 117)  LC_2 Logic Functioning bit
 (38 5)  (638 117)  (638 117)  LC_2 Logic Functioning bit
 (40 5)  (640 117)  (640 117)  LC_2 Logic Functioning bit
 (41 5)  (641 117)  (641 117)  LC_2 Logic Functioning bit
 (42 5)  (642 117)  (642 117)  LC_2 Logic Functioning bit
 (43 5)  (643 117)  (643 117)  LC_2 Logic Functioning bit
 (25 6)  (625 118)  (625 118)  routing T_12_7.sp4_h_l_11 <X> T_12_7.lc_trk_g1_6
 (22 7)  (622 119)  (622 119)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 119)  (623 119)  routing T_12_7.sp4_h_l_11 <X> T_12_7.lc_trk_g1_6
 (24 7)  (624 119)  (624 119)  routing T_12_7.sp4_h_l_11 <X> T_12_7.lc_trk_g1_6
 (25 7)  (625 119)  (625 119)  routing T_12_7.sp4_h_l_11 <X> T_12_7.lc_trk_g1_6
 (15 10)  (615 122)  (615 122)  routing T_12_7.sp12_v_t_2 <X> T_12_7.lc_trk_g2_5
 (17 10)  (617 122)  (617 122)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (618 122)  (618 122)  routing T_12_7.sp12_v_t_2 <X> T_12_7.lc_trk_g2_5
 (26 10)  (626 122)  (626 122)  routing T_12_7.lc_trk_g1_6 <X> T_12_7.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 122)  (629 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 122)  (630 122)  routing T_12_7.lc_trk_g0_6 <X> T_12_7.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 122)  (631 122)  routing T_12_7.lc_trk_g3_7 <X> T_12_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 122)  (632 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 122)  (633 122)  routing T_12_7.lc_trk_g3_7 <X> T_12_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 122)  (634 122)  routing T_12_7.lc_trk_g3_7 <X> T_12_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 122)  (636 122)  LC_5 Logic Functioning bit
 (37 10)  (637 122)  (637 122)  LC_5 Logic Functioning bit
 (38 10)  (638 122)  (638 122)  LC_5 Logic Functioning bit
 (41 10)  (641 122)  (641 122)  LC_5 Logic Functioning bit
 (43 10)  (643 122)  (643 122)  LC_5 Logic Functioning bit
 (47 10)  (647 122)  (647 122)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (618 123)  (618 123)  routing T_12_7.sp12_v_t_2 <X> T_12_7.lc_trk_g2_5
 (26 11)  (626 123)  (626 123)  routing T_12_7.lc_trk_g1_6 <X> T_12_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 123)  (627 123)  routing T_12_7.lc_trk_g1_6 <X> T_12_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 123)  (629 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 123)  (630 123)  routing T_12_7.lc_trk_g0_6 <X> T_12_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 123)  (631 123)  routing T_12_7.lc_trk_g3_7 <X> T_12_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 123)  (632 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (633 123)  (633 123)  routing T_12_7.lc_trk_g3_0 <X> T_12_7.input_2_5
 (34 11)  (634 123)  (634 123)  routing T_12_7.lc_trk_g3_0 <X> T_12_7.input_2_5
 (36 11)  (636 123)  (636 123)  LC_5 Logic Functioning bit
 (41 11)  (641 123)  (641 123)  LC_5 Logic Functioning bit
 (43 11)  (643 123)  (643 123)  LC_5 Logic Functioning bit
 (22 12)  (622 124)  (622 124)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (623 124)  (623 124)  routing T_12_7.sp12_v_b_19 <X> T_12_7.lc_trk_g3_3
 (14 13)  (614 125)  (614 125)  routing T_12_7.sp4_r_v_b_40 <X> T_12_7.lc_trk_g3_0
 (17 13)  (617 125)  (617 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (621 125)  (621 125)  routing T_12_7.sp12_v_b_19 <X> T_12_7.lc_trk_g3_3
 (22 14)  (622 126)  (622 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 126)  (623 126)  routing T_12_7.sp4_h_r_31 <X> T_12_7.lc_trk_g3_7
 (24 14)  (624 126)  (624 126)  routing T_12_7.sp4_h_r_31 <X> T_12_7.lc_trk_g3_7
 (21 15)  (621 127)  (621 127)  routing T_12_7.sp4_h_r_31 <X> T_12_7.lc_trk_g3_7


LogicTile_14_7

 (6 2)  (714 114)  (714 114)  routing T_14_7.sp4_h_l_42 <X> T_14_7.sp4_v_t_37


LogicTile_15_7

 (3 6)  (765 118)  (765 118)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_v_t_23
 (12 14)  (774 126)  (774 126)  routing T_15_7.sp4_v_t_46 <X> T_15_7.sp4_h_l_46
 (11 15)  (773 127)  (773 127)  routing T_15_7.sp4_v_t_46 <X> T_15_7.sp4_h_l_46


LogicTile_16_7

 (3 12)  (819 124)  (819 124)  routing T_16_7.sp12_v_t_22 <X> T_16_7.sp12_h_r_1


LogicTile_19_7

 (3 5)  (985 117)  (985 117)  routing T_19_7.sp12_h_l_23 <X> T_19_7.sp12_h_r_0


LogicTile_23_7

 (3 13)  (1201 125)  (1201 125)  routing T_23_7.sp12_h_l_22 <X> T_23_7.sp12_h_r_1


LogicTile_27_7

 (2 14)  (1404 126)  (1404 126)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_7

 (9 0)  (1573 112)  (1573 112)  routing T_30_7.sp4_h_l_47 <X> T_30_7.sp4_h_r_1
 (10 0)  (1574 112)  (1574 112)  routing T_30_7.sp4_h_l_47 <X> T_30_7.sp4_h_r_1
 (2 6)  (1566 118)  (1566 118)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_31_7

 (3 1)  (1621 113)  (1621 113)  routing T_31_7.sp12_h_l_23 <X> T_31_7.sp12_v_b_0


IO_Tile_33_7

 (13 1)  (1739 113)  (1739 113)  routing T_33_7.span4_horz_25 <X> T_33_7.span4_vert_b_0
 (13 13)  (1739 125)  (1739 125)  routing T_33_7.span4_horz_43 <X> T_33_7.span4_vert_b_3


IO_Tile_0_6

 (0 0)  (17 96)  (17 96)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (6 0)  (11 96)  (11 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (7 0)  (10 96)  (10 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 96)  (9 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (10 4)  (7 100)  (7 100)  routing T_0_6.lc_trk_g0_7 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (5 5)  (12 101)  (12 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (6 5)  (11 101)  (11 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (7 5)  (10 101)  (10 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (10 5)  (7 101)  (7 101)  routing T_0_6.lc_trk_g0_7 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 102)  (12 102)  routing T_0_6.span4_vert_b_15 <X> T_0_6.lc_trk_g0_7
 (7 6)  (10 102)  (10 102)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 102)  (9 102)  routing T_0_6.span4_vert_b_15 <X> T_0_6.lc_trk_g0_7
 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 106)  (7 106)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 106)  (6 106)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (10 11)  (7 107)  (7 107)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (5 14)  (12 110)  (12 110)  routing T_0_6.span4_vert_b_15 <X> T_0_6.lc_trk_g1_7
 (7 14)  (10 110)  (10 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 110)  (9 110)  routing T_0_6.span4_vert_b_15 <X> T_0_6.lc_trk_g1_7
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_3_6

 (12 8)  (138 104)  (138 104)  routing T_3_6.sp4_h_l_40 <X> T_3_6.sp4_h_r_8
 (13 9)  (139 105)  (139 105)  routing T_3_6.sp4_h_l_40 <X> T_3_6.sp4_h_r_8
 (5 14)  (131 110)  (131 110)  routing T_3_6.sp4_v_b_9 <X> T_3_6.sp4_h_l_44


LogicTile_4_6

 (10 2)  (190 98)  (190 98)  routing T_4_6.sp4_v_b_8 <X> T_4_6.sp4_h_l_36
 (3 6)  (183 102)  (183 102)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23
 (3 7)  (183 103)  (183 103)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23


LogicTile_7_6

 (12 11)  (354 107)  (354 107)  routing T_7_6.sp4_h_l_45 <X> T_7_6.sp4_v_t_45


RAM_Tile_8_6

 (3 6)  (399 102)  (399 102)  routing T_8_6.sp12_h_r_0 <X> T_8_6.sp12_v_t_23
 (3 7)  (399 103)  (399 103)  routing T_8_6.sp12_h_r_0 <X> T_8_6.sp12_v_t_23


LogicTile_10_6

 (3 6)  (495 102)  (495 102)  routing T_10_6.sp12_h_r_0 <X> T_10_6.sp12_v_t_23
 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_r_0 <X> T_10_6.sp12_v_t_23
 (2 8)  (494 104)  (494 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_6

 (11 2)  (665 98)  (665 98)  routing T_13_6.sp4_h_l_44 <X> T_13_6.sp4_v_t_39


LogicTile_14_6

 (3 6)  (711 102)  (711 102)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23
 (3 7)  (711 103)  (711 103)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23


LogicTile_16_6

 (3 0)  (819 96)  (819 96)  routing T_16_6.sp12_v_t_23 <X> T_16_6.sp12_v_b_0
 (3 2)  (819 98)  (819 98)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23
 (3 3)  (819 99)  (819 99)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23


LogicTile_20_6

 (3 2)  (1039 98)  (1039 98)  routing T_20_6.sp12_h_r_0 <X> T_20_6.sp12_h_l_23
 (3 3)  (1039 99)  (1039 99)  routing T_20_6.sp12_h_r_0 <X> T_20_6.sp12_h_l_23


LogicTile_22_6

 (3 2)  (1147 98)  (1147 98)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_h_l_23
 (3 3)  (1147 99)  (1147 99)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_h_l_23


RAM_Tile_25_6

 (3 12)  (1309 108)  (1309 108)  routing T_25_6.sp12_v_t_22 <X> T_25_6.sp12_h_r_1


LogicTile_26_6

 (3 2)  (1351 98)  (1351 98)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_h_l_23
 (3 3)  (1351 99)  (1351 99)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_h_l_23


LogicTile_28_6

 (3 2)  (1459 98)  (1459 98)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23
 (3 3)  (1459 99)  (1459 99)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23


LogicTile_32_6

 (3 2)  (1675 98)  (1675 98)  routing T_32_6.sp12_h_r_0 <X> T_32_6.sp12_h_l_23
 (3 3)  (1675 99)  (1675 99)  routing T_32_6.sp12_h_r_0 <X> T_32_6.sp12_h_l_23


IO_Tile_33_6

 (6 0)  (1732 96)  (1732 96)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (1734 96)  (1734 96)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g0_1
 (14 0)  (1740 96)  (1740 96)  routing T_33_6.span4_vert_t_12 <X> T_33_6.span4_horz_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (13 1)  (1739 97)  (1739 97)  routing T_33_6.span4_horz_1 <X> T_33_6.span4_vert_b_0
 (14 1)  (1740 97)  (1740 97)  routing T_33_6.span4_horz_1 <X> T_33_6.span4_vert_b_0
 (17 1)  (1743 97)  (1743 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 98)  (1743 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_4 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (4 5)  (1730 101)  (1730 101)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g0_4
 (5 5)  (1731 101)  (1731 101)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g0_4
 (7 5)  (1733 101)  (1733 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 104)  (1732 104)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g1_1
 (7 8)  (1733 104)  (1733 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 104)  (1734 104)  routing T_33_6.span4_horz_1 <X> T_33_6.lc_trk_g1_1
 (16 8)  (1742 104)  (1742 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 105)  (1743 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_1 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit
 (6 15)  (1732 111)  (1732 111)  routing T_33_6.span12_horz_14 <X> T_33_6.lc_trk_g1_6
 (7 15)  (1733 111)  (1733 111)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_horz_19 <X> T_0_5.lc_trk_g0_3
 (6 2)  (11 82)  (11 82)  routing T_0_5.span4_horz_19 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_19 lc_trk_g0_3
 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (10 5)  (7 85)  (7 85)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (6 8)  (11 88)  (11 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 88)  (9 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 89)  (13 89)  routing T_0_5.span4_horz_24 <X> T_0_5.lc_trk_g1_0
 (5 9)  (12 89)  (12 89)  routing T_0_5.span4_horz_24 <X> T_0_5.lc_trk_g1_0
 (6 9)  (11 89)  (11 89)  routing T_0_5.span4_horz_24 <X> T_0_5.lc_trk_g1_0
 (7 9)  (10 89)  (10 89)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_24 lc_trk_g1_0
 (5 10)  (12 90)  (12 90)  routing T_0_5.span4_horz_19 <X> T_0_5.lc_trk_g1_3
 (6 10)  (11 90)  (11 90)  routing T_0_5.span4_horz_19 <X> T_0_5.lc_trk_g1_3
 (7 10)  (10 90)  (10 90)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_19 lc_trk_g1_3
 (11 10)  (6 90)  (6 90)  routing T_0_5.lc_trk_g1_3 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 90)  (5 90)  routing T_0_5.lc_trk_g1_0 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (10 11)  (7 91)  (7 91)  routing T_0_5.lc_trk_g1_3 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (14 12)  (3 92)  (3 92)  routing T_0_5.span4_vert_t_15 <X> T_0_5.span4_horz_19
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


LogicTile_2_5

 (5 2)  (77 82)  (77 82)  routing T_2_5.sp4_v_t_43 <X> T_2_5.sp4_h_l_37
 (4 3)  (76 83)  (76 83)  routing T_2_5.sp4_v_t_43 <X> T_2_5.sp4_h_l_37
 (6 3)  (78 83)  (78 83)  routing T_2_5.sp4_v_t_43 <X> T_2_5.sp4_h_l_37
 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_3_5

 (8 11)  (134 91)  (134 91)  routing T_3_5.sp4_h_r_7 <X> T_3_5.sp4_v_t_42
 (9 11)  (135 91)  (135 91)  routing T_3_5.sp4_h_r_7 <X> T_3_5.sp4_v_t_42


LogicTile_4_5

 (10 2)  (190 82)  (190 82)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_h_l_36
 (2 4)  (182 84)  (182 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (2 8)  (182 88)  (182 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 8)  (199 88)  (199 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_7_5

 (5 15)  (347 95)  (347 95)  routing T_7_5.sp4_h_l_44 <X> T_7_5.sp4_v_t_44


RAM_Tile_8_5

 (3 6)  (399 86)  (399 86)  routing T_8_5.sp12_h_r_0 <X> T_8_5.sp12_v_t_23
 (3 7)  (399 87)  (399 87)  routing T_8_5.sp12_h_r_0 <X> T_8_5.sp12_v_t_23


LogicTile_10_5

 (3 2)  (495 82)  (495 82)  routing T_10_5.sp12_h_r_0 <X> T_10_5.sp12_h_l_23
 (3 3)  (495 83)  (495 83)  routing T_10_5.sp12_h_r_0 <X> T_10_5.sp12_h_l_23
 (2 8)  (494 88)  (494 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_5

 (11 2)  (665 82)  (665 82)  routing T_13_5.sp4_h_l_44 <X> T_13_5.sp4_v_t_39
 (3 4)  (657 84)  (657 84)  routing T_13_5.sp12_v_t_23 <X> T_13_5.sp12_h_r_0


LogicTile_14_5

 (3 6)  (711 86)  (711 86)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_v_t_23
 (3 7)  (711 87)  (711 87)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_v_t_23


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23


LogicTile_20_5

 (3 2)  (1039 82)  (1039 82)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_h_l_23
 (3 3)  (1039 83)  (1039 83)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_h_l_23


LogicTile_22_5

 (3 2)  (1147 82)  (1147 82)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_h_l_23
 (3 3)  (1147 83)  (1147 83)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_h_l_23


RAM_Tile_25_5

 (3 5)  (1309 85)  (1309 85)  routing T_25_5.sp12_h_l_23 <X> T_25_5.sp12_h_r_0


LogicTile_26_5

 (3 2)  (1351 82)  (1351 82)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 3)  (1351 83)  (1351 83)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


LogicTile_29_5

 (9 4)  (1519 84)  (1519 84)  routing T_29_5.sp4_v_t_41 <X> T_29_5.sp4_h_r_4


LogicTile_32_5

 (3 2)  (1675 82)  (1675 82)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23
 (3 3)  (1675 83)  (1675 83)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (17 1)  (1743 81)  (1743 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (14 3)  (1740 83)  (1740 83)  routing T_33_5.span4_vert_t_13 <X> T_33_5.span4_vert_b_1
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (10 4)  (1736 84)  (1736 84)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 84)  (1737 84)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_1 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (4 5)  (1730 85)  (1730 85)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g0_4
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (6 6)  (1732 86)  (1732 86)  routing T_33_5.span12_horz_15 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (5 8)  (1731 88)  (1731 88)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g1_1
 (6 8)  (1732 88)  (1732 88)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g1_1
 (7 8)  (1733 88)  (1733 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_41 lc_trk_g1_1
 (8 8)  (1734 88)  (1734 88)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g1_1
 (16 8)  (1742 88)  (1742 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (8 9)  (1734 89)  (1734 89)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g1_1
 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 90)  (1736 90)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 93)  (1730 93)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g1_4
 (5 13)  (1731 93)  (1731 93)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g1_4
 (7 13)  (1733 93)  (1733 93)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (0 9)  (17 73)  (17 73)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 74)  (7 74)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 74)  (6 74)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 76)  (12 76)  routing T_0_4.span12_horz_5 <X> T_0_4.lc_trk_g1_5
 (7 12)  (10 76)  (10 76)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_5 lc_trk_g1_5
 (8 12)  (9 76)  (9 76)  routing T_0_4.span12_horz_5 <X> T_0_4.lc_trk_g1_5
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (8 13)  (9 77)  (9 77)  routing T_0_4.span12_horz_5 <X> T_0_4.lc_trk_g1_5
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (3 6)  (183 70)  (183 70)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (9 8)  (189 72)  (189 72)  routing T_4_4.sp4_h_l_41 <X> T_4_4.sp4_h_r_7
 (10 8)  (190 72)  (190 72)  routing T_4_4.sp4_h_l_41 <X> T_4_4.sp4_h_r_7
 (19 8)  (199 72)  (199 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 79)  (199 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_4

 (9 12)  (405 76)  (405 76)  routing T_8_4.sp4_h_l_42 <X> T_8_4.sp4_h_r_10
 (10 12)  (406 76)  (406 76)  routing T_8_4.sp4_h_l_42 <X> T_8_4.sp4_h_r_10


LogicTile_10_4

 (3 10)  (495 74)  (495 74)  routing T_10_4.sp12_v_t_22 <X> T_10_4.sp12_h_l_22


LogicTile_12_4

 (6 6)  (606 70)  (606 70)  routing T_12_4.sp4_h_l_47 <X> T_12_4.sp4_v_t_38
 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23


LogicTile_14_4

 (3 2)  (711 66)  (711 66)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 3)  (711 67)  (711 67)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23


LogicTile_16_4

 (3 2)  (819 66)  (819 66)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 3)  (819 67)  (819 67)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23


LogicTile_28_4

 (3 2)  (1459 66)  (1459 66)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23
 (3 3)  (1459 67)  (1459 67)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23
 (3 6)  (1459 70)  (1459 70)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_v_t_23
 (3 7)  (1459 71)  (1459 71)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_v_t_23


LogicTile_30_4

 (3 6)  (1567 70)  (1567 70)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_v_t_23
 (3 7)  (1567 71)  (1567 71)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_v_t_23
 (9 8)  (1573 72)  (1573 72)  routing T_30_4.sp4_v_t_42 <X> T_30_4.sp4_h_r_7
 (10 12)  (1574 76)  (1574 76)  routing T_30_4.sp4_v_t_40 <X> T_30_4.sp4_h_r_10


LogicTile_31_4

 (19 2)  (1637 66)  (1637 66)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_4

 (4 0)  (1730 64)  (1730 64)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (5 1)  (1731 65)  (1731 65)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (7 1)  (1733 65)  (1733 65)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (4 2)  (1730 66)  (1730 66)  routing T_33_4.span4_horz_34 <X> T_33_4.lc_trk_g0_2
 (17 2)  (1743 66)  (1743 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (5 3)  (1731 67)  (1731 67)  routing T_33_4.span4_horz_34 <X> T_33_4.lc_trk_g0_2
 (6 3)  (1732 67)  (1732 67)  routing T_33_4.span4_horz_34 <X> T_33_4.lc_trk_g0_2
 (7 3)  (1733 67)  (1733 67)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (11 4)  (1737 68)  (1737 68)  routing T_33_4.lc_trk_g1_0 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g0_2 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 70)  (1731 70)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g0_7
 (6 6)  (1732 70)  (1732 70)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (1734 71)  (1734 71)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g0_7
 (4 8)  (1730 72)  (1730 72)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g1_0
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 73)  (1731 73)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g1_0
 (7 9)  (1733 73)  (1733 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1742 73)  (1742 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit


LogicTile_2_3

 (3 6)  (75 54)  (75 54)  routing T_2_3.sp12_h_r_0 <X> T_2_3.sp12_v_t_23
 (3 7)  (75 55)  (75 55)  routing T_2_3.sp12_h_r_0 <X> T_2_3.sp12_v_t_23


LogicTile_4_3

 (6 6)  (186 54)  (186 54)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_38
 (5 7)  (185 55)  (185 55)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_38


LogicTile_6_3

 (11 8)  (299 56)  (299 56)  routing T_6_3.sp4_v_t_40 <X> T_6_3.sp4_v_b_8
 (12 9)  (300 57)  (300 57)  routing T_6_3.sp4_v_t_40 <X> T_6_3.sp4_v_b_8


LogicTile_14_3

 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23


LogicTile_17_3

 (19 6)  (893 54)  (893 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_18_3

 (3 6)  (931 54)  (931 54)  routing T_18_3.sp12_h_r_0 <X> T_18_3.sp12_v_t_23
 (3 7)  (931 55)  (931 55)  routing T_18_3.sp12_h_r_0 <X> T_18_3.sp12_v_t_23


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23


LogicTile_30_3

 (3 2)  (1567 50)  (1567 50)  routing T_30_3.sp12_h_r_0 <X> T_30_3.sp12_h_l_23
 (3 3)  (1567 51)  (1567 51)  routing T_30_3.sp12_h_r_0 <X> T_30_3.sp12_h_l_23


IO_Tile_33_3

 (4 4)  (1730 52)  (1730 52)  routing T_33_3.span4_vert_b_12 <X> T_33_3.lc_trk_g0_4
 (5 5)  (1731 53)  (1731 53)  routing T_33_3.span4_vert_b_12 <X> T_33_3.lc_trk_g0_4
 (7 5)  (1733 53)  (1733 53)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 54)  (1734 54)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g0_7
 (16 9)  (1742 57)  (1742 57)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 58)  (1736 58)  routing T_33_3.lc_trk_g0_4 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (14 13)  (1740 61)  (1740 61)  routing T_33_3.span4_vert_t_15 <X> T_33_3.span4_vert_b_3
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


LogicTile_3_2

 (4 14)  (130 46)  (130 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (6 14)  (132 46)  (132 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (5 15)  (131 47)  (131 47)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_2

 (3 12)  (345 44)  (345 44)  routing T_7_2.sp12_v_t_22 <X> T_7_2.sp12_h_r_1


RAM_Tile_8_2

 (3 6)  (399 38)  (399 38)  routing T_8_2.sp12_h_r_0 <X> T_8_2.sp12_v_t_23
 (3 7)  (399 39)  (399 39)  routing T_8_2.sp12_h_r_0 <X> T_8_2.sp12_v_t_23


LogicTile_13_2

 (3 12)  (657 44)  (657 44)  routing T_13_2.sp12_v_t_22 <X> T_13_2.sp12_h_r_1


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23


LogicTile_19_2

 (3 13)  (985 45)  (985 45)  routing T_19_2.sp12_h_l_22 <X> T_19_2.sp12_h_r_1


LogicTile_20_2

 (3 2)  (1039 34)  (1039 34)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_h_l_23
 (3 3)  (1039 35)  (1039 35)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_h_l_23


LogicTile_22_2

 (3 6)  (1147 38)  (1147 38)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23
 (3 7)  (1147 39)  (1147 39)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23


RAM_Tile_25_2

 (3 13)  (1309 45)  (1309 45)  routing T_25_2.sp12_h_l_22 <X> T_25_2.sp12_h_r_1


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23


LogicTile_30_2

 (2 14)  (1566 46)  (1566 46)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_32_2

 (3 2)  (1675 34)  (1675 34)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23
 (3 3)  (1675 35)  (1675 35)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23
 (2 6)  (1674 38)  (1674 38)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_2

 (6 0)  (1732 32)  (1732 32)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g0_1
 (7 0)  (1733 32)  (1733 32)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (1734 32)  (1734 32)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g0_1
 (14 0)  (1740 32)  (1740 32)  routing T_33_2.span4_vert_t_12 <X> T_33_2.span4_horz_1
 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (13 1)  (1739 33)  (1739 33)  routing T_33_2.span4_horz_1 <X> T_33_2.span4_vert_b_0
 (14 1)  (1740 33)  (1740 33)  routing T_33_2.span4_horz_1 <X> T_33_2.span4_vert_b_0
 (17 1)  (1743 33)  (1743 33)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_5 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_5 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g0_7
 (6 6)  (1732 38)  (1732 38)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (1734 38)  (1734 38)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g0_7
 (8 7)  (1734 39)  (1734 39)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g0_7
 (6 8)  (1732 40)  (1732 40)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g1_1
 (7 8)  (1733 40)  (1733 40)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (1734 40)  (1734 40)  routing T_33_2.span4_horz_1 <X> T_33_2.lc_trk_g1_1
 (16 8)  (1742 40)  (1742 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 42)  (1737 42)  routing T_33_2.lc_trk_g1_1 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 44)  (1731 44)  routing T_33_2.span4_vert_b_13 <X> T_33_2.lc_trk_g1_5
 (7 12)  (1733 44)  (1733 44)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 44)  (1734 44)  routing T_33_2.span4_vert_b_13 <X> T_33_2.lc_trk_g1_5
 (11 12)  (1737 44)  (1737 44)  routing T_33_2.span4_horz_19 <X> T_33_2.span4_vert_t_15
 (12 12)  (1738 44)  (1738 44)  routing T_33_2.span4_horz_19 <X> T_33_2.span4_vert_t_15
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (3 7)  (183 23)  (183 23)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23


LogicTile_16_1

 (3 2)  (819 18)  (819 18)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 3)  (819 19)  (819 19)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23


LogicTile_18_1

 (3 6)  (931 22)  (931 22)  routing T_18_1.sp12_h_r_0 <X> T_18_1.sp12_v_t_23
 (3 7)  (931 23)  (931 23)  routing T_18_1.sp12_h_r_0 <X> T_18_1.sp12_v_t_23


LogicTile_24_1

 (3 6)  (1255 22)  (1255 22)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_v_t_23
 (3 7)  (1255 23)  (1255 23)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_v_t_23


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23


LogicTile_28_1

 (3 2)  (1459 18)  (1459 18)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23


LogicTile_30_1

 (3 2)  (1567 18)  (1567 18)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_h_l_23
 (3 3)  (1567 19)  (1567 19)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_h_l_23


LogicTile_31_1

 (10 8)  (1628 24)  (1628 24)  routing T_31_1.sp4_v_t_39 <X> T_31_1.sp4_h_r_7


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (5 2)  (1731 18)  (1731 18)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 18)  (1734 18)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g0_3
 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (5 3)  (1731 19)  (1731 19)  routing T_33_1.span4_horz_18 <X> T_33_1.lc_trk_g0_2
 (6 3)  (1732 19)  (1732 19)  routing T_33_1.span4_horz_18 <X> T_33_1.lc_trk_g0_2
 (7 3)  (1733 19)  (1733 19)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (10 4)  (1736 20)  (1736 20)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 20)  (1737 20)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (4 5)  (1730 21)  (1730 21)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g0_4
 (5 5)  (1731 21)  (1731 21)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g0_4
 (7 5)  (1733 21)  (1733 21)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g0_2 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 21)  (1743 21)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (16 9)  (1742 25)  (1742 25)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 26)  (1736 26)  routing T_33_1.lc_trk_g0_4 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 29)  (1730 29)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g1_4
 (5 13)  (1731 29)  (1731 29)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g1_4
 (7 13)  (1733 29)  (1733 29)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_4_0

 (1 0)  (205 15)  (205 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_6_0

 (4 8)  (304 7)  (304 7)  routing T_6_0.span4_vert_32 <X> T_6_0.lc_trk_g1_0
 (5 9)  (305 6)  (305 6)  routing T_6_0.span4_vert_32 <X> T_6_0.lc_trk_g1_0
 (6 9)  (306 6)  (306 6)  routing T_6_0.span4_vert_32 <X> T_6_0.lc_trk_g1_0
 (7 9)  (307 6)  (307 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_0 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (12 10)  (376 4)  (376 4)  routing T_7_0.lc_trk_g1_2 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (4 11)  (358 5)  (358 5)  routing T_7_0.span12_vert_18 <X> T_7_0.lc_trk_g1_2
 (6 11)  (360 5)  (360 5)  routing T_7_0.span12_vert_18 <X> T_7_0.lc_trk_g1_2
 (7 11)  (361 5)  (361 5)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g1_2 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (17 5)  (401 10)  (401 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (423 6)  (423 6)  IO control bit: BIODOWN_IE_0



IO_Tile_12_0

 (4 9)  (616 6)  (616 6)  routing T_12_0.span12_vert_16 <X> T_12_0.lc_trk_g1_0
 (6 9)  (618 6)  (618 6)  routing T_12_0.span12_vert_16 <X> T_12_0.lc_trk_g1_0
 (7 9)  (619 6)  (619 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_0 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (6 2)  (834 12)  (834 12)  routing T_16_0.span12_vert_11 <X> T_16_0.lc_trk_g0_3
 (7 2)  (835 12)  (835 12)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_11 lc_trk_g0_3
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (12 11)  (850 5)  (850 5)  routing T_16_0.lc_trk_g0_3 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (12 4)  (908 11)  (908 11)  routing T_17_0.lc_trk_g1_3 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (12 5)  (908 10)  (908 10)  routing T_17_0.lc_trk_g1_3 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (6 10)  (892 4)  (892 4)  routing T_17_0.span12_vert_19 <X> T_17_0.lc_trk_g1_3
 (7 10)  (893 4)  (893 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (8 11)  (894 5)  (894 5)  routing T_17_0.span12_vert_19 <X> T_17_0.lc_trk_g1_3
 (13 13)  (909 2)  (909 2)  routing T_17_0.span4_vert_43 <X> T_17_0.span4_horz_r_3


IO_Tile_21_0

 (14 13)  (1126 2)  (1126 2)  routing T_21_0.span4_horz_l_15 <X> T_21_0.span4_horz_r_3


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 14)  (1269 0)  (1269 0)  routing T_24_0.span4_horz_r_15 <X> T_24_0.lc_trk_g1_7
 (7 14)  (1271 0)  (1271 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1272 0)  (1272 0)  routing T_24_0.span4_horz_r_15 <X> T_24_0.lc_trk_g1_7

