
STM32_Othello.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071c8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  080072d4  080072d4  000082d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076d8  080076d8  00009084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080076d8  080076d8  000086d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080076e0  080076e0  00009084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076e0  080076e0  000086e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080076e4  080076e4  000086e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  080076e8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001544  20000084  0800776c  00009084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200015c8  0800776c  000095c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d74  00000000  00000000  000090ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f8c  00000000  00000000  0001ae21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  0001ddb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000de8  00000000  00000000  0001ef38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019322  00000000  00000000  0001fd20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001501f  00000000  00000000  00039042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e1ba  00000000  00000000  0004e061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dc21b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004db8  00000000  00000000  000dc260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000e1018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	080072bc 	.word	0x080072bc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	080072bc 	.word	0x080072bc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <Challenge_Init>:

/**
 * @brief Initialize challenge mode module
 */
Challenge_Status_t Challenge_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    memset(&g_challenge_ctx, 0, sizeof(Challenge_Context_t));
 8000160:	2214      	movs	r2, #20
 8000162:	2100      	movs	r1, #0
 8000164:	4805      	ldr	r0, [pc, #20]	@ (800017c <Challenge_Init+0x20>)
 8000166:	f006 fc1b 	bl	80069a0 <memset>
    g_challenge_ctx.state = CHALLENGE_STATE_INACTIVE;
 800016a:	4b04      	ldr	r3, [pc, #16]	@ (800017c <Challenge_Init+0x20>)
 800016c:	2200      	movs	r2, #0
 800016e:	701a      	strb	r2, [r3, #0]
    g_challenge_ctx.initialized = true;
 8000170:	4b02      	ldr	r3, [pc, #8]	@ (800017c <Challenge_Init+0x20>)
 8000172:	2201      	movs	r2, #1
 8000174:	741a      	strb	r2, [r3, #16]

    return CHALLENGE_OK;
 8000176:	2300      	movs	r3, #0
}
 8000178:	4618      	mov	r0, r3
 800017a:	bd80      	pop	{r7, pc}
 800017c:	200000a0 	.word	0x200000a0

08000180 <Challenge_Start>:

/**
 * @brief Start new challenge session
 */
Challenge_Status_t Challenge_Start(void)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	af00      	add	r7, sp, #0
    if (!g_challenge_ctx.initialized) {
 8000184:	4b13      	ldr	r3, [pc, #76]	@ (80001d4 <Challenge_Start+0x54>)
 8000186:	7c1b      	ldrb	r3, [r3, #16]
 8000188:	f083 0301 	eor.w	r3, r3, #1
 800018c:	b2db      	uxtb	r3, r3
 800018e:	2b00      	cmp	r3, #0
 8000190:	d001      	beq.n	8000196 <Challenge_Start+0x16>
        return CHALLENGE_ERROR;
 8000192:	2301      	movs	r3, #1
 8000194:	e01c      	b.n	80001d0 <Challenge_Start+0x50>
    }

    // Reset all statistics
    g_challenge_ctx.state = CHALLENGE_STATE_ACTIVE;
 8000196:	4b0f      	ldr	r3, [pc, #60]	@ (80001d4 <Challenge_Start+0x54>)
 8000198:	2201      	movs	r2, #1
 800019a:	701a      	strb	r2, [r3, #0]
    g_challenge_ctx.total_score = 0;
 800019c:	4b0d      	ldr	r3, [pc, #52]	@ (80001d4 <Challenge_Start+0x54>)
 800019e:	2200      	movs	r2, #0
 80001a0:	805a      	strh	r2, [r3, #2]
    g_challenge_ctx.consecutive_losses = 0;
 80001a2:	4b0c      	ldr	r3, [pc, #48]	@ (80001d4 <Challenge_Start+0x54>)
 80001a4:	2200      	movs	r2, #0
 80001a6:	711a      	strb	r2, [r3, #4]
    g_challenge_ctx.games_played = 0;
 80001a8:	4b0a      	ldr	r3, [pc, #40]	@ (80001d4 <Challenge_Start+0x54>)
 80001aa:	2200      	movs	r2, #0
 80001ac:	715a      	strb	r2, [r3, #5]
    g_challenge_ctx.games_won = 0;
 80001ae:	4b09      	ldr	r3, [pc, #36]	@ (80001d4 <Challenge_Start+0x54>)
 80001b0:	2200      	movs	r2, #0
 80001b2:	719a      	strb	r2, [r3, #6]
    g_challenge_ctx.games_lost = 0;
 80001b4:	4b07      	ldr	r3, [pc, #28]	@ (80001d4 <Challenge_Start+0x54>)
 80001b6:	2200      	movs	r2, #0
 80001b8:	71da      	strb	r2, [r3, #7]
    g_challenge_ctx.games_drawn = 0;
 80001ba:	4b06      	ldr	r3, [pc, #24]	@ (80001d4 <Challenge_Start+0x54>)
 80001bc:	2200      	movs	r2, #0
 80001be:	721a      	strb	r2, [r3, #8]
    g_challenge_ctx.start_time = HAL_GetTick();
 80001c0:	f003 f9fc 	bl	80035bc <HAL_GetTick>
 80001c4:	4603      	mov	r3, r0
 80001c6:	4a03      	ldr	r2, [pc, #12]	@ (80001d4 <Challenge_Start+0x54>)
 80001c8:	60d3      	str	r3, [r2, #12]

    // Send initial status to PC
    Challenge_SendStatusUpdate();
 80001ca:	f000 f8bd 	bl	8000348 <Challenge_SendStatusUpdate>

    return CHALLENGE_OK;
 80001ce:	2300      	movs	r3, #0
}
 80001d0:	4618      	mov	r0, r3
 80001d2:	bd80      	pop	{r7, pc}
 80001d4:	200000a0 	.word	0x200000a0

080001d8 <Challenge_End>:

/**
 * @brief End current challenge session
 */
Challenge_Status_t Challenge_End(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
    if (!g_challenge_ctx.initialized) {
 80001dc:	4b08      	ldr	r3, [pc, #32]	@ (8000200 <Challenge_End+0x28>)
 80001de:	7c1b      	ldrb	r3, [r3, #16]
 80001e0:	f083 0301 	eor.w	r3, r3, #1
 80001e4:	b2db      	uxtb	r3, r3
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d001      	beq.n	80001ee <Challenge_End+0x16>
        return CHALLENGE_ERROR;
 80001ea:	2301      	movs	r3, #1
 80001ec:	e005      	b.n	80001fa <Challenge_End+0x22>
    }

    g_challenge_ctx.state = CHALLENGE_STATE_INACTIVE;
 80001ee:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <Challenge_End+0x28>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	701a      	strb	r2, [r3, #0]

    // Send final status to PC
    Challenge_SendStatusUpdate();
 80001f4:	f000 f8a8 	bl	8000348 <Challenge_SendStatusUpdate>

    return CHALLENGE_OK;
 80001f8:	2300      	movs	r3, #0
}
 80001fa:	4618      	mov	r0, r3
 80001fc:	bd80      	pop	{r7, pc}
 80001fe:	bf00      	nop
 8000200:	200000a0 	.word	0x200000a0

08000204 <Challenge_ProcessGameResult>:

/**
 * @brief Process game result and update challenge state
 */
Challenge_Status_t Challenge_ProcessGameResult(const GameState_t* game_state)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b084      	sub	sp, #16
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
    if (!g_challenge_ctx.initialized || !game_state) {
 800020c:	4b38      	ldr	r3, [pc, #224]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 800020e:	7c1b      	ldrb	r3, [r3, #16]
 8000210:	f083 0301 	eor.w	r3, r3, #1
 8000214:	b2db      	uxtb	r3, r3
 8000216:	2b00      	cmp	r3, #0
 8000218:	d102      	bne.n	8000220 <Challenge_ProcessGameResult+0x1c>
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d101      	bne.n	8000224 <Challenge_ProcessGameResult+0x20>
        return CHALLENGE_ERROR;
 8000220:	2301      	movs	r3, #1
 8000222:	e061      	b.n	80002e8 <Challenge_ProcessGameResult+0xe4>
    }

    if (g_challenge_ctx.state != CHALLENGE_STATE_ACTIVE) {
 8000224:	4b32      	ldr	r3, [pc, #200]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000226:	781b      	ldrb	r3, [r3, #0]
 8000228:	2b01      	cmp	r3, #1
 800022a:	d001      	beq.n	8000230 <Challenge_ProcessGameResult+0x2c>
        return CHALLENGE_ERROR;
 800022c:	2301      	movs	r3, #1
 800022e:	e05b      	b.n	80002e8 <Challenge_ProcessGameResult+0xe4>
    }

    // Increment games played
    g_challenge_ctx.games_played++;
 8000230:	4b2f      	ldr	r3, [pc, #188]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000232:	795b      	ldrb	r3, [r3, #5]
 8000234:	3301      	adds	r3, #1
 8000236:	b2da      	uxtb	r2, r3
 8000238:	4b2d      	ldr	r3, [pc, #180]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 800023a:	715a      	strb	r2, [r3, #5]

    // Determine game result (assuming player is BLACK)
    PieceType_t winner = Othello_GetWinner(game_state);
 800023c:	6878      	ldr	r0, [r7, #4]
 800023e:	f001 ff82 	bl	8002146 <Othello_GetWinner>
 8000242:	4603      	mov	r3, r0
 8000244:	73fb      	strb	r3, [r7, #15]
    uint8_t player_score = game_state->black_count;
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800024c:	73bb      	strb	r3, [r7, #14]

    if (winner == PIECE_BLACK) {
 800024e:	7bfb      	ldrb	r3, [r7, #15]
 8000250:	2b01      	cmp	r3, #1
 8000252:	d111      	bne.n	8000278 <Challenge_ProcessGameResult+0x74>
        // Player won
        g_challenge_ctx.games_won++;
 8000254:	4b26      	ldr	r3, [pc, #152]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000256:	799b      	ldrb	r3, [r3, #6]
 8000258:	3301      	adds	r3, #1
 800025a:	b2da      	uxtb	r2, r3
 800025c:	4b24      	ldr	r3, [pc, #144]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 800025e:	719a      	strb	r2, [r3, #6]
        g_challenge_ctx.consecutive_losses = 0;  // Reset consecutive losses
 8000260:	4b23      	ldr	r3, [pc, #140]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000262:	2200      	movs	r2, #0
 8000264:	711a      	strb	r2, [r3, #4]
        g_challenge_ctx.total_score += player_score;
 8000266:	4b22      	ldr	r3, [pc, #136]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000268:	885a      	ldrh	r2, [r3, #2]
 800026a:	7bbb      	ldrb	r3, [r7, #14]
 800026c:	b29b      	uxth	r3, r3
 800026e:	4413      	add	r3, r2
 8000270:	b29a      	uxth	r2, r3
 8000272:	4b1f      	ldr	r3, [pc, #124]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000274:	805a      	strh	r2, [r3, #2]
 8000276:	e020      	b.n	80002ba <Challenge_ProcessGameResult+0xb6>
    } else if (winner == PIECE_WHITE) {
 8000278:	7bfb      	ldrb	r3, [r7, #15]
 800027a:	2b02      	cmp	r3, #2
 800027c:	d10c      	bne.n	8000298 <Challenge_ProcessGameResult+0x94>
        // Player lost
        g_challenge_ctx.games_lost++;
 800027e:	4b1c      	ldr	r3, [pc, #112]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000280:	79db      	ldrb	r3, [r3, #7]
 8000282:	3301      	adds	r3, #1
 8000284:	b2da      	uxtb	r2, r3
 8000286:	4b1a      	ldr	r3, [pc, #104]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000288:	71da      	strb	r2, [r3, #7]
        g_challenge_ctx.consecutive_losses++;
 800028a:	4b19      	ldr	r3, [pc, #100]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 800028c:	791b      	ldrb	r3, [r3, #4]
 800028e:	3301      	adds	r3, #1
 8000290:	b2da      	uxtb	r2, r3
 8000292:	4b17      	ldr	r3, [pc, #92]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 8000294:	711a      	strb	r2, [r3, #4]
 8000296:	e010      	b.n	80002ba <Challenge_ProcessGameResult+0xb6>
        // No score added for losses
    } else {
        // Draw
        g_challenge_ctx.games_drawn++;
 8000298:	4b15      	ldr	r3, [pc, #84]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 800029a:	7a1b      	ldrb	r3, [r3, #8]
 800029c:	3301      	adds	r3, #1
 800029e:	b2da      	uxtb	r2, r3
 80002a0:	4b13      	ldr	r3, [pc, #76]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 80002a2:	721a      	strb	r2, [r3, #8]
        g_challenge_ctx.consecutive_losses = 0;  // Reset consecutive losses
 80002a4:	4b12      	ldr	r3, [pc, #72]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	711a      	strb	r2, [r3, #4]
        g_challenge_ctx.total_score += player_score;  // Add score for draw
 80002aa:	4b11      	ldr	r3, [pc, #68]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 80002ac:	885a      	ldrh	r2, [r3, #2]
 80002ae:	7bbb      	ldrb	r3, [r7, #14]
 80002b0:	b29b      	uxth	r3, r3
 80002b2:	4413      	add	r3, r2
 80002b4:	b29a      	uxth	r2, r3
 80002b6:	4b0e      	ldr	r3, [pc, #56]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 80002b8:	805a      	strh	r2, [r3, #2]
    }

    // Update state based on conditions
    Challenge_UpdateState();
 80002ba:	f000 f867 	bl	800038c <Challenge_UpdateState>

    // Send status update to PC
    Challenge_SendStatusUpdate();
 80002be:	f000 f843 	bl	8000348 <Challenge_SendStatusUpdate>

    // Check for special conditions
    if (g_challenge_ctx.state == CHALLENGE_STATE_WIN) {
 80002c2:	4b0b      	ldr	r3, [pc, #44]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	2b02      	cmp	r3, #2
 80002c8:	d104      	bne.n	80002d4 <Challenge_ProcessGameResult+0xd0>
        Challenge_DisplayResult(CHALLENGE_WIN);
 80002ca:	2002      	movs	r0, #2
 80002cc:	f000 f878 	bl	80003c0 <Challenge_DisplayResult>
        return CHALLENGE_WIN;
 80002d0:	2302      	movs	r3, #2
 80002d2:	e009      	b.n	80002e8 <Challenge_ProcessGameResult+0xe4>
    } else if (g_challenge_ctx.state == CHALLENGE_STATE_GAME_OVER) {
 80002d4:	4b06      	ldr	r3, [pc, #24]	@ (80002f0 <Challenge_ProcessGameResult+0xec>)
 80002d6:	781b      	ldrb	r3, [r3, #0]
 80002d8:	2b03      	cmp	r3, #3
 80002da:	d104      	bne.n	80002e6 <Challenge_ProcessGameResult+0xe2>
        Challenge_DisplayResult(CHALLENGE_GAME_OVER);
 80002dc:	2003      	movs	r0, #3
 80002de:	f000 f86f 	bl	80003c0 <Challenge_DisplayResult>
        return CHALLENGE_GAME_OVER;
 80002e2:	2303      	movs	r3, #3
 80002e4:	e000      	b.n	80002e8 <Challenge_ProcessGameResult+0xe4>
    }

    return CHALLENGE_OK;
 80002e6:	2300      	movs	r3, #0
}
 80002e8:	4618      	mov	r0, r3
 80002ea:	3710      	adds	r7, #16
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bd80      	pop	{r7, pc}
 80002f0:	200000a0 	.word	0x200000a0

080002f4 <Challenge_GetState>:

/**
 * @brief Get current challenge state
 */
Challenge_State_t Challenge_GetState(void)
{
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
    return g_challenge_ctx.state;
 80002f8:	4b02      	ldr	r3, [pc, #8]	@ (8000304 <Challenge_GetState+0x10>)
 80002fa:	781b      	ldrb	r3, [r3, #0]
}
 80002fc:	4618      	mov	r0, r3
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr
 8000304:	200000a0 	.word	0x200000a0

08000308 <Challenge_IsWinConditionMet>:

/**
 * @brief Check if win condition is met
 */
bool Challenge_IsWinConditionMet(void)
{
 8000308:	b480      	push	{r7}
 800030a:	af00      	add	r7, sp, #0
    return (g_challenge_ctx.total_score >= CHALLENGE_WIN_SCORE);
 800030c:	4b05      	ldr	r3, [pc, #20]	@ (8000324 <Challenge_IsWinConditionMet+0x1c>)
 800030e:	885b      	ldrh	r3, [r3, #2]
 8000310:	2bbb      	cmp	r3, #187	@ 0xbb
 8000312:	bf8c      	ite	hi
 8000314:	2301      	movhi	r3, #1
 8000316:	2300      	movls	r3, #0
 8000318:	b2db      	uxtb	r3, r3
}
 800031a:	4618      	mov	r0, r3
 800031c:	46bd      	mov	sp, r7
 800031e:	bc80      	pop	{r7}
 8000320:	4770      	bx	lr
 8000322:	bf00      	nop
 8000324:	200000a0 	.word	0x200000a0

08000328 <Challenge_IsGameOverConditionMet>:

/**
 * @brief Check if game over condition is met
 */
bool Challenge_IsGameOverConditionMet(void)
{
 8000328:	b480      	push	{r7}
 800032a:	af00      	add	r7, sp, #0
    return (g_challenge_ctx.consecutive_losses >= CHALLENGE_MAX_LOSSES);
 800032c:	4b05      	ldr	r3, [pc, #20]	@ (8000344 <Challenge_IsGameOverConditionMet+0x1c>)
 800032e:	791b      	ldrb	r3, [r3, #4]
 8000330:	2b01      	cmp	r3, #1
 8000332:	bf8c      	ite	hi
 8000334:	2301      	movhi	r3, #1
 8000336:	2300      	movls	r3, #0
 8000338:	b2db      	uxtb	r3, r3
}
 800033a:	4618      	mov	r0, r3
 800033c:	46bd      	mov	sp, r7
 800033e:	bc80      	pop	{r7}
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	200000a0 	.word	0x200000a0

08000348 <Challenge_SendStatusUpdate>:

/**
 * @brief Send challenge status update to PC
 */
Challenge_Status_t Challenge_SendStatusUpdate(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
    // Use CMD_SCORE_UPDATE to send challenge status
    // game_result: 0=ongoing, 1=win, 2=game_over
    uint8_t game_result = 0;
 800034e:	2300      	movs	r3, #0
 8000350:	71fb      	strb	r3, [r7, #7]
    if (g_challenge_ctx.state == CHALLENGE_STATE_WIN) {
 8000352:	4b0d      	ldr	r3, [pc, #52]	@ (8000388 <Challenge_SendStatusUpdate+0x40>)
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	2b02      	cmp	r3, #2
 8000358:	d102      	bne.n	8000360 <Challenge_SendStatusUpdate+0x18>
        game_result = 1;
 800035a:	2301      	movs	r3, #1
 800035c:	71fb      	strb	r3, [r7, #7]
 800035e:	e005      	b.n	800036c <Challenge_SendStatusUpdate+0x24>
    } else if (g_challenge_ctx.state == CHALLENGE_STATE_GAME_OVER) {
 8000360:	4b09      	ldr	r3, [pc, #36]	@ (8000388 <Challenge_SendStatusUpdate+0x40>)
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	2b03      	cmp	r3, #3
 8000366:	d101      	bne.n	800036c <Challenge_SendStatusUpdate+0x24>
        game_result = 2;
 8000368:	2302      	movs	r3, #2
 800036a:	71fb      	strb	r3, [r7, #7]
    }

    Protocol_SendScoreUpdate(
 800036c:	4b06      	ldr	r3, [pc, #24]	@ (8000388 <Challenge_SendStatusUpdate+0x40>)
 800036e:	7998      	ldrb	r0, [r3, #6]
 8000370:	4b05      	ldr	r3, [pc, #20]	@ (8000388 <Challenge_SendStatusUpdate+0x40>)
 8000372:	79d9      	ldrb	r1, [r3, #7]
 8000374:	4b04      	ldr	r3, [pc, #16]	@ (8000388 <Challenge_SendStatusUpdate+0x40>)
 8000376:	885a      	ldrh	r2, [r3, #2]
 8000378:	79fb      	ldrb	r3, [r7, #7]
 800037a:	f002 fe6a 	bl	8003052 <Protocol_SendScoreUpdate>
        g_challenge_ctx.games_lost,
        g_challenge_ctx.total_score,
        game_result
    );

    return CHALLENGE_OK;
 800037e:	2300      	movs	r3, #0
}
 8000380:	4618      	mov	r0, r3
 8000382:	3708      	adds	r7, #8
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}
 8000388:	200000a0 	.word	0x200000a0

0800038c <Challenge_UpdateState>:

/**
 * @brief Update challenge state based on conditions
 */
static void Challenge_UpdateState(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0
    // Check win condition first
    if (Challenge_IsWinConditionMet()) {
 8000390:	f7ff ffba 	bl	8000308 <Challenge_IsWinConditionMet>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d003      	beq.n	80003a2 <Challenge_UpdateState+0x16>
        g_challenge_ctx.state = CHALLENGE_STATE_WIN;
 800039a:	4b08      	ldr	r3, [pc, #32]	@ (80003bc <Challenge_UpdateState+0x30>)
 800039c:	2202      	movs	r2, #2
 800039e:	701a      	strb	r2, [r3, #0]
        return;
 80003a0:	e00b      	b.n	80003ba <Challenge_UpdateState+0x2e>
    }

    // Check game over condition
    if (Challenge_IsGameOverConditionMet()) {
 80003a2:	f7ff ffc1 	bl	8000328 <Challenge_IsGameOverConditionMet>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d003      	beq.n	80003b4 <Challenge_UpdateState+0x28>
        g_challenge_ctx.state = CHALLENGE_STATE_GAME_OVER;
 80003ac:	4b03      	ldr	r3, [pc, #12]	@ (80003bc <Challenge_UpdateState+0x30>)
 80003ae:	2203      	movs	r2, #3
 80003b0:	701a      	strb	r2, [r3, #0]
        return;
 80003b2:	e002      	b.n	80003ba <Challenge_UpdateState+0x2e>
    }

    // Otherwise remain active
    g_challenge_ctx.state = CHALLENGE_STATE_ACTIVE;
 80003b4:	4b01      	ldr	r3, [pc, #4]	@ (80003bc <Challenge_UpdateState+0x30>)
 80003b6:	2201      	movs	r2, #1
 80003b8:	701a      	strb	r2, [r3, #0]
}
 80003ba:	bd80      	pop	{r7, pc}
 80003bc:	200000a0 	.word	0x200000a0

080003c0 <Challenge_DisplayResult>:

/**
 * @brief Display result on LED matrix
 */
static void Challenge_DisplayResult(Challenge_Status_t result)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b084      	sub	sp, #16
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	4603      	mov	r3, r0
 80003c8:	71fb      	strb	r3, [r7, #7]
    if (result == CHALLENGE_WIN) {
 80003ca:	79fb      	ldrb	r3, [r7, #7]
 80003cc:	2b02      	cmp	r3, #2
 80003ce:	d10a      	bne.n	80003e6 <Challenge_DisplayResult+0x26>
        // Display "WIN" on LED matrix
        LED_Text_Display("WIN", WS2812B_COLOR_GREEN);
 80003d0:	2300      	movs	r3, #0
 80003d2:	733b      	strb	r3, [r7, #12]
 80003d4:	23ff      	movs	r3, #255	@ 0xff
 80003d6:	737b      	strb	r3, [r7, #13]
 80003d8:	2300      	movs	r3, #0
 80003da:	73bb      	strb	r3, [r7, #14]
 80003dc:	68f9      	ldr	r1, [r7, #12]
 80003de:	480a      	ldr	r0, [pc, #40]	@ (8000408 <Challenge_DisplayResult+0x48>)
 80003e0:	f000 fd73 	bl	8000eca <LED_Text_Display>
    } else if (result == CHALLENGE_GAME_OVER) {
        // Display "OVER" on LED matrix
        LED_Text_Display("OVER", WS2812B_COLOR_RED);
    }
}
 80003e4:	e00c      	b.n	8000400 <Challenge_DisplayResult+0x40>
    } else if (result == CHALLENGE_GAME_OVER) {
 80003e6:	79fb      	ldrb	r3, [r7, #7]
 80003e8:	2b03      	cmp	r3, #3
 80003ea:	d109      	bne.n	8000400 <Challenge_DisplayResult+0x40>
        LED_Text_Display("OVER", WS2812B_COLOR_RED);
 80003ec:	23ff      	movs	r3, #255	@ 0xff
 80003ee:	723b      	strb	r3, [r7, #8]
 80003f0:	2300      	movs	r3, #0
 80003f2:	727b      	strb	r3, [r7, #9]
 80003f4:	2300      	movs	r3, #0
 80003f6:	72bb      	strb	r3, [r7, #10]
 80003f8:	68b9      	ldr	r1, [r7, #8]
 80003fa:	4804      	ldr	r0, [pc, #16]	@ (800040c <Challenge_DisplayResult+0x4c>)
 80003fc:	f000 fd65 	bl	8000eca <LED_Text_Display>
}
 8000400:	bf00      	nop
 8000402:	3710      	adds	r7, #16
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	080072d4 	.word	0x080072d4
 800040c:	080072d8 	.word	0x080072d8

08000410 <Game_Control_Init>:

/**
 * @brief Initialize game control module
 */
Game_Control_Status_t Game_Control_Init(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
    if (game_ctrl_ctx.initialized) {
 8000414:	4b0d      	ldr	r3, [pc, #52]	@ (800044c <Game_Control_Init+0x3c>)
 8000416:	7c1b      	ldrb	r3, [r3, #16]
 8000418:	2b00      	cmp	r3, #0
 800041a:	d001      	beq.n	8000420 <Game_Control_Init+0x10>
        return GAME_CTRL_OK;
 800041c:	2300      	movs	r3, #0
 800041e:	e013      	b.n	8000448 <Game_Control_Init+0x38>
    }

    // Initialize context
    memset(&game_ctrl_ctx, 0, sizeof(Game_Control_Context_t));
 8000420:	2214      	movs	r2, #20
 8000422:	2100      	movs	r1, #0
 8000424:	4809      	ldr	r0, [pc, #36]	@ (800044c <Game_Control_Init+0x3c>)
 8000426:	f006 fabb 	bl	80069a0 <memset>
    game_ctrl_ctx.state = GAME_CTRL_STATE_IDLE;
 800042a:	4b08      	ldr	r3, [pc, #32]	@ (800044c <Game_Control_Init+0x3c>)
 800042c:	2200      	movs	r2, #0
 800042e:	701a      	strb	r2, [r3, #0]
    game_ctrl_ctx.prev_state = GAME_CTRL_STATE_IDLE;
 8000430:	4b06      	ldr	r3, [pc, #24]	@ (800044c <Game_Control_Init+0x3c>)
 8000432:	2200      	movs	r2, #0
 8000434:	705a      	strb	r2, [r3, #1]
    game_ctrl_ctx.state_enter_time = HAL_GetTick();
 8000436:	f003 f8c1 	bl	80035bc <HAL_GetTick>
 800043a:	4603      	mov	r3, r0
 800043c:	4a03      	ldr	r2, [pc, #12]	@ (800044c <Game_Control_Init+0x3c>)
 800043e:	6053      	str	r3, [r2, #4]
    game_ctrl_ctx.initialized = true;
 8000440:	4b02      	ldr	r3, [pc, #8]	@ (800044c <Game_Control_Init+0x3c>)
 8000442:	2201      	movs	r2, #1
 8000444:	741a      	strb	r2, [r3, #16]

    return GAME_CTRL_OK;
 8000446:	2300      	movs	r3, #0
}
 8000448:	4618      	mov	r0, r3
 800044a:	bd80      	pop	{r7, pc}
 800044c:	200000b4 	.word	0x200000b4

08000450 <Game_Control_Start>:

/**
 * @brief Start new game
 */
Game_Control_Status_t Game_Control_Start(GameState_t* game_state)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
    if (!game_ctrl_ctx.initialized || !game_state) {
 8000458:	4b14      	ldr	r3, [pc, #80]	@ (80004ac <Game_Control_Start+0x5c>)
 800045a:	7c1b      	ldrb	r3, [r3, #16]
 800045c:	f083 0301 	eor.w	r3, r3, #1
 8000460:	b2db      	uxtb	r3, r3
 8000462:	2b00      	cmp	r3, #0
 8000464:	d102      	bne.n	800046c <Game_Control_Start+0x1c>
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	2b00      	cmp	r3, #0
 800046a:	d101      	bne.n	8000470 <Game_Control_Start+0x20>
        return GAME_CTRL_ERROR;
 800046c:	2301      	movs	r3, #1
 800046e:	e018      	b.n	80004a2 <Game_Control_Start+0x52>
    }

    // Can only start from IDLE or ENDED state
    if (game_ctrl_ctx.state != GAME_CTRL_STATE_IDLE &&
 8000470:	4b0e      	ldr	r3, [pc, #56]	@ (80004ac <Game_Control_Start+0x5c>)
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	2b00      	cmp	r3, #0
 8000476:	d005      	beq.n	8000484 <Game_Control_Start+0x34>
        game_ctrl_ctx.state != GAME_CTRL_STATE_ENDED) {
 8000478:	4b0c      	ldr	r3, [pc, #48]	@ (80004ac <Game_Control_Start+0x5c>)
 800047a:	781b      	ldrb	r3, [r3, #0]
    if (game_ctrl_ctx.state != GAME_CTRL_STATE_IDLE &&
 800047c:	2b03      	cmp	r3, #3
 800047e:	d001      	beq.n	8000484 <Game_Control_Start+0x34>
        return GAME_CTRL_INVALID_STATE;
 8000480:	2302      	movs	r3, #2
 8000482:	e00e      	b.n	80004a2 <Game_Control_Start+0x52>
    }

    // Initialize new game
    Othello_NewGame(game_state);
 8000484:	6878      	ldr	r0, [r7, #4]
 8000486:	f001 fcf9 	bl	8001e7c <Othello_NewGame>

    // Reset pause time tracking
    game_ctrl_ctx.total_pause_time = 0;
 800048a:	4b08      	ldr	r3, [pc, #32]	@ (80004ac <Game_Control_Start+0x5c>)
 800048c:	2200      	movs	r2, #0
 800048e:	60da      	str	r2, [r3, #12]
    game_ctrl_ctx.pause_start_time = 0;
 8000490:	4b06      	ldr	r3, [pc, #24]	@ (80004ac <Game_Control_Start+0x5c>)
 8000492:	2200      	movs	r2, #0
 8000494:	609a      	str	r2, [r3, #8]

    // Enter PLAYING state
    Game_Control_EnterState(GAME_CTRL_STATE_PLAYING);
 8000496:	2001      	movs	r0, #1
 8000498:	f000 f9ac 	bl	80007f4 <Game_Control_EnterState>

    // Send state update via protocol
    Game_Control_SendStateUpdate();
 800049c:	f000 f9c2 	bl	8000824 <Game_Control_SendStateUpdate>

    return GAME_CTRL_OK;
 80004a0:	2300      	movs	r3, #0
}
 80004a2:	4618      	mov	r0, r3
 80004a4:	3708      	adds	r7, #8
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	200000b4 	.word	0x200000b4

080004b0 <Game_Control_Pause>:

/**
 * @brief Pause game
 */
Game_Control_Status_t Game_Control_Pause(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
    if (!game_ctrl_ctx.initialized) {
 80004b4:	4b0d      	ldr	r3, [pc, #52]	@ (80004ec <Game_Control_Pause+0x3c>)
 80004b6:	7c1b      	ldrb	r3, [r3, #16]
 80004b8:	f083 0301 	eor.w	r3, r3, #1
 80004bc:	b2db      	uxtb	r3, r3
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <Game_Control_Pause+0x16>
        return GAME_CTRL_ERROR;
 80004c2:	2301      	movs	r3, #1
 80004c4:	e010      	b.n	80004e8 <Game_Control_Pause+0x38>
    }

    // Can only pause from PLAYING state
    if (game_ctrl_ctx.state != GAME_CTRL_STATE_PLAYING) {
 80004c6:	4b09      	ldr	r3, [pc, #36]	@ (80004ec <Game_Control_Pause+0x3c>)
 80004c8:	781b      	ldrb	r3, [r3, #0]
 80004ca:	2b01      	cmp	r3, #1
 80004cc:	d001      	beq.n	80004d2 <Game_Control_Pause+0x22>
        return GAME_CTRL_INVALID_STATE;
 80004ce:	2302      	movs	r3, #2
 80004d0:	e00a      	b.n	80004e8 <Game_Control_Pause+0x38>
    }

    // Record pause start time
    game_ctrl_ctx.pause_start_time = HAL_GetTick();
 80004d2:	f003 f873 	bl	80035bc <HAL_GetTick>
 80004d6:	4603      	mov	r3, r0
 80004d8:	4a04      	ldr	r2, [pc, #16]	@ (80004ec <Game_Control_Pause+0x3c>)
 80004da:	6093      	str	r3, [r2, #8]

    // Enter PAUSED state
    Game_Control_EnterState(GAME_CTRL_STATE_PAUSED);
 80004dc:	2002      	movs	r0, #2
 80004de:	f000 f989 	bl	80007f4 <Game_Control_EnterState>

    // Send state update via protocol
    Game_Control_SendStateUpdate();
 80004e2:	f000 f99f 	bl	8000824 <Game_Control_SendStateUpdate>

    return GAME_CTRL_OK;
 80004e6:	2300      	movs	r3, #0
}
 80004e8:	4618      	mov	r0, r3
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	200000b4 	.word	0x200000b4

080004f0 <Game_Control_Resume>:

/**
 * @brief Resume game
 */
Game_Control_Status_t Game_Control_Resume(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
    if (!game_ctrl_ctx.initialized) {
 80004f6:	4b14      	ldr	r3, [pc, #80]	@ (8000548 <Game_Control_Resume+0x58>)
 80004f8:	7c1b      	ldrb	r3, [r3, #16]
 80004fa:	f083 0301 	eor.w	r3, r3, #1
 80004fe:	b2db      	uxtb	r3, r3
 8000500:	2b00      	cmp	r3, #0
 8000502:	d001      	beq.n	8000508 <Game_Control_Resume+0x18>
        return GAME_CTRL_ERROR;
 8000504:	2301      	movs	r3, #1
 8000506:	e01b      	b.n	8000540 <Game_Control_Resume+0x50>
    }

    // Can only resume from PAUSED state
    if (game_ctrl_ctx.state != GAME_CTRL_STATE_PAUSED) {
 8000508:	4b0f      	ldr	r3, [pc, #60]	@ (8000548 <Game_Control_Resume+0x58>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	2b02      	cmp	r3, #2
 800050e:	d001      	beq.n	8000514 <Game_Control_Resume+0x24>
        return GAME_CTRL_INVALID_STATE;
 8000510:	2302      	movs	r3, #2
 8000512:	e015      	b.n	8000540 <Game_Control_Resume+0x50>
    }

    // Calculate pause duration and add to total
    uint32_t pause_duration = HAL_GetTick() - game_ctrl_ctx.pause_start_time;
 8000514:	f003 f852 	bl	80035bc <HAL_GetTick>
 8000518:	4602      	mov	r2, r0
 800051a:	4b0b      	ldr	r3, [pc, #44]	@ (8000548 <Game_Control_Resume+0x58>)
 800051c:	689b      	ldr	r3, [r3, #8]
 800051e:	1ad3      	subs	r3, r2, r3
 8000520:	607b      	str	r3, [r7, #4]
    game_ctrl_ctx.total_pause_time += pause_duration;
 8000522:	4b09      	ldr	r3, [pc, #36]	@ (8000548 <Game_Control_Resume+0x58>)
 8000524:	68da      	ldr	r2, [r3, #12]
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4413      	add	r3, r2
 800052a:	4a07      	ldr	r2, [pc, #28]	@ (8000548 <Game_Control_Resume+0x58>)
 800052c:	60d3      	str	r3, [r2, #12]
    game_ctrl_ctx.pause_start_time = 0;
 800052e:	4b06      	ldr	r3, [pc, #24]	@ (8000548 <Game_Control_Resume+0x58>)
 8000530:	2200      	movs	r2, #0
 8000532:	609a      	str	r2, [r3, #8]

    // Enter PLAYING state
    Game_Control_EnterState(GAME_CTRL_STATE_PLAYING);
 8000534:	2001      	movs	r0, #1
 8000536:	f000 f95d 	bl	80007f4 <Game_Control_EnterState>

    // Send state update via protocol
    Game_Control_SendStateUpdate();
 800053a:	f000 f973 	bl	8000824 <Game_Control_SendStateUpdate>

    return GAME_CTRL_OK;
 800053e:	2300      	movs	r3, #0
}
 8000540:	4618      	mov	r0, r3
 8000542:	3708      	adds	r7, #8
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	200000b4 	.word	0x200000b4

0800054c <Game_Control_End>:

/**
 * @brief End game
 */
Game_Control_Status_t Game_Control_End(GameState_t* game_state)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b084      	sub	sp, #16
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
    if (!game_ctrl_ctx.initialized || !game_state) {
 8000554:	4b1e      	ldr	r3, [pc, #120]	@ (80005d0 <Game_Control_End+0x84>)
 8000556:	7c1b      	ldrb	r3, [r3, #16]
 8000558:	f083 0301 	eor.w	r3, r3, #1
 800055c:	b2db      	uxtb	r3, r3
 800055e:	2b00      	cmp	r3, #0
 8000560:	d102      	bne.n	8000568 <Game_Control_End+0x1c>
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d101      	bne.n	800056c <Game_Control_End+0x20>
        return GAME_CTRL_ERROR;
 8000568:	2301      	movs	r3, #1
 800056a:	e02c      	b.n	80005c6 <Game_Control_End+0x7a>
    }

    // Can end from PLAYING or PAUSED state
    if (game_ctrl_ctx.state != GAME_CTRL_STATE_PLAYING &&
 800056c:	4b18      	ldr	r3, [pc, #96]	@ (80005d0 <Game_Control_End+0x84>)
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	2b01      	cmp	r3, #1
 8000572:	d005      	beq.n	8000580 <Game_Control_End+0x34>
        game_ctrl_ctx.state != GAME_CTRL_STATE_PAUSED) {
 8000574:	4b16      	ldr	r3, [pc, #88]	@ (80005d0 <Game_Control_End+0x84>)
 8000576:	781b      	ldrb	r3, [r3, #0]
    if (game_ctrl_ctx.state != GAME_CTRL_STATE_PLAYING &&
 8000578:	2b02      	cmp	r3, #2
 800057a:	d001      	beq.n	8000580 <Game_Control_End+0x34>
        return GAME_CTRL_INVALID_STATE;
 800057c:	2302      	movs	r3, #2
 800057e:	e022      	b.n	80005c6 <Game_Control_End+0x7a>
    }

    // If paused, finalize pause time
    if (game_ctrl_ctx.state == GAME_CTRL_STATE_PAUSED) {
 8000580:	4b13      	ldr	r3, [pc, #76]	@ (80005d0 <Game_Control_End+0x84>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	2b02      	cmp	r3, #2
 8000586:	d10f      	bne.n	80005a8 <Game_Control_End+0x5c>
        uint32_t pause_duration = HAL_GetTick() - game_ctrl_ctx.pause_start_time;
 8000588:	f003 f818 	bl	80035bc <HAL_GetTick>
 800058c:	4602      	mov	r2, r0
 800058e:	4b10      	ldr	r3, [pc, #64]	@ (80005d0 <Game_Control_End+0x84>)
 8000590:	689b      	ldr	r3, [r3, #8]
 8000592:	1ad3      	subs	r3, r2, r3
 8000594:	60fb      	str	r3, [r7, #12]
        game_ctrl_ctx.total_pause_time += pause_duration;
 8000596:	4b0e      	ldr	r3, [pc, #56]	@ (80005d0 <Game_Control_End+0x84>)
 8000598:	68da      	ldr	r2, [r3, #12]
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	4413      	add	r3, r2
 800059e:	4a0c      	ldr	r2, [pc, #48]	@ (80005d0 <Game_Control_End+0x84>)
 80005a0:	60d3      	str	r3, [r2, #12]
        game_ctrl_ctx.pause_start_time = 0;
 80005a2:	4b0b      	ldr	r3, [pc, #44]	@ (80005d0 <Game_Control_End+0x84>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	609a      	str	r2, [r3, #8]
    }

    // Mark game as ended
    if (game_state->status == GAME_STATUS_PLAYING) {
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d103      	bne.n	80005ba <Game_Control_End+0x6e>
        // Force game over if still playing
        game_state->status = GAME_STATUS_DRAW;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	2203      	movs	r2, #3
 80005b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }

    // Enter ENDED state
    Game_Control_EnterState(GAME_CTRL_STATE_ENDED);
 80005ba:	2003      	movs	r0, #3
 80005bc:	f000 f91a 	bl	80007f4 <Game_Control_EnterState>

    // Send state update via protocol
    Game_Control_SendStateUpdate();
 80005c0:	f000 f930 	bl	8000824 <Game_Control_SendStateUpdate>

    return GAME_CTRL_OK;
 80005c4:	2300      	movs	r3, #0
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	3710      	adds	r7, #16
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	200000b4 	.word	0x200000b4

080005d4 <Game_Control_Reset>:

/**
 * @brief Reset game (return to idle state)
 */
Game_Control_Status_t Game_Control_Reset(GameState_t* game_state)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
    if (!game_ctrl_ctx.initialized || !game_state) {
 80005dc:	4b0f      	ldr	r3, [pc, #60]	@ (800061c <Game_Control_Reset+0x48>)
 80005de:	7c1b      	ldrb	r3, [r3, #16]
 80005e0:	f083 0301 	eor.w	r3, r3, #1
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d102      	bne.n	80005f0 <Game_Control_Reset+0x1c>
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d101      	bne.n	80005f4 <Game_Control_Reset+0x20>
        return GAME_CTRL_ERROR;
 80005f0:	2301      	movs	r3, #1
 80005f2:	e00e      	b.n	8000612 <Game_Control_Reset+0x3e>
    }

    // Can reset from any state
    // Reset game state
    Othello_ResetState(game_state);
 80005f4:	6878      	ldr	r0, [r7, #4]
 80005f6:	f001 fe9a 	bl	800232e <Othello_ResetState>

    // Reset pause time tracking
    game_ctrl_ctx.total_pause_time = 0;
 80005fa:	4b08      	ldr	r3, [pc, #32]	@ (800061c <Game_Control_Reset+0x48>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	60da      	str	r2, [r3, #12]
    game_ctrl_ctx.pause_start_time = 0;
 8000600:	4b06      	ldr	r3, [pc, #24]	@ (800061c <Game_Control_Reset+0x48>)
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]

    // Enter IDLE state
    Game_Control_EnterState(GAME_CTRL_STATE_IDLE);
 8000606:	2000      	movs	r0, #0
 8000608:	f000 f8f4 	bl	80007f4 <Game_Control_EnterState>

    // Send state update via protocol
    Game_Control_SendStateUpdate();
 800060c:	f000 f90a 	bl	8000824 <Game_Control_SendStateUpdate>

    return GAME_CTRL_OK;
 8000610:	2300      	movs	r3, #0
}
 8000612:	4618      	mov	r0, r3
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	200000b4 	.word	0x200000b4

08000620 <Game_Control_HandleAction>:

/**
 * @brief Handle game control action
 */
Game_Control_Status_t Game_Control_HandleAction(Game_Control_Action_t action, GameState_t* game_state)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	6039      	str	r1, [r7, #0]
 800062a:	71fb      	strb	r3, [r7, #7]
    if (!game_ctrl_ctx.initialized || !game_state) {
 800062c:	4b21      	ldr	r3, [pc, #132]	@ (80006b4 <Game_Control_HandleAction+0x94>)
 800062e:	7c1b      	ldrb	r3, [r3, #16]
 8000630:	f083 0301 	eor.w	r3, r3, #1
 8000634:	b2db      	uxtb	r3, r3
 8000636:	2b00      	cmp	r3, #0
 8000638:	d102      	bne.n	8000640 <Game_Control_HandleAction+0x20>
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d101      	bne.n	8000644 <Game_Control_HandleAction+0x24>
        return GAME_CTRL_ERROR;
 8000640:	2301      	movs	r3, #1
 8000642:	e033      	b.n	80006ac <Game_Control_HandleAction+0x8c>
    }

    Game_Control_Status_t status = GAME_CTRL_OK;
 8000644:	2300      	movs	r3, #0
 8000646:	73fb      	strb	r3, [r7, #15]

    switch (action) {
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	3b01      	subs	r3, #1
 800064c:	2b04      	cmp	r3, #4
 800064e:	d829      	bhi.n	80006a4 <Game_Control_HandleAction+0x84>
 8000650:	a201      	add	r2, pc, #4	@ (adr r2, 8000658 <Game_Control_HandleAction+0x38>)
 8000652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000656:	bf00      	nop
 8000658:	0800066d 	.word	0x0800066d
 800065c:	08000679 	.word	0x08000679
 8000660:	08000683 	.word	0x08000683
 8000664:	0800068d 	.word	0x0800068d
 8000668:	08000699 	.word	0x08000699
        case GAME_ACTION_START:
            status = Game_Control_Start(game_state);
 800066c:	6838      	ldr	r0, [r7, #0]
 800066e:	f7ff feef 	bl	8000450 <Game_Control_Start>
 8000672:	4603      	mov	r3, r0
 8000674:	73fb      	strb	r3, [r7, #15]
            break;
 8000676:	e018      	b.n	80006aa <Game_Control_HandleAction+0x8a>

        case GAME_ACTION_PAUSE:
            status = Game_Control_Pause();
 8000678:	f7ff ff1a 	bl	80004b0 <Game_Control_Pause>
 800067c:	4603      	mov	r3, r0
 800067e:	73fb      	strb	r3, [r7, #15]
            break;
 8000680:	e013      	b.n	80006aa <Game_Control_HandleAction+0x8a>

        case GAME_ACTION_RESUME:
            status = Game_Control_Resume();
 8000682:	f7ff ff35 	bl	80004f0 <Game_Control_Resume>
 8000686:	4603      	mov	r3, r0
 8000688:	73fb      	strb	r3, [r7, #15]
            break;
 800068a:	e00e      	b.n	80006aa <Game_Control_HandleAction+0x8a>

        case GAME_ACTION_END:
            status = Game_Control_End(game_state);
 800068c:	6838      	ldr	r0, [r7, #0]
 800068e:	f7ff ff5d 	bl	800054c <Game_Control_End>
 8000692:	4603      	mov	r3, r0
 8000694:	73fb      	strb	r3, [r7, #15]
            break;
 8000696:	e008      	b.n	80006aa <Game_Control_HandleAction+0x8a>

        case GAME_ACTION_RESET:
            status = Game_Control_Reset(game_state);
 8000698:	6838      	ldr	r0, [r7, #0]
 800069a:	f7ff ff9b 	bl	80005d4 <Game_Control_Reset>
 800069e:	4603      	mov	r3, r0
 80006a0:	73fb      	strb	r3, [r7, #15]
            break;
 80006a2:	e002      	b.n	80006aa <Game_Control_HandleAction+0x8a>

        default:
            status = GAME_CTRL_INVALID_ACTION;
 80006a4:	2303      	movs	r3, #3
 80006a6:	73fb      	strb	r3, [r7, #15]
            break;
 80006a8:	bf00      	nop
    }

    return status;
 80006aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3710      	adds	r7, #16
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	200000b4 	.word	0x200000b4

080006b8 <Game_Control_HandleKey>:

/**
 * @brief Handle keypad input for game control
 */
bool Game_Control_HandleKey(Keypad_LogicalKey_t key, GameState_t* game_state)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
 80006be:	4603      	mov	r3, r0
 80006c0:	6039      	str	r1, [r7, #0]
 80006c2:	71fb      	strb	r3, [r7, #7]
    if (!game_ctrl_ctx.initialized || !game_state) {
 80006c4:	4b2f      	ldr	r3, [pc, #188]	@ (8000784 <Game_Control_HandleKey+0xcc>)
 80006c6:	7c1b      	ldrb	r3, [r3, #16]
 80006c8:	f083 0301 	eor.w	r3, r3, #1
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d102      	bne.n	80006d8 <Game_Control_HandleKey+0x20>
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d101      	bne.n	80006dc <Game_Control_HandleKey+0x24>
        return false;
 80006d8:	2300      	movs	r3, #0
 80006da:	e04e      	b.n	800077a <Game_Control_HandleKey+0xc2>
    }

    Game_Control_Status_t status = GAME_CTRL_OK;
 80006dc:	2300      	movs	r3, #0
 80006de:	73fb      	strb	r3, [r7, #15]
    bool handled = true;
 80006e0:	2301      	movs	r3, #1
 80006e2:	73bb      	strb	r3, [r7, #14]

    switch (key) {
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	2b0f      	cmp	r3, #15
 80006e8:	d83e      	bhi.n	8000768 <Game_Control_HandleKey+0xb0>
 80006ea:	a201      	add	r2, pc, #4	@ (adr r2, 80006f0 <Game_Control_HandleKey+0x38>)
 80006ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006f0:	08000731 	.word	0x08000731
 80006f4:	08000769 	.word	0x08000769
 80006f8:	08000769 	.word	0x08000769
 80006fc:	08000769 	.word	0x08000769
 8000700:	08000769 	.word	0x08000769
 8000704:	08000769 	.word	0x08000769
 8000708:	08000769 	.word	0x08000769
 800070c:	08000769 	.word	0x08000769
 8000710:	08000769 	.word	0x08000769
 8000714:	08000769 	.word	0x08000769
 8000718:	08000769 	.word	0x08000769
 800071c:	08000769 	.word	0x08000769
 8000720:	0800073d 	.word	0x0800073d
 8000724:	0800075d 	.word	0x0800075d
 8000728:	08000747 	.word	0x08000747
 800072c:	08000751 	.word	0x08000751
        case GAME_CTRL_KEY_START:  // Key '1'
            status = Game_Control_Start(game_state);
 8000730:	6838      	ldr	r0, [r7, #0]
 8000732:	f7ff fe8d 	bl	8000450 <Game_Control_Start>
 8000736:	4603      	mov	r3, r0
 8000738:	73fb      	strb	r3, [r7, #15]
            break;
 800073a:	e018      	b.n	800076e <Game_Control_HandleKey+0xb6>

        case GAME_CTRL_KEY_PAUSE:  // Key '*'
            status = Game_Control_Pause();
 800073c:	f7ff feb8 	bl	80004b0 <Game_Control_Pause>
 8000740:	4603      	mov	r3, r0
 8000742:	73fb      	strb	r3, [r7, #15]
            break;
 8000744:	e013      	b.n	800076e <Game_Control_HandleKey+0xb6>

        case GAME_CTRL_KEY_RESUME: // Key '#'
            status = Game_Control_Resume();
 8000746:	f7ff fed3 	bl	80004f0 <Game_Control_Resume>
 800074a:	4603      	mov	r3, r0
 800074c:	73fb      	strb	r3, [r7, #15]
            break;
 800074e:	e00e      	b.n	800076e <Game_Control_HandleKey+0xb6>

        case GAME_CTRL_KEY_END:    // Key 'D'
            status = Game_Control_End(game_state);
 8000750:	6838      	ldr	r0, [r7, #0]
 8000752:	f7ff fefb 	bl	800054c <Game_Control_End>
 8000756:	4603      	mov	r3, r0
 8000758:	73fb      	strb	r3, [r7, #15]
            break;
 800075a:	e008      	b.n	800076e <Game_Control_HandleKey+0xb6>

        case GAME_CTRL_KEY_RESET:  // Key '0'
            status = Game_Control_Reset(game_state);
 800075c:	6838      	ldr	r0, [r7, #0]
 800075e:	f7ff ff39 	bl	80005d4 <Game_Control_Reset>
 8000762:	4603      	mov	r3, r0
 8000764:	73fb      	strb	r3, [r7, #15]
            break;
 8000766:	e002      	b.n	800076e <Game_Control_HandleKey+0xb6>

        default:
            handled = false;
 8000768:	2300      	movs	r3, #0
 800076a:	73bb      	strb	r3, [r7, #14]
            break;
 800076c:	bf00      	nop
    }

    // If action failed due to invalid state, still consider key as handled
    // to prevent it from being processed by other handlers
    if (status == GAME_CTRL_INVALID_STATE) {
 800076e:	7bfb      	ldrb	r3, [r7, #15]
 8000770:	2b02      	cmp	r3, #2
 8000772:	d101      	bne.n	8000778 <Game_Control_HandleKey+0xc0>
        handled = true;
 8000774:	2301      	movs	r3, #1
 8000776:	73bb      	strb	r3, [r7, #14]
    }

    return handled;
 8000778:	7bbb      	ldrb	r3, [r7, #14]
}
 800077a:	4618      	mov	r0, r3
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200000b4 	.word	0x200000b4

08000788 <Game_Control_GetContext>:

/**
 * @brief Get game control context
 */
const Game_Control_Context_t* Game_Control_GetContext(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
    return &game_ctrl_ctx;
 800078c:	4b02      	ldr	r3, [pc, #8]	@ (8000798 <Game_Control_GetContext+0x10>)
}
 800078e:	4618      	mov	r0, r3
 8000790:	46bd      	mov	sp, r7
 8000792:	bc80      	pop	{r7}
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	200000b4 	.word	0x200000b4

0800079c <Game_Control_GetStateName>:

/**
 * @brief Get state name string (for debugging)
 */
const char* Game_Control_GetStateName(Game_Control_State_t state)
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 80007a6:	79fb      	ldrb	r3, [r7, #7]
 80007a8:	2b03      	cmp	r3, #3
 80007aa:	d813      	bhi.n	80007d4 <Game_Control_GetStateName+0x38>
 80007ac:	a201      	add	r2, pc, #4	@ (adr r2, 80007b4 <Game_Control_GetStateName+0x18>)
 80007ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007b2:	bf00      	nop
 80007b4:	080007c5 	.word	0x080007c5
 80007b8:	080007c9 	.word	0x080007c9
 80007bc:	080007cd 	.word	0x080007cd
 80007c0:	080007d1 	.word	0x080007d1
        case GAME_CTRL_STATE_IDLE:    return "IDLE";
 80007c4:	4b06      	ldr	r3, [pc, #24]	@ (80007e0 <Game_Control_GetStateName+0x44>)
 80007c6:	e006      	b.n	80007d6 <Game_Control_GetStateName+0x3a>
        case GAME_CTRL_STATE_PLAYING: return "PLAYING";
 80007c8:	4b06      	ldr	r3, [pc, #24]	@ (80007e4 <Game_Control_GetStateName+0x48>)
 80007ca:	e004      	b.n	80007d6 <Game_Control_GetStateName+0x3a>
        case GAME_CTRL_STATE_PAUSED:  return "PAUSED";
 80007cc:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <Game_Control_GetStateName+0x4c>)
 80007ce:	e002      	b.n	80007d6 <Game_Control_GetStateName+0x3a>
        case GAME_CTRL_STATE_ENDED:   return "ENDED";
 80007d0:	4b06      	ldr	r3, [pc, #24]	@ (80007ec <Game_Control_GetStateName+0x50>)
 80007d2:	e000      	b.n	80007d6 <Game_Control_GetStateName+0x3a>
        default:                      return "UNKNOWN";
 80007d4:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <Game_Control_GetStateName+0x54>)
    }
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	370c      	adds	r7, #12
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr
 80007e0:	08007360 	.word	0x08007360
 80007e4:	08007368 	.word	0x08007368
 80007e8:	08007370 	.word	0x08007370
 80007ec:	08007378 	.word	0x08007378
 80007f0:	08007380 	.word	0x08007380

080007f4 <Game_Control_EnterState>:

/**
 * @brief Enter new state (internal state transition)
 */
static void Game_Control_EnterState(Game_Control_State_t new_state)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	71fb      	strb	r3, [r7, #7]
    game_ctrl_ctx.prev_state = game_ctrl_ctx.state;
 80007fe:	4b08      	ldr	r3, [pc, #32]	@ (8000820 <Game_Control_EnterState+0x2c>)
 8000800:	781a      	ldrb	r2, [r3, #0]
 8000802:	4b07      	ldr	r3, [pc, #28]	@ (8000820 <Game_Control_EnterState+0x2c>)
 8000804:	705a      	strb	r2, [r3, #1]
    game_ctrl_ctx.state = new_state;
 8000806:	4a06      	ldr	r2, [pc, #24]	@ (8000820 <Game_Control_EnterState+0x2c>)
 8000808:	79fb      	ldrb	r3, [r7, #7]
 800080a:	7013      	strb	r3, [r2, #0]
    game_ctrl_ctx.state_enter_time = HAL_GetTick();
 800080c:	f002 fed6 	bl	80035bc <HAL_GetTick>
 8000810:	4603      	mov	r3, r0
 8000812:	4a03      	ldr	r2, [pc, #12]	@ (8000820 <Game_Control_EnterState+0x2c>)
 8000814:	6053      	str	r3, [r2, #4]
}
 8000816:	bf00      	nop
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	200000b4 	.word	0x200000b4

08000824 <Game_Control_SendStateUpdate>:

/**
 * @brief Send state update via protocol
 */
static void Game_Control_SendStateUpdate(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b090      	sub	sp, #64	@ 0x40
 8000828:	af00      	add	r7, sp, #0
    // Send game control state as debug message
    // In future, can define a dedicated protocol command for state updates
    char msg[64];
    snprintf(msg, sizeof(msg), "Game State: %s", Game_Control_GetStateName(game_ctrl_ctx.state));
 800082a:	4b09      	ldr	r3, [pc, #36]	@ (8000850 <Game_Control_SendStateUpdate+0x2c>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	4618      	mov	r0, r3
 8000830:	f7ff ffb4 	bl	800079c <Game_Control_GetStateName>
 8000834:	4603      	mov	r3, r0
 8000836:	4638      	mov	r0, r7
 8000838:	4a06      	ldr	r2, [pc, #24]	@ (8000854 <Game_Control_SendStateUpdate+0x30>)
 800083a:	2140      	movs	r1, #64	@ 0x40
 800083c:	f006 f87a 	bl	8006934 <sniprintf>
    Protocol_SendDebugMessage(msg);
 8000840:	463b      	mov	r3, r7
 8000842:	4618      	mov	r0, r3
 8000844:	f002 fbec 	bl	8003020 <Protocol_SendDebugMessage>
}
 8000848:	bf00      	nop
 800084a:	3740      	adds	r7, #64	@ 0x40
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	200000b4 	.word	0x200000b4
 8000854:	08007388 	.word	0x08007388

08000858 <Keypad_Init>:

/**
 * @brief Initialize keypad driver
 */
Keypad_Status_t Keypad_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
    // Check if already initialized
    if (keypad_driver.initialized) {
 800085e:	4b2c      	ldr	r3, [pc, #176]	@ (8000910 <Keypad_Init+0xb8>)
 8000860:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <Keypad_Init+0x14>
        return KEYPAD_OK;
 8000868:	2300      	movs	r3, #0
 800086a:	e04c      	b.n	8000906 <Keypad_Init+0xae>
    }

    // Initialize driver state
    memset(&keypad_driver, 0, sizeof(Keypad_Driver_t));
 800086c:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8000870:	2100      	movs	r1, #0
 8000872:	4827      	ldr	r0, [pc, #156]	@ (8000910 <Keypad_Init+0xb8>)
 8000874:	f006 f894 	bl	80069a0 <memset>

    // Set default configuration
    keypad_driver.debounce_time_ms = KEYPAD_DEBOUNCE_TIME_MS;
 8000878:	4b25      	ldr	r3, [pc, #148]	@ (8000910 <Keypad_Init+0xb8>)
 800087a:	220a      	movs	r2, #10
 800087c:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
    keypad_driver.longpress_time_ms = KEYPAD_LONG_PRESS_TIME_MS;
 8000880:	4b23      	ldr	r3, [pc, #140]	@ (8000910 <Keypad_Init+0xb8>)
 8000882:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000886:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c

    // Initialize all keys
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 800088a:	2300      	movs	r3, #0
 800088c:	71fb      	strb	r3, [r7, #7]
 800088e:	e01e      	b.n	80008ce <Keypad_Init+0x76>
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000890:	2300      	movs	r3, #0
 8000892:	71bb      	strb	r3, [r7, #6]
 8000894:	e015      	b.n	80008c2 <Keypad_Init+0x6a>
            Keypad_ResetKey(&keypad_driver.keys[row][col], row, col);
 8000896:	79f9      	ldrb	r1, [r7, #7]
 8000898:	79bb      	ldrb	r3, [r7, #6]
 800089a:	461a      	mov	r2, r3
 800089c:	0052      	lsls	r2, r2, #1
 800089e:	441a      	add	r2, r3
 80008a0:	0093      	lsls	r3, r2, #2
 80008a2:	461a      	mov	r2, r3
 80008a4:	460b      	mov	r3, r1
 80008a6:	005b      	lsls	r3, r3, #1
 80008a8:	440b      	add	r3, r1
 80008aa:	011b      	lsls	r3, r3, #4
 80008ac:	4413      	add	r3, r2
 80008ae:	4a18      	ldr	r2, [pc, #96]	@ (8000910 <Keypad_Init+0xb8>)
 80008b0:	4413      	add	r3, r2
 80008b2:	79ba      	ldrb	r2, [r7, #6]
 80008b4:	79f9      	ldrb	r1, [r7, #7]
 80008b6:	4618      	mov	r0, r3
 80008b8:	f000 fa9c 	bl	8000df4 <Keypad_ResetKey>
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 80008bc:	79bb      	ldrb	r3, [r7, #6]
 80008be:	3301      	adds	r3, #1
 80008c0:	71bb      	strb	r3, [r7, #6]
 80008c2:	79bb      	ldrb	r3, [r7, #6]
 80008c4:	2b03      	cmp	r3, #3
 80008c6:	d9e6      	bls.n	8000896 <Keypad_Init+0x3e>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	3301      	adds	r3, #1
 80008cc:	71fb      	strb	r3, [r7, #7]
 80008ce:	79fb      	ldrb	r3, [r7, #7]
 80008d0:	2b03      	cmp	r3, #3
 80008d2:	d9dd      	bls.n	8000890 <Keypad_Init+0x38>
        }
    }

    // Set all rows to high (inactive state)
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80008d4:	2300      	movs	r3, #0
 80008d6:	717b      	strb	r3, [r7, #5]
 80008d8:	e007      	b.n	80008ea <Keypad_Init+0x92>
        Keypad_SetRowState(row, GPIO_PIN_SET);
 80008da:	797b      	ldrb	r3, [r7, #5]
 80008dc:	2101      	movs	r1, #1
 80008de:	4618      	mov	r0, r3
 80008e0:	f000 f9b4 	bl	8000c4c <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80008e4:	797b      	ldrb	r3, [r7, #5]
 80008e6:	3301      	adds	r3, #1
 80008e8:	717b      	strb	r3, [r7, #5]
 80008ea:	797b      	ldrb	r3, [r7, #5]
 80008ec:	2b03      	cmp	r3, #3
 80008ee:	d9f4      	bls.n	80008da <Keypad_Init+0x82>
    }

    keypad_driver.last_scan_time = HAL_GetTick();
 80008f0:	f002 fe64 	bl	80035bc <HAL_GetTick>
 80008f4:	4603      	mov	r3, r0
 80008f6:	4a06      	ldr	r2, [pc, #24]	@ (8000910 <Keypad_Init+0xb8>)
 80008f8:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
    keypad_driver.initialized = true;
 80008fc:	4b04      	ldr	r3, [pc, #16]	@ (8000910 <Keypad_Init+0xb8>)
 80008fe:	2201      	movs	r2, #1
 8000900:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c

    return KEYPAD_OK;
 8000904:	2300      	movs	r3, #0
}
 8000906:	4618      	mov	r0, r3
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	200000c8 	.word	0x200000c8

08000914 <Keypad_Scan>:

/**
 * @brief Perform one keypad scan cycle
 */
void Keypad_Scan(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b086      	sub	sp, #24
 8000918:	af00      	add	r7, sp, #0
    if (!keypad_driver.initialized) {
 800091a:	4b62      	ldr	r3, [pc, #392]	@ (8000aa4 <Keypad_Scan+0x190>)
 800091c:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8000920:	f083 0301 	eor.w	r3, r3, #1
 8000924:	b2db      	uxtb	r3, r3
 8000926:	2b00      	cmp	r3, #0
 8000928:	f040 80b7 	bne.w	8000a9a <Keypad_Scan+0x186>
        return;
    }

    uint32_t current_time = HAL_GetTick();
 800092c:	f002 fe46 	bl	80035bc <HAL_GetTick>
 8000930:	6138      	str	r0, [r7, #16]
    keypad_driver.total_scans++;
 8000932:	4b5c      	ldr	r3, [pc, #368]	@ (8000aa4 <Keypad_Scan+0x190>)
 8000934:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8000938:	3301      	adds	r3, #1
 800093a:	4a5a      	ldr	r2, [pc, #360]	@ (8000aa4 <Keypad_Scan+0x190>)
 800093c:	f8c2 3194 	str.w	r3, [r2, #404]	@ 0x194

    // Scan each row
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000940:	2300      	movs	r3, #0
 8000942:	75fb      	strb	r3, [r7, #23]
 8000944:	e092      	b.n	8000a6c <Keypad_Scan+0x158>
        // Set current row low, others high
        for (uint8_t r = 0; r < KEYPAD_ROWS; r++) {
 8000946:	2300      	movs	r3, #0
 8000948:	75bb      	strb	r3, [r7, #22]
 800094a:	e00f      	b.n	800096c <Keypad_Scan+0x58>
            Keypad_SetRowState(r, (r == row) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800094c:	7dba      	ldrb	r2, [r7, #22]
 800094e:	7dfb      	ldrb	r3, [r7, #23]
 8000950:	429a      	cmp	r2, r3
 8000952:	bf14      	ite	ne
 8000954:	2301      	movne	r3, #1
 8000956:	2300      	moveq	r3, #0
 8000958:	b2db      	uxtb	r3, r3
 800095a:	461a      	mov	r2, r3
 800095c:	7dbb      	ldrb	r3, [r7, #22]
 800095e:	4611      	mov	r1, r2
 8000960:	4618      	mov	r0, r3
 8000962:	f000 f973 	bl	8000c4c <Keypad_SetRowState>
        for (uint8_t r = 0; r < KEYPAD_ROWS; r++) {
 8000966:	7dbb      	ldrb	r3, [r7, #22]
 8000968:	3301      	adds	r3, #1
 800096a:	75bb      	strb	r3, [r7, #22]
 800096c:	7dbb      	ldrb	r3, [r7, #22]
 800096e:	2b03      	cmp	r3, #3
 8000970:	d9ec      	bls.n	800094c <Keypad_Scan+0x38>
        }

        // Allow settling time
        Keypad_DelayUs(KEYPAD_ROW_SETUP_DELAY_US);
 8000972:	2002      	movs	r0, #2
 8000974:	f000 fa5e 	bl	8000e34 <Keypad_DelayUs>

        // Read all columns for this row
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000978:	2300      	movs	r3, #0
 800097a:	757b      	strb	r3, [r7, #21]
 800097c:	e070      	b.n	8000a60 <Keypad_Scan+0x14c>
            GPIO_PinState col_state = Keypad_ReadColumn(col);
 800097e:	7d7b      	ldrb	r3, [r7, #21]
 8000980:	4618      	mov	r0, r3
 8000982:	f000 f983 	bl	8000c8c <Keypad_ReadColumn>
 8000986:	4603      	mov	r3, r0
 8000988:	73fb      	strb	r3, [r7, #15]
            bool current_pressed = (col_state == GPIO_PIN_RESET); // Active low
 800098a:	7bfb      	ldrb	r3, [r7, #15]
 800098c:	2b00      	cmp	r3, #0
 800098e:	bf0c      	ite	eq
 8000990:	2301      	moveq	r3, #1
 8000992:	2300      	movne	r3, #0
 8000994:	73bb      	strb	r3, [r7, #14]

            Key_t* key = &keypad_driver.keys[row][col];
 8000996:	7df9      	ldrb	r1, [r7, #23]
 8000998:	7d7b      	ldrb	r3, [r7, #21]
 800099a:	461a      	mov	r2, r3
 800099c:	0052      	lsls	r2, r2, #1
 800099e:	441a      	add	r2, r3
 80009a0:	0093      	lsls	r3, r2, #2
 80009a2:	461a      	mov	r2, r3
 80009a4:	460b      	mov	r3, r1
 80009a6:	005b      	lsls	r3, r3, #1
 80009a8:	440b      	add	r3, r1
 80009aa:	011b      	lsls	r3, r3, #4
 80009ac:	4413      	add	r3, r2
 80009ae:	4a3d      	ldr	r2, [pc, #244]	@ (8000aa4 <Keypad_Scan+0x190>)
 80009b0:	4413      	add	r3, r2
 80009b2:	60bb      	str	r3, [r7, #8]

            // Process debouncing and state changes
            if (Keypad_ProcessDebounce(key, current_pressed)) {
 80009b4:	7bbb      	ldrb	r3, [r7, #14]
 80009b6:	4619      	mov	r1, r3
 80009b8:	68b8      	ldr	r0, [r7, #8]
 80009ba:	f000 f987 	bl	8000ccc <Keypad_ProcessDebounce>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d016      	beq.n	80009f2 <Keypad_Scan+0xde>
                // State change detected, add to event queue
                Keypad_AddEvent(key);
 80009c4:	68b8      	ldr	r0, [r7, #8]
 80009c6:	f000 f9c7 	bl	8000d58 <Keypad_AddEvent>
                keypad_driver.total_events++;
 80009ca:	4b36      	ldr	r3, [pc, #216]	@ (8000aa4 <Keypad_Scan+0x190>)
 80009cc:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 80009d0:	3301      	adds	r3, #1
 80009d2:	4a34      	ldr	r2, [pc, #208]	@ (8000aa4 <Keypad_Scan+0x190>)
 80009d4:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198

                // Call user callback if registered
                if (keypad_driver.callback) {
 80009d8:	4b32      	ldr	r3, [pc, #200]	@ (8000aa4 <Keypad_Scan+0x190>)
 80009da:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d007      	beq.n	80009f2 <Keypad_Scan+0xde>
                    keypad_driver.callback(row, col, key->state);
 80009e2:	4b30      	ldr	r3, [pc, #192]	@ (8000aa4 <Keypad_Scan+0x190>)
 80009e4:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 80009e8:	68ba      	ldr	r2, [r7, #8]
 80009ea:	7892      	ldrb	r2, [r2, #2]
 80009ec:	7d79      	ldrb	r1, [r7, #21]
 80009ee:	7df8      	ldrb	r0, [r7, #23]
 80009f0:	4798      	blx	r3
                }
            }

            // Update long press detection
            if (key->state == KEY_PRESSED && current_pressed) {
 80009f2:	68bb      	ldr	r3, [r7, #8]
 80009f4:	789b      	ldrb	r3, [r3, #2]
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d12f      	bne.n	8000a5a <Keypad_Scan+0x146>
 80009fa:	7bbb      	ldrb	r3, [r7, #14]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d02c      	beq.n	8000a5a <Keypad_Scan+0x146>
                uint32_t press_duration = current_time - key->press_timestamp;
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	1ad3      	subs	r3, r2, r3
 8000a08:	607b      	str	r3, [r7, #4]
                if (press_duration >= keypad_driver.longpress_time_ms &&
 8000a0a:	4b26      	ldr	r3, [pc, #152]	@ (8000aa4 <Keypad_Scan+0x190>)
 8000a0c:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8000a10:	687a      	ldr	r2, [r7, #4]
 8000a12:	429a      	cmp	r2, r3
 8000a14:	d321      	bcc.n	8000a5a <Keypad_Scan+0x146>
                    key->state != KEY_LONG_PRESSED) {
 8000a16:	68bb      	ldr	r3, [r7, #8]
 8000a18:	789b      	ldrb	r3, [r3, #2]
                if (press_duration >= keypad_driver.longpress_time_ms &&
 8000a1a:	2b02      	cmp	r3, #2
 8000a1c:	d01d      	beq.n	8000a5a <Keypad_Scan+0x146>

                    key->prev_state = key->state;
 8000a1e:	68bb      	ldr	r3, [r7, #8]
 8000a20:	789a      	ldrb	r2, [r3, #2]
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	70da      	strb	r2, [r3, #3]
                    key->state = KEY_LONG_PRESSED;
 8000a26:	68bb      	ldr	r3, [r7, #8]
 8000a28:	2202      	movs	r2, #2
 8000a2a:	709a      	strb	r2, [r3, #2]

                    Keypad_AddEvent(key);
 8000a2c:	68b8      	ldr	r0, [r7, #8]
 8000a2e:	f000 f993 	bl	8000d58 <Keypad_AddEvent>
                    keypad_driver.total_events++;
 8000a32:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa4 <Keypad_Scan+0x190>)
 8000a34:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8000a38:	3301      	adds	r3, #1
 8000a3a:	4a1a      	ldr	r2, [pc, #104]	@ (8000aa4 <Keypad_Scan+0x190>)
 8000a3c:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198

                    if (keypad_driver.callback) {
 8000a40:	4b18      	ldr	r3, [pc, #96]	@ (8000aa4 <Keypad_Scan+0x190>)
 8000a42:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d007      	beq.n	8000a5a <Keypad_Scan+0x146>
                        keypad_driver.callback(row, col, key->state);
 8000a4a:	4b16      	ldr	r3, [pc, #88]	@ (8000aa4 <Keypad_Scan+0x190>)
 8000a4c:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 8000a50:	68ba      	ldr	r2, [r7, #8]
 8000a52:	7892      	ldrb	r2, [r2, #2]
 8000a54:	7d79      	ldrb	r1, [r7, #21]
 8000a56:	7df8      	ldrb	r0, [r7, #23]
 8000a58:	4798      	blx	r3
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000a5a:	7d7b      	ldrb	r3, [r7, #21]
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	757b      	strb	r3, [r7, #21]
 8000a60:	7d7b      	ldrb	r3, [r7, #21]
 8000a62:	2b03      	cmp	r3, #3
 8000a64:	d98b      	bls.n	800097e <Keypad_Scan+0x6a>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000a66:	7dfb      	ldrb	r3, [r7, #23]
 8000a68:	3301      	adds	r3, #1
 8000a6a:	75fb      	strb	r3, [r7, #23]
 8000a6c:	7dfb      	ldrb	r3, [r7, #23]
 8000a6e:	2b03      	cmp	r3, #3
 8000a70:	f67f af69 	bls.w	8000946 <Keypad_Scan+0x32>
            }
        }
    }

    // Restore all rows to high
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000a74:	2300      	movs	r3, #0
 8000a76:	753b      	strb	r3, [r7, #20]
 8000a78:	e007      	b.n	8000a8a <Keypad_Scan+0x176>
        Keypad_SetRowState(row, GPIO_PIN_SET);
 8000a7a:	7d3b      	ldrb	r3, [r7, #20]
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f000 f8e4 	bl	8000c4c <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000a84:	7d3b      	ldrb	r3, [r7, #20]
 8000a86:	3301      	adds	r3, #1
 8000a88:	753b      	strb	r3, [r7, #20]
 8000a8a:	7d3b      	ldrb	r3, [r7, #20]
 8000a8c:	2b03      	cmp	r3, #3
 8000a8e:	d9f4      	bls.n	8000a7a <Keypad_Scan+0x166>
    }

    keypad_driver.last_scan_time = current_time;
 8000a90:	4a04      	ldr	r2, [pc, #16]	@ (8000aa4 <Keypad_Scan+0x190>)
 8000a92:	693b      	ldr	r3, [r7, #16]
 8000a94:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 8000a98:	e000      	b.n	8000a9c <Keypad_Scan+0x188>
        return;
 8000a9a:	bf00      	nop
}
 8000a9c:	3718      	adds	r7, #24
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	200000c8 	.word	0x200000c8

08000aa8 <Keypad_GetKey>:

/**
 * @brief Get next key event from queue
 */
Key_t Keypad_GetKey(void)
{
 8000aa8:	b490      	push	{r4, r7}
 8000aaa:	b088      	sub	sp, #32
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
    Key_t empty_key = {0, 0, KEY_RELEASED, KEY_RELEASED, 0, 0};  /* 6 fields: row, col, state, prev_state, press_timestamp, debounce_timer */
 8000ab0:	f107 0314 	add.w	r3, r7, #20
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	605a      	str	r2, [r3, #4]
 8000aba:	609a      	str	r2, [r3, #8]

    if (!keypad_driver.initialized || keypad_driver.queue_count == 0) {
 8000abc:	4b25      	ldr	r3, [pc, #148]	@ (8000b54 <Keypad_GetKey+0xac>)
 8000abe:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8000ac2:	f083 0301 	eor.w	r3, r3, #1
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d104      	bne.n	8000ad6 <Keypad_GetKey+0x2e>
 8000acc:	4b21      	ldr	r3, [pc, #132]	@ (8000b54 <Keypad_GetKey+0xac>)
 8000ace:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d108      	bne.n	8000ae8 <Keypad_GetKey+0x40>
        return empty_key;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	461c      	mov	r4, r3
 8000ada:	f107 0314 	add.w	r3, r7, #20
 8000ade:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000ae2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000ae6:	e02f      	b.n	8000b48 <Keypad_GetKey+0xa0>
    }

    // Get event from queue
    Key_t event = keypad_driver.event_queue[keypad_driver.queue_tail];
 8000ae8:	4b1a      	ldr	r3, [pc, #104]	@ (8000b54 <Keypad_GetKey+0xac>)
 8000aea:	f893 3181 	ldrb.w	r3, [r3, #385]	@ 0x181
 8000aee:	4619      	mov	r1, r3
 8000af0:	4a18      	ldr	r2, [pc, #96]	@ (8000b54 <Keypad_GetKey+0xac>)
 8000af2:	460b      	mov	r3, r1
 8000af4:	005b      	lsls	r3, r3, #1
 8000af6:	440b      	add	r3, r1
 8000af8:	009b      	lsls	r3, r3, #2
 8000afa:	4413      	add	r3, r2
 8000afc:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8000b00:	f107 0308 	add.w	r3, r7, #8
 8000b04:	ca07      	ldmia	r2, {r0, r1, r2}
 8000b06:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Update queue pointers
    keypad_driver.queue_tail = (keypad_driver.queue_tail + 1) % KEYPAD_EVENT_QUEUE_SIZE;
 8000b0a:	4b12      	ldr	r3, [pc, #72]	@ (8000b54 <Keypad_GetKey+0xac>)
 8000b0c:	f893 3181 	ldrb.w	r3, [r3, #385]	@ 0x181
 8000b10:	3301      	adds	r3, #1
 8000b12:	425a      	negs	r2, r3
 8000b14:	f003 030f 	and.w	r3, r3, #15
 8000b18:	f002 020f 	and.w	r2, r2, #15
 8000b1c:	bf58      	it	pl
 8000b1e:	4253      	negpl	r3, r2
 8000b20:	b2da      	uxtb	r2, r3
 8000b22:	4b0c      	ldr	r3, [pc, #48]	@ (8000b54 <Keypad_GetKey+0xac>)
 8000b24:	f883 2181 	strb.w	r2, [r3, #385]	@ 0x181
    keypad_driver.queue_count--;
 8000b28:	4b0a      	ldr	r3, [pc, #40]	@ (8000b54 <Keypad_GetKey+0xac>)
 8000b2a:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 8000b2e:	3b01      	subs	r3, #1
 8000b30:	b2da      	uxtb	r2, r3
 8000b32:	4b08      	ldr	r3, [pc, #32]	@ (8000b54 <Keypad_GetKey+0xac>)
 8000b34:	f883 2182 	strb.w	r2, [r3, #386]	@ 0x182

    return event;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	461c      	mov	r4, r3
 8000b3c:	f107 0308 	add.w	r3, r7, #8
 8000b40:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000b44:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	3720      	adds	r7, #32
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bc90      	pop	{r4, r7}
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	200000c8 	.word	0x200000c8

08000b58 <Keypad_Register_Callback>:

/**
 * @brief Register callback function for key events
 */
Keypad_Status_t Keypad_Register_Callback(Keypad_Callback_t callback)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
    if (!keypad_driver.initialized) {
 8000b60:	4b09      	ldr	r3, [pc, #36]	@ (8000b88 <Keypad_Register_Callback+0x30>)
 8000b62:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8000b66:	f083 0301 	eor.w	r3, r3, #1
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <Keypad_Register_Callback+0x1c>
        return KEYPAD_ERROR;
 8000b70:	2301      	movs	r3, #1
 8000b72:	e004      	b.n	8000b7e <Keypad_Register_Callback+0x26>
    }

    keypad_driver.callback = callback;
 8000b74:	4a04      	ldr	r2, [pc, #16]	@ (8000b88 <Keypad_Register_Callback+0x30>)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	f8c2 3184 	str.w	r3, [r2, #388]	@ 0x184
    return KEYPAD_OK;
 8000b7c:	2300      	movs	r3, #0
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr
 8000b88:	200000c8 	.word	0x200000c8

08000b8c <Keypad_Quick_Check>:

/**
 * @brief Quick check if any key is pressed
 */
bool Keypad_Quick_Check(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
    if (!keypad_driver.initialized) {
 8000b92:	4b21      	ldr	r3, [pc, #132]	@ (8000c18 <Keypad_Quick_Check+0x8c>)
 8000b94:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8000b98:	f083 0301 	eor.w	r3, r3, #1
 8000b9c:	b2db      	uxtb	r3, r3
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <Keypad_Quick_Check+0x1a>
        return false;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	e034      	b.n	8000c10 <Keypad_Quick_Check+0x84>
    }

    // Set all rows low
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	71fb      	strb	r3, [r7, #7]
 8000baa:	e007      	b.n	8000bbc <Keypad_Quick_Check+0x30>
        Keypad_SetRowState(row, GPIO_PIN_RESET);
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f000 f84b 	bl	8000c4c <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	3301      	adds	r3, #1
 8000bba:	71fb      	strb	r3, [r7, #7]
 8000bbc:	79fb      	ldrb	r3, [r7, #7]
 8000bbe:	2b03      	cmp	r3, #3
 8000bc0:	d9f4      	bls.n	8000bac <Keypad_Quick_Check+0x20>
    }

    // Small delay for settling
    Keypad_DelayUs(5);
 8000bc2:	2005      	movs	r0, #5
 8000bc4:	f000 f936 	bl	8000e34 <Keypad_DelayUs>

    // Check if any column is low
    bool any_pressed = false;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	71bb      	strb	r3, [r7, #6]
    for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000bcc:	2300      	movs	r3, #0
 8000bce:	717b      	strb	r3, [r7, #5]
 8000bd0:	e00c      	b.n	8000bec <Keypad_Quick_Check+0x60>
        if (Keypad_ReadColumn(col) == GPIO_PIN_RESET) {
 8000bd2:	797b      	ldrb	r3, [r7, #5]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f000 f859 	bl	8000c8c <Keypad_ReadColumn>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d102      	bne.n	8000be6 <Keypad_Quick_Check+0x5a>
            any_pressed = true;
 8000be0:	2301      	movs	r3, #1
 8000be2:	71bb      	strb	r3, [r7, #6]
            break;
 8000be4:	e005      	b.n	8000bf2 <Keypad_Quick_Check+0x66>
    for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000be6:	797b      	ldrb	r3, [r7, #5]
 8000be8:	3301      	adds	r3, #1
 8000bea:	717b      	strb	r3, [r7, #5]
 8000bec:	797b      	ldrb	r3, [r7, #5]
 8000bee:	2b03      	cmp	r3, #3
 8000bf0:	d9ef      	bls.n	8000bd2 <Keypad_Quick_Check+0x46>
        }
    }

    // Restore all rows to high
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	713b      	strb	r3, [r7, #4]
 8000bf6:	e007      	b.n	8000c08 <Keypad_Quick_Check+0x7c>
        Keypad_SetRowState(row, GPIO_PIN_SET);
 8000bf8:	793b      	ldrb	r3, [r7, #4]
 8000bfa:	2101      	movs	r1, #1
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f000 f825 	bl	8000c4c <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000c02:	793b      	ldrb	r3, [r7, #4]
 8000c04:	3301      	adds	r3, #1
 8000c06:	713b      	strb	r3, [r7, #4]
 8000c08:	793b      	ldrb	r3, [r7, #4]
 8000c0a:	2b03      	cmp	r3, #3
 8000c0c:	d9f4      	bls.n	8000bf8 <Keypad_Quick_Check+0x6c>
    }

    return any_pressed;
 8000c0e:	79bb      	ldrb	r3, [r7, #6]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	200000c8 	.word	0x200000c8

08000c1c <Keypad_Scan_Task>:

/**
 * @brief Keypad scan task for interrupt-driven operation
 */
void Keypad_Scan_Task(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
    static uint32_t last_scan = 0;
    uint32_t current_time = HAL_GetTick();
 8000c22:	f002 fccb 	bl	80035bc <HAL_GetTick>
 8000c26:	6078      	str	r0, [r7, #4]

    // Check if enough time has passed since last scan
    if (current_time - last_scan >= KEYPAD_SCAN_INTERVAL_MS) {
 8000c28:	4b07      	ldr	r3, [pc, #28]	@ (8000c48 <Keypad_Scan_Task+0x2c>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	687a      	ldr	r2, [r7, #4]
 8000c2e:	1ad3      	subs	r3, r2, r3
 8000c30:	2b04      	cmp	r3, #4
 8000c32:	d904      	bls.n	8000c3e <Keypad_Scan_Task+0x22>
        Keypad_Scan();
 8000c34:	f7ff fe6e 	bl	8000914 <Keypad_Scan>
        last_scan = current_time;
 8000c38:	4a03      	ldr	r2, [pc, #12]	@ (8000c48 <Keypad_Scan_Task+0x2c>)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6013      	str	r3, [r2, #0]
    }
}
 8000c3e:	bf00      	nop
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000268 	.word	0x20000268

08000c4c <Keypad_SetRowState>:

/**
 * @brief Set row pin state
 */
static void Keypad_SetRowState(uint8_t row, GPIO_PinState state)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	460a      	mov	r2, r1
 8000c56:	71fb      	strb	r3, [r7, #7]
 8000c58:	4613      	mov	r3, r2
 8000c5a:	71bb      	strb	r3, [r7, #6]
    if (row < KEYPAD_ROWS) {
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	2b03      	cmp	r3, #3
 8000c60:	d80b      	bhi.n	8000c7a <Keypad_SetRowState+0x2e>
        HAL_GPIO_WritePin(row_ports[row], row_pins[row], state);
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	4a07      	ldr	r2, [pc, #28]	@ (8000c84 <Keypad_SetRowState+0x38>)
 8000c66:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	4a06      	ldr	r2, [pc, #24]	@ (8000c88 <Keypad_SetRowState+0x3c>)
 8000c6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c72:	79ba      	ldrb	r2, [r7, #6]
 8000c74:	4619      	mov	r1, r3
 8000c76:	f003 fa1a 	bl	80040ae <HAL_GPIO_WritePin>
    }
}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	20000000 	.word	0x20000000
 8000c88:	08007430 	.word	0x08007430

08000c8c <Keypad_ReadColumn>:

/**
 * @brief Read column pin state
 */
static GPIO_PinState Keypad_ReadColumn(uint8_t col)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	71fb      	strb	r3, [r7, #7]
    if (col < KEYPAD_COLS) {
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	2b03      	cmp	r3, #3
 8000c9a:	d80d      	bhi.n	8000cb8 <Keypad_ReadColumn+0x2c>
        return HAL_GPIO_ReadPin(col_ports[col], col_pins[col]);
 8000c9c:	79fb      	ldrb	r3, [r7, #7]
 8000c9e:	4a09      	ldr	r2, [pc, #36]	@ (8000cc4 <Keypad_ReadColumn+0x38>)
 8000ca0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	4908      	ldr	r1, [pc, #32]	@ (8000cc8 <Keypad_ReadColumn+0x3c>)
 8000ca8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000cac:	4619      	mov	r1, r3
 8000cae:	4610      	mov	r0, r2
 8000cb0:	f003 f9e6 	bl	8004080 <HAL_GPIO_ReadPin>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	e000      	b.n	8000cba <Keypad_ReadColumn+0x2e>
    }
    return GPIO_PIN_SET;
 8000cb8:	2301      	movs	r3, #1
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	20000010 	.word	0x20000010
 8000cc8:	08007438 	.word	0x08007438

08000ccc <Keypad_ProcessDebounce>:
/**
 * @brief Process debouncing for a key
 * @note Press: wait 10ms for stability, Release: immediate response
 */
static bool Keypad_ProcessDebounce(Key_t* key, bool current_pressed)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	460b      	mov	r3, r1
 8000cd6:	70fb      	strb	r3, [r7, #3]
    uint32_t current_time = HAL_GetTick();
 8000cd8:	f002 fc70 	bl	80035bc <HAL_GetTick>
 8000cdc:	60b8      	str	r0, [r7, #8]
    bool state_changed = false;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	73fb      	strb	r3, [r7, #15]

    if (current_pressed) {
 8000ce2:	78fb      	ldrb	r3, [r7, #3]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d01d      	beq.n	8000d24 <Keypad_ProcessDebounce+0x58>
        // Key is currently pressed
        if (key->state == KEY_RELEASED) {
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	789b      	ldrb	r3, [r3, #2]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d12d      	bne.n	8000d4c <Keypad_ProcessDebounce+0x80>
            // Transition from released to pressed
            if (key->debounce_timer == 0) {
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	689b      	ldr	r3, [r3, #8]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d103      	bne.n	8000d00 <Keypad_ProcessDebounce+0x34>
                // First detection of press, start timer
                key->debounce_timer = current_time;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	68ba      	ldr	r2, [r7, #8]
 8000cfc:	609a      	str	r2, [r3, #8]
 8000cfe:	e025      	b.n	8000d4c <Keypad_ProcessDebounce+0x80>
            } else if (current_time - key->debounce_timer >= 10) {
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	689b      	ldr	r3, [r3, #8]
 8000d04:	68ba      	ldr	r2, [r7, #8]
 8000d06:	1ad3      	subs	r3, r2, r3
 8000d08:	2b09      	cmp	r3, #9
 8000d0a:	d91f      	bls.n	8000d4c <Keypad_ProcessDebounce+0x80>
                // Stable press for 10ms, confirm as valid key press
                key->prev_state = KEY_RELEASED;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2200      	movs	r2, #0
 8000d10:	70da      	strb	r2, [r3, #3]
                key->state = KEY_PRESSED;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	2201      	movs	r2, #1
 8000d16:	709a      	strb	r2, [r3, #2]
                key->press_timestamp = current_time;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	68ba      	ldr	r2, [r7, #8]
 8000d1c:	605a      	str	r2, [r3, #4]
                state_changed = true;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	73fb      	strb	r3, [r7, #15]
 8000d22:	e013      	b.n	8000d4c <Keypad_ProcessDebounce+0x80>
            // else: still within 10ms, continue waiting
        }
        // else: key->state is already PRESSED, no processing needed
    } else {
        // Key is currently released
        if (key->state != KEY_RELEASED) {
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	789b      	ldrb	r3, [r3, #2]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d00c      	beq.n	8000d46 <Keypad_ProcessDebounce+0x7a>
            // Transition from pressed to released, immediate confirm
            key->prev_state = key->state;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	789a      	ldrb	r2, [r3, #2]
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	70da      	strb	r2, [r3, #3]
            key->state = KEY_RELEASED;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2200      	movs	r2, #0
 8000d38:	709a      	strb	r2, [r3, #2]
            key->debounce_timer = 0;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
            state_changed = true;
 8000d40:	2301      	movs	r3, #1
 8000d42:	73fb      	strb	r3, [r7, #15]
 8000d44:	e002      	b.n	8000d4c <Keypad_ProcessDebounce+0x80>
        } else {
            // Continuously not pressed, reset timer
            key->debounce_timer = 0;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2200      	movs	r2, #0
 8000d4a:	609a      	str	r2, [r3, #8]
        }
    }

    return state_changed;
 8000d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <Keypad_AddEvent>:

/**
 * @brief Add event to queue
 */
static void Keypad_AddEvent(Key_t* key)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
    if (keypad_driver.queue_count >= KEYPAD_EVENT_QUEUE_SIZE) {
 8000d60:	4b23      	ldr	r3, [pc, #140]	@ (8000df0 <Keypad_AddEvent+0x98>)
 8000d62:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 8000d66:	2b0f      	cmp	r3, #15
 8000d68:	d916      	bls.n	8000d98 <Keypad_AddEvent+0x40>
        // Queue full, overwrite oldest event
        keypad_driver.queue_tail = (keypad_driver.queue_tail + 1) % KEYPAD_EVENT_QUEUE_SIZE;
 8000d6a:	4b21      	ldr	r3, [pc, #132]	@ (8000df0 <Keypad_AddEvent+0x98>)
 8000d6c:	f893 3181 	ldrb.w	r3, [r3, #385]	@ 0x181
 8000d70:	3301      	adds	r3, #1
 8000d72:	425a      	negs	r2, r3
 8000d74:	f003 030f 	and.w	r3, r3, #15
 8000d78:	f002 020f 	and.w	r2, r2, #15
 8000d7c:	bf58      	it	pl
 8000d7e:	4253      	negpl	r3, r2
 8000d80:	b2da      	uxtb	r2, r3
 8000d82:	4b1b      	ldr	r3, [pc, #108]	@ (8000df0 <Keypad_AddEvent+0x98>)
 8000d84:	f883 2181 	strb.w	r2, [r3, #385]	@ 0x181
        keypad_driver.queue_count--;
 8000d88:	4b19      	ldr	r3, [pc, #100]	@ (8000df0 <Keypad_AddEvent+0x98>)
 8000d8a:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 8000d8e:	3b01      	subs	r3, #1
 8000d90:	b2da      	uxtb	r2, r3
 8000d92:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <Keypad_AddEvent+0x98>)
 8000d94:	f883 2182 	strb.w	r2, [r3, #386]	@ 0x182
    }

    // Add new event
    keypad_driver.event_queue[keypad_driver.queue_head] = *key;
 8000d98:	4b15      	ldr	r3, [pc, #84]	@ (8000df0 <Keypad_AddEvent+0x98>)
 8000d9a:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4a13      	ldr	r2, [pc, #76]	@ (8000df0 <Keypad_AddEvent+0x98>)
 8000da2:	460b      	mov	r3, r1
 8000da4:	005b      	lsls	r3, r3, #1
 8000da6:	440b      	add	r3, r1
 8000da8:	009b      	lsls	r3, r3, #2
 8000daa:	4413      	add	r3, r2
 8000dac:	33c0      	adds	r3, #192	@ 0xc0
 8000dae:	687a      	ldr	r2, [r7, #4]
 8000db0:	ca07      	ldmia	r2, {r0, r1, r2}
 8000db2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    keypad_driver.queue_head = (keypad_driver.queue_head + 1) % KEYPAD_EVENT_QUEUE_SIZE;
 8000db6:	4b0e      	ldr	r3, [pc, #56]	@ (8000df0 <Keypad_AddEvent+0x98>)
 8000db8:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	425a      	negs	r2, r3
 8000dc0:	f003 030f 	and.w	r3, r3, #15
 8000dc4:	f002 020f 	and.w	r2, r2, #15
 8000dc8:	bf58      	it	pl
 8000dca:	4253      	negpl	r3, r2
 8000dcc:	b2da      	uxtb	r2, r3
 8000dce:	4b08      	ldr	r3, [pc, #32]	@ (8000df0 <Keypad_AddEvent+0x98>)
 8000dd0:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
    keypad_driver.queue_count++;
 8000dd4:	4b06      	ldr	r3, [pc, #24]	@ (8000df0 <Keypad_AddEvent+0x98>)
 8000dd6:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 8000dda:	3301      	adds	r3, #1
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	4b04      	ldr	r3, [pc, #16]	@ (8000df0 <Keypad_AddEvent+0x98>)
 8000de0:	f883 2182 	strb.w	r2, [r3, #386]	@ 0x182
}
 8000de4:	bf00      	nop
 8000de6:	370c      	adds	r7, #12
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bc80      	pop	{r7}
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	200000c8 	.word	0x200000c8

08000df4 <Keypad_ResetKey>:

/**
 * @brief Reset key to initial state
 */
static void Keypad_ResetKey(Key_t* key, uint8_t row, uint8_t col)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	460b      	mov	r3, r1
 8000dfe:	70fb      	strb	r3, [r7, #3]
 8000e00:	4613      	mov	r3, r2
 8000e02:	70bb      	strb	r3, [r7, #2]
    key->row = row;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	78fa      	ldrb	r2, [r7, #3]
 8000e08:	701a      	strb	r2, [r3, #0]
    key->col = col;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	78ba      	ldrb	r2, [r7, #2]
 8000e0e:	705a      	strb	r2, [r3, #1]
    key->state = KEY_RELEASED;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2200      	movs	r2, #0
 8000e14:	709a      	strb	r2, [r3, #2]
    key->prev_state = KEY_RELEASED;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2200      	movs	r2, #0
 8000e1a:	70da      	strb	r2, [r3, #3]
    key->press_timestamp = 0;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2200      	movs	r2, #0
 8000e20:	605a      	str	r2, [r3, #4]
    key->debounce_timer = 0;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2200      	movs	r2, #0
 8000e26:	609a      	str	r2, [r3, #8]
}
 8000e28:	bf00      	nop
 8000e2a:	370c      	adds	r7, #12
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bc80      	pop	{r7}
 8000e30:	4770      	bx	lr
	...

08000e34 <Keypad_DelayUs>:

/**
 * @brief Microsecond delay function
 */
static void Keypad_DelayUs(uint32_t microseconds)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b085      	sub	sp, #20
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8000e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e74 <Keypad_DelayUs+0x40>)
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	60fb      	str	r3, [r7, #12]
    uint32_t cycles = microseconds * (SystemCoreClock / 1000000);
 8000e42:	4b0d      	ldr	r3, [pc, #52]	@ (8000e78 <Keypad_DelayUs+0x44>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a0d      	ldr	r2, [pc, #52]	@ (8000e7c <Keypad_DelayUs+0x48>)
 8000e48:	fba2 2303 	umull	r2, r3, r2, r3
 8000e4c:	0c9a      	lsrs	r2, r3, #18
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	fb02 f303 	mul.w	r3, r2, r3
 8000e54:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < cycles);
 8000e56:	bf00      	nop
 8000e58:	4b06      	ldr	r3, [pc, #24]	@ (8000e74 <Keypad_DelayUs+0x40>)
 8000e5a:	685a      	ldr	r2, [r3, #4]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	1ad3      	subs	r3, r2, r3
 8000e60:	68ba      	ldr	r2, [r7, #8]
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d8f8      	bhi.n	8000e58 <Keypad_DelayUs+0x24>
}
 8000e66:	bf00      	nop
 8000e68:	bf00      	nop
 8000e6a:	3714      	adds	r7, #20
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bc80      	pop	{r7}
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	e0001000 	.word	0xe0001000
 8000e78:	20000024 	.word	0x20000024
 8000e7c:	431bde83 	.word	0x431bde83

08000e80 <Keypad_PhysicalToLogical>:

/**
 * @brief Convert physical row,col to logical key
 */
Keypad_LogicalKey_t Keypad_PhysicalToLogical(uint8_t row, uint8_t col)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	460a      	mov	r2, r1
 8000e8a:	71fb      	strb	r3, [r7, #7]
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	71bb      	strb	r3, [r7, #6]
    if (!KEYPAD_IS_VALID_COORD(row, col)) {
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	2b03      	cmp	r3, #3
 8000e94:	d802      	bhi.n	8000e9c <Keypad_PhysicalToLogical+0x1c>
 8000e96:	79bb      	ldrb	r3, [r7, #6]
 8000e98:	2b03      	cmp	r3, #3
 8000e9a:	d901      	bls.n	8000ea0 <Keypad_PhysicalToLogical+0x20>
        return KEYPAD_KEY_INVALID;
 8000e9c:	23ff      	movs	r3, #255	@ 0xff
 8000e9e:	e006      	b.n	8000eae <Keypad_PhysicalToLogical+0x2e>
    }
    return KEYPAD_COORD_TO_KEY(row, col);
 8000ea0:	79fa      	ldrb	r2, [r7, #7]
 8000ea2:	79bb      	ldrb	r3, [r7, #6]
 8000ea4:	4904      	ldr	r1, [pc, #16]	@ (8000eb8 <Keypad_PhysicalToLogical+0x38>)
 8000ea6:	0092      	lsls	r2, r2, #2
 8000ea8:	440a      	add	r2, r1
 8000eaa:	4413      	add	r3, r2
 8000eac:	781b      	ldrb	r3, [r3, #0]
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr
 8000eb8:	08007420 	.word	0x08007420

08000ebc <LED_Text_Init>:

/**
 * @brief Initialize LED text display module
 */
LED_Text_Status_t LED_Text_Init(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
    // LED driver should already be initialized
    return LED_TEXT_OK;
 8000ec0:	2300      	movs	r3, #0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bc80      	pop	{r7}
 8000ec8:	4770      	bx	lr

08000eca <LED_Text_Display>:

/**
 * @brief Display text on LED matrix (centered)
 */
LED_Text_Status_t LED_Text_Display(const char* text, RGB_Color_t color)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b084      	sub	sp, #16
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
 8000ed2:	6039      	str	r1, [r7, #0]
    if (!text) {
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d101      	bne.n	8000ede <LED_Text_Display+0x14>
        return LED_TEXT_INVALID_PARAM;
 8000eda:	2302      	movs	r3, #2
 8000edc:	e04a      	b.n	8000f74 <LED_Text_Display+0xaa>
    }

    // Clear display first
    WS2812B_Clear();
 8000ede:	f002 f9ed 	bl	80032bc <WS2812B_Clear>

    uint8_t text_len = strlen(text);
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f7ff f932 	bl	800014c <strlen>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	72fb      	strb	r3, [r7, #11]
    if (text_len == 0) {
 8000eec:	7afb      	ldrb	r3, [r7, #11]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d103      	bne.n	8000efa <LED_Text_Display+0x30>
        WS2812B_Update();
 8000ef2:	f002 f9f7 	bl	80032e4 <WS2812B_Update>
        return LED_TEXT_OK;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	e03c      	b.n	8000f74 <LED_Text_Display+0xaa>
    }

    // Calculate total width needed
    uint8_t total_width = text_len * (LED_TEXT_CHAR_WIDTH + LED_TEXT_CHAR_SPACING) - LED_TEXT_CHAR_SPACING;
 8000efa:	7afb      	ldrb	r3, [r7, #11]
 8000efc:	461a      	mov	r2, r3
 8000efe:	0052      	lsls	r2, r2, #1
 8000f00:	4413      	add	r3, r2
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	3b01      	subs	r3, #1
 8000f08:	72bb      	strb	r3, [r7, #10]

    // Center text horizontally
    int8_t start_x = (WS2812B_LED_COLS - total_width) / 2;
 8000f0a:	7abb      	ldrb	r3, [r7, #10]
 8000f0c:	f1c3 0308 	rsb	r3, r3, #8
 8000f10:	0fda      	lsrs	r2, r3, #31
 8000f12:	4413      	add	r3, r2
 8000f14:	105b      	asrs	r3, r3, #1
 8000f16:	73fb      	strb	r3, [r7, #15]
    if (start_x < 0) start_x = 0;
 8000f18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	da01      	bge.n	8000f24 <LED_Text_Display+0x5a>
 8000f20:	2300      	movs	r3, #0
 8000f22:	73fb      	strb	r3, [r7, #15]

    // Center text vertically
    int8_t start_y = (WS2812B_LED_ROWS - LED_TEXT_CHAR_HEIGHT) / 2;
 8000f24:	2300      	movs	r3, #0
 8000f26:	73bb      	strb	r3, [r7, #14]
    if (start_y < 0) start_y = 0;
 8000f28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	da01      	bge.n	8000f34 <LED_Text_Display+0x6a>
 8000f30:	2300      	movs	r3, #0
 8000f32:	73bb      	strb	r3, [r7, #14]

    // Draw each character
    uint8_t x_pos = start_x;
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	737b      	strb	r3, [r7, #13]
    for (uint8_t i = 0; i < text_len; i++) {
 8000f38:	2300      	movs	r3, #0
 8000f3a:	733b      	strb	r3, [r7, #12]
 8000f3c:	e011      	b.n	8000f62 <LED_Text_Display+0x98>
        if (x_pos + LED_TEXT_CHAR_WIDTH > WS2812B_LED_COLS) {
 8000f3e:	7b7b      	ldrb	r3, [r7, #13]
 8000f40:	2b03      	cmp	r3, #3
 8000f42:	d813      	bhi.n	8000f6c <LED_Text_Display+0xa2>
            break;  // No more space
        }

        LED_Text_DisplayChar(text[i], x_pos, start_y, color);
 8000f44:	7b3b      	ldrb	r3, [r7, #12]
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	4413      	add	r3, r2
 8000f4a:	7818      	ldrb	r0, [r3, #0]
 8000f4c:	7bba      	ldrb	r2, [r7, #14]
 8000f4e:	7b79      	ldrb	r1, [r7, #13]
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	f000 f813 	bl	8000f7c <LED_Text_DisplayChar>
        x_pos += LED_TEXT_CHAR_WIDTH + LED_TEXT_CHAR_SPACING;
 8000f56:	7b7b      	ldrb	r3, [r7, #13]
 8000f58:	3306      	adds	r3, #6
 8000f5a:	737b      	strb	r3, [r7, #13]
    for (uint8_t i = 0; i < text_len; i++) {
 8000f5c:	7b3b      	ldrb	r3, [r7, #12]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	733b      	strb	r3, [r7, #12]
 8000f62:	7b3a      	ldrb	r2, [r7, #12]
 8000f64:	7afb      	ldrb	r3, [r7, #11]
 8000f66:	429a      	cmp	r2, r3
 8000f68:	d3e9      	bcc.n	8000f3e <LED_Text_Display+0x74>
 8000f6a:	e000      	b.n	8000f6e <LED_Text_Display+0xa4>
            break;  // No more space
 8000f6c:	bf00      	nop
    }

    // Update display
    WS2812B_Update();
 8000f6e:	f002 f9b9 	bl	80032e4 <WS2812B_Update>

    return LED_TEXT_OK;
 8000f72:	2300      	movs	r3, #0
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <LED_Text_DisplayChar>:

/**
 * @brief Display single character on LED matrix
 */
LED_Text_Status_t LED_Text_DisplayChar(char c, uint8_t x, uint8_t y, RGB_Color_t color)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	603b      	str	r3, [r7, #0]
 8000f84:	4603      	mov	r3, r0
 8000f86:	71fb      	strb	r3, [r7, #7]
 8000f88:	460b      	mov	r3, r1
 8000f8a:	71bb      	strb	r3, [r7, #6]
 8000f8c:	4613      	mov	r3, r2
 8000f8e:	717b      	strb	r3, [r7, #5]
    const uint8_t* bitmap = LED_Text_GetCharBitmap(c);
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 f812 	bl	8000fbc <LED_Text_GetCharBitmap>
 8000f98:	60f8      	str	r0, [r7, #12]
    if (!bitmap) {
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d101      	bne.n	8000fa4 <LED_Text_DisplayChar+0x28>
        return LED_TEXT_INVALID_PARAM;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	e006      	b.n	8000fb2 <LED_Text_DisplayChar+0x36>
    }

    LED_Text_DrawBitmap(bitmap, x, y, color);
 8000fa4:	797a      	ldrb	r2, [r7, #5]
 8000fa6:	79b9      	ldrb	r1, [r7, #6]
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	68f8      	ldr	r0, [r7, #12]
 8000fac:	f000 f834 	bl	8001018 <LED_Text_DrawBitmap>

    return LED_TEXT_OK;
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
	...

08000fbc <LED_Text_GetCharBitmap>:

/**
 * @brief Get character bitmap from font table
 */
static const uint8_t* LED_Text_GetCharBitmap(char c)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b085      	sub	sp, #20
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	71fb      	strb	r3, [r7, #7]
    // Convert to uppercase
    c = toupper(c);
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	73fb      	strb	r3, [r7, #15]
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	4a10      	ldr	r2, [pc, #64]	@ (8001010 <LED_Text_GetCharBitmap+0x54>)
 8000fd0:	4413      	add	r3, r2
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	f003 0303 	and.w	r3, r3, #3
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d102      	bne.n	8000fe2 <LED_Text_GetCharBitmap+0x26>
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
 8000fde:	3b20      	subs	r3, #32
 8000fe0:	e000      	b.n	8000fe4 <LED_Text_GetCharBitmap+0x28>
 8000fe2:	7bfb      	ldrb	r3, [r7, #15]
 8000fe4:	71fb      	strb	r3, [r7, #7]

    // Check if character is in font table
    if (c >= 0x20 && c <= 0x5A) {
 8000fe6:	79fb      	ldrb	r3, [r7, #7]
 8000fe8:	2b1f      	cmp	r3, #31
 8000fea:	d90b      	bls.n	8001004 <LED_Text_GetCharBitmap+0x48>
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	2b5a      	cmp	r3, #90	@ 0x5a
 8000ff0:	d808      	bhi.n	8001004 <LED_Text_GetCharBitmap+0x48>
        return font_5x7[c - 0x20];
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	f1a3 0220 	sub.w	r2, r3, #32
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	4413      	add	r3, r2
 8000ffe:	4a05      	ldr	r2, [pc, #20]	@ (8001014 <LED_Text_GetCharBitmap+0x58>)
 8001000:	4413      	add	r3, r2
 8001002:	e000      	b.n	8001006 <LED_Text_GetCharBitmap+0x4a>
    }

    // Return space for unknown characters
    return font_5x7[0];
 8001004:	4b03      	ldr	r3, [pc, #12]	@ (8001014 <LED_Text_GetCharBitmap+0x58>)
}
 8001006:	4618      	mov	r0, r3
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr
 8001010:	080075a2 	.word	0x080075a2
 8001014:	08007440 	.word	0x08007440

08001018 <LED_Text_DrawBitmap>:

/**
 * @brief Draw character bitmap on LED matrix
 */
static void LED_Text_DrawBitmap(const uint8_t* bitmap, uint8_t x, uint8_t y, RGB_Color_t color)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	607b      	str	r3, [r7, #4]
 8001022:	460b      	mov	r3, r1
 8001024:	72fb      	strb	r3, [r7, #11]
 8001026:	4613      	mov	r3, r2
 8001028:	72bb      	strb	r3, [r7, #10]
    for (uint8_t col = 0; col < LED_TEXT_CHAR_WIDTH; col++) {
 800102a:	2300      	movs	r3, #0
 800102c:	75fb      	strb	r3, [r7, #23]
 800102e:	e02c      	b.n	800108a <LED_Text_DrawBitmap+0x72>
        uint8_t column_data = bitmap[col];
 8001030:	7dfb      	ldrb	r3, [r7, #23]
 8001032:	68fa      	ldr	r2, [r7, #12]
 8001034:	4413      	add	r3, r2
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	757b      	strb	r3, [r7, #21]

        for (uint8_t row = 0; row < LED_TEXT_CHAR_HEIGHT; row++) {
 800103a:	2300      	movs	r3, #0
 800103c:	75bb      	strb	r3, [r7, #22]
 800103e:	e01e      	b.n	800107e <LED_Text_DrawBitmap+0x66>
            if (column_data & (1 << row)) {
 8001040:	7d7a      	ldrb	r2, [r7, #21]
 8001042:	7dbb      	ldrb	r3, [r7, #22]
 8001044:	fa42 f303 	asr.w	r3, r2, r3
 8001048:	f003 0301 	and.w	r3, r3, #1
 800104c:	2b00      	cmp	r3, #0
 800104e:	d013      	beq.n	8001078 <LED_Text_DrawBitmap+0x60>
                uint8_t pixel_x = x + col;
 8001050:	7afa      	ldrb	r2, [r7, #11]
 8001052:	7dfb      	ldrb	r3, [r7, #23]
 8001054:	4413      	add	r3, r2
 8001056:	753b      	strb	r3, [r7, #20]
                uint8_t pixel_y = y + row;
 8001058:	7aba      	ldrb	r2, [r7, #10]
 800105a:	7dbb      	ldrb	r3, [r7, #22]
 800105c:	4413      	add	r3, r2
 800105e:	74fb      	strb	r3, [r7, #19]

                if (pixel_x < WS2812B_LED_COLS && pixel_y < WS2812B_LED_ROWS) {
 8001060:	7d3b      	ldrb	r3, [r7, #20]
 8001062:	2b07      	cmp	r3, #7
 8001064:	d808      	bhi.n	8001078 <LED_Text_DrawBitmap+0x60>
 8001066:	7cfb      	ldrb	r3, [r7, #19]
 8001068:	2b07      	cmp	r3, #7
 800106a:	d805      	bhi.n	8001078 <LED_Text_DrawBitmap+0x60>
                    WS2812B_SetPixel(pixel_y, pixel_x, color);
 800106c:	7d39      	ldrb	r1, [r7, #20]
 800106e:	7cfb      	ldrb	r3, [r7, #19]
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	4618      	mov	r0, r3
 8001074:	f002 f8f0 	bl	8003258 <WS2812B_SetPixel>
        for (uint8_t row = 0; row < LED_TEXT_CHAR_HEIGHT; row++) {
 8001078:	7dbb      	ldrb	r3, [r7, #22]
 800107a:	3301      	adds	r3, #1
 800107c:	75bb      	strb	r3, [r7, #22]
 800107e:	7dbb      	ldrb	r3, [r7, #22]
 8001080:	2b06      	cmp	r3, #6
 8001082:	d9dd      	bls.n	8001040 <LED_Text_DrawBitmap+0x28>
    for (uint8_t col = 0; col < LED_TEXT_CHAR_WIDTH; col++) {
 8001084:	7dfb      	ldrb	r3, [r7, #23]
 8001086:	3301      	adds	r3, #1
 8001088:	75fb      	strb	r3, [r7, #23]
 800108a:	7dfb      	ldrb	r3, [r7, #23]
 800108c:	2b04      	cmp	r3, #4
 800108e:	d9cf      	bls.n	8001030 <LED_Text_DrawBitmap+0x18>
                }
            }
        }
    }
}
 8001090:	bf00      	nop
 8001092:	bf00      	nop
 8001094:	3718      	adds	r7, #24
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <Convert_GameState_to_Protocol>:
 * @brief Convert GameState_t to Game_State_Data_t for protocol transmission
 * @param game_state Source game state
 * @param protocol_state Destination protocol state
 */
static void Convert_GameState_to_Protocol(const GameState_t* game_state, Game_State_Data_t* protocol_state)
{
 800109a:	b480      	push	{r7}
 800109c:	b085      	sub	sp, #20
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
 80010a2:	6039      	str	r1, [r7, #0]
  if (!game_state || !protocol_state) {
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d046      	beq.n	8001138 <Convert_GameState_to_Protocol+0x9e>
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d043      	beq.n	8001138 <Convert_GameState_to_Protocol+0x9e>
    return;
  }

  // Copy board state (convert from PieceType_t to uint8_t)
  for (int row = 0; row < 8; row++) {
 80010b0:	2300      	movs	r3, #0
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	e01a      	b.n	80010ec <Convert_GameState_to_Protocol+0x52>
    for (int col = 0; col < 8; col++) {
 80010b6:	2300      	movs	r3, #0
 80010b8:	60bb      	str	r3, [r7, #8]
 80010ba:	e011      	b.n	80010e0 <Convert_GameState_to_Protocol+0x46>
      protocol_state->board[row][col] = (uint8_t)game_state->board[row][col];
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	00db      	lsls	r3, r3, #3
 80010c2:	441a      	add	r2, r3
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	4413      	add	r3, r2
 80010c8:	7819      	ldrb	r1, [r3, #0]
 80010ca:	683a      	ldr	r2, [r7, #0]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	00db      	lsls	r3, r3, #3
 80010d0:	441a      	add	r2, r3
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	4413      	add	r3, r2
 80010d6:	460a      	mov	r2, r1
 80010d8:	701a      	strb	r2, [r3, #0]
    for (int col = 0; col < 8; col++) {
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	3301      	adds	r3, #1
 80010de:	60bb      	str	r3, [r7, #8]
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	2b07      	cmp	r3, #7
 80010e4:	ddea      	ble.n	80010bc <Convert_GameState_to_Protocol+0x22>
  for (int row = 0; row < 8; row++) {
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	3301      	adds	r3, #1
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	2b07      	cmp	r3, #7
 80010f0:	dde1      	ble.n	80010b6 <Convert_GameState_to_Protocol+0x1c>
    }
  }

  protocol_state->current_player = (uint8_t)game_state->current_player;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  protocol_state->black_count = game_state->black_count;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  protocol_state->white_count = game_state->white_count;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  protocol_state->game_over = (game_state->status != GAME_STATUS_PLAYING) ? 1 : 0;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800111c:	2b00      	cmp	r3, #0
 800111e:	bf14      	ite	ne
 8001120:	2301      	movne	r3, #1
 8001122:	2300      	moveq	r3, #0
 8001124:	b2db      	uxtb	r3, r3
 8001126:	461a      	mov	r2, r3
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  protocol_state->move_count = game_state->move_count;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	645a      	str	r2, [r3, #68]	@ 0x44
 8001136:	e000      	b.n	800113a <Convert_GameState_to_Protocol+0xa0>
    return;
 8001138:	bf00      	nop
}
 800113a:	3714      	adds	r7, #20
 800113c:	46bd      	mov	sp, r7
 800113e:	bc80      	pop	{r7}
 8001140:	4770      	bx	lr

08001142 <Send_GameState_Via_Protocol>:
 * @brief Send game state via protocol (wrapper function)
 * @param game_state Source game state
 * @return Protocol_Status_t Protocol status
 */
static Protocol_Status_t Send_GameState_Via_Protocol(const GameState_t* game_state)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	b094      	sub	sp, #80	@ 0x50
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
  Game_State_Data_t protocol_state;
  Convert_GameState_to_Protocol(game_state, &protocol_state);
 800114a:	f107 0308 	add.w	r3, r7, #8
 800114e:	4619      	mov	r1, r3
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff ffa2 	bl	800109a <Convert_GameState_to_Protocol>
  return Protocol_SendGameState(&protocol_state);
 8001156:	f107 0308 	add.w	r3, r7, #8
 800115a:	4618      	mov	r0, r3
 800115c:	f001 fefe 	bl	8002f5c <Protocol_SendGameState>
 8001160:	4603      	mov	r3, r0
}
 8001162:	4618      	mov	r0, r3
 8001164:	3750      	adds	r7, #80	@ 0x50
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
	...

0800116c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001172:	f002 f9cb 	bl	800350c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001176:	f000 f879 	bl	800126c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800117a:	f000 f979 	bl	8001470 <MX_GPIO_Init>
  MX_DMA_Init();
 800117e:	f000 f959 	bl	8001434 <MX_DMA_Init>
  MX_TIM2_Init();
 8001182:	f000 f8b9 	bl	80012f8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001186:	f000 f92b 	bl	80013e0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  /* IMPORTANT: Debug output must be AFTER USART1 initialization */
  HAL_Delay(100);  // Small delay to allow UART to stabilize
 800118a:	2064      	movs	r0, #100	@ 0x64
 800118c:	f002 fa20 	bl	80035d0 <HAL_Delay>
  DEBUG_INFO("[INIT] DMA Initialized\r\n");
  DEBUG_INFO("[INIT] TIM2 Initialized\r\n");
  DEBUG_INFO("[INIT] USART1 Initialized\r\n");

  /* Enable DWT counter for microsecond delays */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001190:	4b32      	ldr	r3, [pc, #200]	@ (800125c <main+0xf0>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	4a31      	ldr	r2, [pc, #196]	@ (800125c <main+0xf0>)
 8001196:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800119a:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800119c:	4b30      	ldr	r3, [pc, #192]	@ (8001260 <main+0xf4>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a2f      	ldr	r2, [pc, #188]	@ (8001260 <main+0xf4>)
 80011a2:	f043 0301 	orr.w	r3, r3, #1
 80011a6:	6013      	str	r3, [r2, #0]

  /* Initialize WS2812B driver */
  if (WS2812B_Init() != WS2812B_OK) {
 80011a8:	f002 f81a 	bl	80031e0 <WS2812B_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <main+0x4a>
    DEBUG_ERROR("[INIT] WS2812B Driver...FAILED\r\n");
    Error_Handler(); /* WS2812B initialization failed */
 80011b2:	f000 fe46 	bl	8001e42 <Error_Handler>
  }
  DEBUG_INFO("[INIT] WS2812B Driver...OK\r\n");

  /* Initialize Keypad driver */
  Keypad_Status_t keypad_status = Keypad_Init();
 80011b6:	f7ff fb4f 	bl	8000858 <Keypad_Init>
 80011ba:	4603      	mov	r3, r0
 80011bc:	717b      	strb	r3, [r7, #5]
  if (keypad_status != KEYPAD_OK) {
 80011be:	797b      	ldrb	r3, [r7, #5]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <main+0x5c>
    DEBUG_ERROR("[INIT] Keypad Driver...FAILED (status=%d)\r\n", keypad_status);
    Error_Handler(); /* Keypad initialization failed */
 80011c4:	f000 fe3d 	bl	8001e42 <Error_Handler>
  /* Test keypad quick check (disabled when DEBUG is off) */
  #if ENABLE_DEBUG
  bool any_key = Keypad_Quick_Check();
  DEBUG_INFO("[INIT] Keypad Quick Check: %s\r\n", any_key ? "Keys detected" : "No keys");
  #else
  (void)Keypad_Quick_Check();  /* Run check but ignore result when debug disabled */
 80011c8:	f7ff fce0 	bl	8000b8c <Keypad_Quick_Check>
  #endif

  /* Initialize UART Protocol (USART1 for PC communication) */
  if (Protocol_Init() != PROTOCOL_OK) {
 80011cc:	f001 fbca 	bl	8002964 <Protocol_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d021      	beq.n	800121a <main+0xae>
    /* Protocol initialization failed - indicate with LED */
    /* Flash all LEDs red as error indicator */
    for (uint8_t i = 0; i < 8; i++) {
 80011d6:	2300      	movs	r3, #0
 80011d8:	71fb      	strb	r3, [r7, #7]
 80011da:	e017      	b.n	800120c <main+0xa0>
      for (uint8_t j = 0; j < 8; j++) {
 80011dc:	2300      	movs	r3, #0
 80011de:	71bb      	strb	r3, [r7, #6]
 80011e0:	e00e      	b.n	8001200 <main+0x94>
        WS2812B_SetPixel(i, j, WS2812B_COLOR_RED);
 80011e2:	23ff      	movs	r3, #255	@ 0xff
 80011e4:	703b      	strb	r3, [r7, #0]
 80011e6:	2300      	movs	r3, #0
 80011e8:	707b      	strb	r3, [r7, #1]
 80011ea:	2300      	movs	r3, #0
 80011ec:	70bb      	strb	r3, [r7, #2]
 80011ee:	79b9      	ldrb	r1, [r7, #6]
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	683a      	ldr	r2, [r7, #0]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f002 f82f 	bl	8003258 <WS2812B_SetPixel>
      for (uint8_t j = 0; j < 8; j++) {
 80011fa:	79bb      	ldrb	r3, [r7, #6]
 80011fc:	3301      	adds	r3, #1
 80011fe:	71bb      	strb	r3, [r7, #6]
 8001200:	79bb      	ldrb	r3, [r7, #6]
 8001202:	2b07      	cmp	r3, #7
 8001204:	d9ed      	bls.n	80011e2 <main+0x76>
    for (uint8_t i = 0; i < 8; i++) {
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	3301      	adds	r3, #1
 800120a:	71fb      	strb	r3, [r7, #7]
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	2b07      	cmp	r3, #7
 8001210:	d9e4      	bls.n	80011dc <main+0x70>
      }
    }
    WS2812B_Update();
 8001212:	f002 f867 	bl	80032e4 <WS2812B_Update>
    Error_Handler();
 8001216:	f000 fe14 	bl	8001e42 <Error_Handler>
  }

  /* Protocol initialized successfully - send initial heartbeat */
  HAL_Delay(100);  /* Wait for UART to stabilize */
 800121a:	2064      	movs	r0, #100	@ 0x64
 800121c:	f002 f9d8 	bl	80035d0 <HAL_Delay>
  Protocol_SendHeartbeat();
 8001220:	f001 fe48 	bl	8002eb4 <Protocol_SendHeartbeat>

  /* Register keypad event callback */
  Keypad_Register_Callback(Keypad_Key_Event_Handler);
 8001224:	480f      	ldr	r0, [pc, #60]	@ (8001264 <main+0xf8>)
 8001226:	f7ff fc97 	bl	8000b58 <Keypad_Register_Callback>

  /* Register protocol command callback */
  Protocol_RegisterCallback(Protocol_Command_Handler);
 800122a:	480f      	ldr	r0, [pc, #60]	@ (8001268 <main+0xfc>)
 800122c:	f001 fda8 	bl	8002d80 <Protocol_RegisterCallback>

  /* Initialize game engine */
  if (Othello_Init() != OTHELLO_OK) {
 8001230:	f000 fe0e 	bl	8001e50 <Othello_Init>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <main+0xd2>
    DEBUG_ERROR("[INIT] Othello Engine...FAILED\r\n");
    Error_Handler(); /* Game engine initialization failed */
 800123a:	f000 fe02 	bl	8001e42 <Error_Handler>
  }
  DEBUG_INFO("[INIT] Othello Engine...OK\r\n");

  /* Application-specific initialization */
  App_Init();
 800123e:	f000 f981 	bl	8001544 <App_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* Main application loop */
    App_Main_Loop();
 8001242:	f000 f9b1 	bl	80015a8 <App_Main_Loop>

    /* Keypad scanning (if not using interrupt-driven mode) */
    Keypad_Scan_Task();
 8001246:	f7ff fce9 	bl	8000c1c <Keypad_Scan_Task>

    /* Update cursor blinking */
    App_UpdateCursor();
 800124a:	f000 f9d1 	bl	80015f0 <App_UpdateCursor>

    /* Protocol maintenance tasks (heartbeat & timeout handling) */
    Protocol_Task();
 800124e:	f001 fe49 	bl	8002ee4 <Protocol_Task>

    /* Small delay to prevent excessive CPU usage */
    HAL_Delay(1);
 8001252:	2001      	movs	r0, #1
 8001254:	f002 f9bc 	bl	80035d0 <HAL_Delay>
    App_Main_Loop();
 8001258:	bf00      	nop
 800125a:	e7f2      	b.n	8001242 <main+0xd6>
 800125c:	e000edf0 	.word	0xe000edf0
 8001260:	e0001000 	.word	0xe0001000
 8001264:	08001b3d 	.word	0x08001b3d
 8001268:	08001ba1 	.word	0x08001ba1

0800126c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b090      	sub	sp, #64	@ 0x40
 8001270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001272:	f107 0318 	add.w	r3, r7, #24
 8001276:	2228      	movs	r2, #40	@ 0x28
 8001278:	2100      	movs	r1, #0
 800127a:	4618      	mov	r0, r3
 800127c:	f005 fb90 	bl	80069a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001280:	1d3b      	adds	r3, r7, #4
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	605a      	str	r2, [r3, #4]
 8001288:	609a      	str	r2, [r3, #8]
 800128a:	60da      	str	r2, [r3, #12]
 800128c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800128e:	2301      	movs	r3, #1
 8001290:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001292:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001296:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001298:	2300      	movs	r3, #0
 800129a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800129c:	2301      	movs	r3, #1
 800129e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012a0:	2302      	movs	r3, #2
 80012a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012aa:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80012ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b0:	f107 0318 	add.w	r3, r7, #24
 80012b4:	4618      	mov	r0, r3
 80012b6:	f002 ff13 	bl	80040e0 <HAL_RCC_OscConfig>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80012c0:	f000 fdbf 	bl	8001e42 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c4:	230f      	movs	r3, #15
 80012c6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c8:	2302      	movs	r3, #2
 80012ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012da:	1d3b      	adds	r3, r7, #4
 80012dc:	2102      	movs	r1, #2
 80012de:	4618      	mov	r0, r3
 80012e0:	f003 f980 	bl	80045e4 <HAL_RCC_ClockConfig>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <SystemClock_Config+0x82>
  {
    Error_Handler();
 80012ea:	f000 fdaa 	bl	8001e42 <Error_Handler>
  }
}
 80012ee:	bf00      	nop
 80012f0:	3740      	adds	r7, #64	@ 0x40
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
	...

080012f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08e      	sub	sp, #56	@ 0x38
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012fe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800130c:	f107 0320 	add.w	r3, r7, #32
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001316:	1d3b      	adds	r3, r7, #4
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
 8001322:	611a      	str	r2, [r3, #16]
 8001324:	615a      	str	r2, [r3, #20]
 8001326:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001328:	4b2c      	ldr	r3, [pc, #176]	@ (80013dc <MX_TIM2_Init+0xe4>)
 800132a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800132e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001330:	4b2a      	ldr	r3, [pc, #168]	@ (80013dc <MX_TIM2_Init+0xe4>)
 8001332:	2200      	movs	r2, #0
 8001334:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001336:	4b29      	ldr	r3, [pc, #164]	@ (80013dc <MX_TIM2_Init+0xe4>)
 8001338:	2200      	movs	r2, #0
 800133a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 90-1;
 800133c:	4b27      	ldr	r3, [pc, #156]	@ (80013dc <MX_TIM2_Init+0xe4>)
 800133e:	2259      	movs	r2, #89	@ 0x59
 8001340:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001342:	4b26      	ldr	r3, [pc, #152]	@ (80013dc <MX_TIM2_Init+0xe4>)
 8001344:	2200      	movs	r2, #0
 8001346:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001348:	4b24      	ldr	r3, [pc, #144]	@ (80013dc <MX_TIM2_Init+0xe4>)
 800134a:	2200      	movs	r2, #0
 800134c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800134e:	4823      	ldr	r0, [pc, #140]	@ (80013dc <MX_TIM2_Init+0xe4>)
 8001350:	f003 fad6 	bl	8004900 <HAL_TIM_Base_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800135a:	f000 fd72 	bl	8001e42 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800135e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001362:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001364:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001368:	4619      	mov	r1, r3
 800136a:	481c      	ldr	r0, [pc, #112]	@ (80013dc <MX_TIM2_Init+0xe4>)
 800136c:	f003 ff8a 	bl	8005284 <HAL_TIM_ConfigClockSource>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001376:	f000 fd64 	bl	8001e42 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800137a:	4818      	ldr	r0, [pc, #96]	@ (80013dc <MX_TIM2_Init+0xe4>)
 800137c:	f003 fb0f 	bl	800499e <HAL_TIM_PWM_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001386:	f000 fd5c 	bl	8001e42 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800138a:	2300      	movs	r3, #0
 800138c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001392:	f107 0320 	add.w	r3, r7, #32
 8001396:	4619      	mov	r1, r3
 8001398:	4810      	ldr	r0, [pc, #64]	@ (80013dc <MX_TIM2_Init+0xe4>)
 800139a:	f004 fbf1 	bl	8005b80 <HAL_TIMEx_MasterConfigSynchronization>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80013a4:	f000 fd4d 	bl	8001e42 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013a8:	2360      	movs	r3, #96	@ 0x60
 80013aa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013b8:	1d3b      	adds	r3, r7, #4
 80013ba:	2200      	movs	r2, #0
 80013bc:	4619      	mov	r1, r3
 80013be:	4807      	ldr	r0, [pc, #28]	@ (80013dc <MX_TIM2_Init+0xe4>)
 80013c0:	f003 fe9e 	bl	8005100 <HAL_TIM_PWM_ConfigChannel>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80013ca:	f000 fd3a 	bl	8001e42 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013ce:	4803      	ldr	r0, [pc, #12]	@ (80013dc <MX_TIM2_Init+0xe4>)
 80013d0:	f001 f9be 	bl	8002750 <HAL_TIM_MspPostInit>

}
 80013d4:	bf00      	nop
 80013d6:	3738      	adds	r7, #56	@ 0x38
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	2000026c 	.word	0x2000026c

080013e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013e4:	4b11      	ldr	r3, [pc, #68]	@ (800142c <MX_USART1_UART_Init+0x4c>)
 80013e6:	4a12      	ldr	r2, [pc, #72]	@ (8001430 <MX_USART1_UART_Init+0x50>)
 80013e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013ea:	4b10      	ldr	r3, [pc, #64]	@ (800142c <MX_USART1_UART_Init+0x4c>)
 80013ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013f2:	4b0e      	ldr	r3, [pc, #56]	@ (800142c <MX_USART1_UART_Init+0x4c>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013f8:	4b0c      	ldr	r3, [pc, #48]	@ (800142c <MX_USART1_UART_Init+0x4c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013fe:	4b0b      	ldr	r3, [pc, #44]	@ (800142c <MX_USART1_UART_Init+0x4c>)
 8001400:	2200      	movs	r2, #0
 8001402:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001404:	4b09      	ldr	r3, [pc, #36]	@ (800142c <MX_USART1_UART_Init+0x4c>)
 8001406:	220c      	movs	r2, #12
 8001408:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800140a:	4b08      	ldr	r3, [pc, #32]	@ (800142c <MX_USART1_UART_Init+0x4c>)
 800140c:	2200      	movs	r2, #0
 800140e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001410:	4b06      	ldr	r3, [pc, #24]	@ (800142c <MX_USART1_UART_Init+0x4c>)
 8001412:	2200      	movs	r2, #0
 8001414:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001416:	4805      	ldr	r0, [pc, #20]	@ (800142c <MX_USART1_UART_Init+0x4c>)
 8001418:	f004 fc22 	bl	8005c60 <HAL_UART_Init>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001422:	f000 fd0e 	bl	8001e42 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	200002f8 	.word	0x200002f8
 8001430:	40013800 	.word	0x40013800

08001434 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800143a:	4b0c      	ldr	r3, [pc, #48]	@ (800146c <MX_DMA_Init+0x38>)
 800143c:	695b      	ldr	r3, [r3, #20]
 800143e:	4a0b      	ldr	r2, [pc, #44]	@ (800146c <MX_DMA_Init+0x38>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6153      	str	r3, [r2, #20]
 8001446:	4b09      	ldr	r3, [pc, #36]	@ (800146c <MX_DMA_Init+0x38>)
 8001448:	695b      	ldr	r3, [r3, #20]
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8001452:	2200      	movs	r2, #0
 8001454:	2102      	movs	r1, #2
 8001456:	200f      	movs	r0, #15
 8001458:	f002 f9b5 	bl	80037c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800145c:	200f      	movs	r0, #15
 800145e:	f002 f9ce 	bl	80037fe <HAL_NVIC_EnableIRQ>

}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40021000 	.word	0x40021000

08001470 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b088      	sub	sp, #32
 8001474:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001476:	f107 0310 	add.w	r3, r7, #16
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001484:	4b24      	ldr	r3, [pc, #144]	@ (8001518 <MX_GPIO_Init+0xa8>)
 8001486:	699b      	ldr	r3, [r3, #24]
 8001488:	4a23      	ldr	r2, [pc, #140]	@ (8001518 <MX_GPIO_Init+0xa8>)
 800148a:	f043 0320 	orr.w	r3, r3, #32
 800148e:	6193      	str	r3, [r2, #24]
 8001490:	4b21      	ldr	r3, [pc, #132]	@ (8001518 <MX_GPIO_Init+0xa8>)
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	f003 0320 	and.w	r3, r3, #32
 8001498:	60fb      	str	r3, [r7, #12]
 800149a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800149c:	4b1e      	ldr	r3, [pc, #120]	@ (8001518 <MX_GPIO_Init+0xa8>)
 800149e:	699b      	ldr	r3, [r3, #24]
 80014a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001518 <MX_GPIO_Init+0xa8>)
 80014a2:	f043 0304 	orr.w	r3, r3, #4
 80014a6:	6193      	str	r3, [r2, #24]
 80014a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001518 <MX_GPIO_Init+0xa8>)
 80014aa:	699b      	ldr	r3, [r3, #24]
 80014ac:	f003 0304 	and.w	r3, r3, #4
 80014b0:	60bb      	str	r3, [r7, #8]
 80014b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b4:	4b18      	ldr	r3, [pc, #96]	@ (8001518 <MX_GPIO_Init+0xa8>)
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	4a17      	ldr	r2, [pc, #92]	@ (8001518 <MX_GPIO_Init+0xa8>)
 80014ba:	f043 0308 	orr.w	r3, r3, #8
 80014be:	6193      	str	r3, [r2, #24]
 80014c0:	4b15      	ldr	r3, [pc, #84]	@ (8001518 <MX_GPIO_Init+0xa8>)
 80014c2:	699b      	ldr	r3, [r3, #24]
 80014c4:	f003 0308 	and.w	r3, r3, #8
 80014c8:	607b      	str	r3, [r7, #4]
 80014ca:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KEY_R1_Pin|KEY_R2_Pin|KEY_R3_Pin|KEY_R4_Pin, GPIO_PIN_SET);
 80014cc:	2201      	movs	r2, #1
 80014ce:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80014d2:	4812      	ldr	r0, [pc, #72]	@ (800151c <MX_GPIO_Init+0xac>)
 80014d4:	f002 fdeb 	bl	80040ae <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY_R1_Pin KEY_R2_Pin KEY_R3_Pin KEY_R4_Pin */
  GPIO_InitStruct.Pin = KEY_R1_Pin|KEY_R2_Pin|KEY_R3_Pin|KEY_R4_Pin;
 80014d8:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80014dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014de:	2301      	movs	r3, #1
 80014e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e6:	2302      	movs	r3, #2
 80014e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ea:	f107 0310 	add.w	r3, r7, #16
 80014ee:	4619      	mov	r1, r3
 80014f0:	480a      	ldr	r0, [pc, #40]	@ (800151c <MX_GPIO_Init+0xac>)
 80014f2:	f002 fc41 	bl	8003d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_C1_Pin KEY_C2_Pin KEY_C3_Pin KEY_C4_Pin */
  GPIO_InitStruct.Pin = KEY_C1_Pin|KEY_C2_Pin|KEY_C3_Pin|KEY_C4_Pin;
 80014f6:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80014fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014fc:	2300      	movs	r3, #0
 80014fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001500:	2301      	movs	r3, #1
 8001502:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001504:	f107 0310 	add.w	r3, r7, #16
 8001508:	4619      	mov	r1, r3
 800150a:	4804      	ldr	r0, [pc, #16]	@ (800151c <MX_GPIO_Init+0xac>)
 800150c:	f002 fc34 	bl	8003d78 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001510:	bf00      	nop
 8001512:	3720      	adds	r7, #32
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40021000 	.word	0x40021000
 800151c:	40010c00 	.word	0x40010c00

08001520 <HAL_TIM_PWM_PulseFinishedCallback>:
 * @brief DMA transfer complete callback for WS2812B
 * @param hdma: DMA handle
 * @retval None
 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  /* Check if this is TIM2 channel 1 */
  if (htim->Instance == TIM2) {
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001530:	d102      	bne.n	8001538 <HAL_TIM_PWM_PulseFinishedCallback+0x18>
    WS2812B_DMA_Complete_Callback(&hdma_tim2_ch1);
 8001532:	4803      	ldr	r0, [pc, #12]	@ (8001540 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8001534:	f001 ff2c 	bl	8003390 <WS2812B_DMA_Complete_Callback>
  }
}
 8001538:	bf00      	nop
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	200002b4 	.word	0x200002b4

08001544 <App_Init>:
/**
 * @brief Application initialization function
 * @retval None
 */
void App_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* Initialize game statistics */
  memset(&game_stats, 0, sizeof(GameStats_t));
 8001548:	2220      	movs	r2, #32
 800154a:	2100      	movs	r1, #0
 800154c:	4813      	ldr	r0, [pc, #76]	@ (800159c <App_Init+0x58>)
 800154e:	f005 fa27 	bl	80069a0 <memset>

  /* Initialize game control module */
  if (Game_Control_Init() != GAME_CTRL_OK) {
 8001552:	f7fe ff5d 	bl	8000410 <Game_Control_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <App_Init+0x1c>
    DEBUG_ERROR("[INIT] Game Control...FAILED\r\n");
    Error_Handler();
 800155c:	f000 fc71 	bl	8001e42 <Error_Handler>
  }
  DEBUG_INFO("[INIT] Game Control...OK\r\n");

  /* Initialize challenge mode module */
  if (Challenge_Init() != CHALLENGE_OK) {
 8001560:	f7fe fdfc 	bl	800015c <Challenge_Init>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <App_Init+0x2a>
    DEBUG_ERROR("[INIT] Challenge Mode...FAILED\r\n");
    Error_Handler();
 800156a:	f000 fc6a 	bl	8001e42 <Error_Handler>
  }
  DEBUG_INFO("[INIT] Challenge Mode...OK\r\n");

  /* Initialize LED text display module */
  if (LED_Text_Init() != LED_TEXT_OK) {
 800156e:	f7ff fca5 	bl	8000ebc <LED_Text_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <App_Init+0x38>
    DEBUG_ERROR("[INIT] LED Text...FAILED\r\n");
    Error_Handler();
 8001578:	f000 fc63 	bl	8001e42 <Error_Handler>
  }
  DEBUG_INFO("[INIT] LED Text...OK\r\n");

  /* Start new game */
  if (Othello_NewGame(&game_state) == OTHELLO_OK) {
 800157c:	4808      	ldr	r0, [pc, #32]	@ (80015a0 <App_Init+0x5c>)
 800157e:	f000 fc7d 	bl	8001e7c <Othello_NewGame>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d102      	bne.n	800158e <App_Init+0x4a>
    game_initialized = true;
 8001588:	4b06      	ldr	r3, [pc, #24]	@ (80015a4 <App_Init+0x60>)
 800158a:	2201      	movs	r2, #1
 800158c:	701a      	strb	r2, [r3, #0]
  }

  /* Initialize LED display */
  WS2812B_Clear();
 800158e:	f001 fe95 	bl	80032bc <WS2812B_Clear>

  /* Display initial game board */
  App_DisplayGameBoard();
 8001592:	f000 f861 	bl	8001658 <App_DisplayGameBoard>
}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	200003dc 	.word	0x200003dc
 80015a0:	20000340 	.word	0x20000340
 80015a4:	200003fc 	.word	0x200003fc

080015a8 <App_Main_Loop>:
/**
 * @brief Main application loop function
 * @retval None
 */
void App_Main_Loop(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
  /* Process keypad events */
  Key_t key_event = Keypad_GetKey();
 80015ae:	1d3b      	adds	r3, r7, #4
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff fa79 	bl	8000aa8 <Keypad_GetKey>
  if (key_event.state != KEY_RELEASED) {
 80015b6:	79bb      	ldrb	r3, [r7, #6]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d003      	beq.n	80015c4 <App_Main_Loop+0x1c>
    /* Key event occurred, process it */
    App_ProcessKeyEvent(&key_event);
 80015bc:	1d3b      	adds	r3, r7, #4
 80015be:	4618      	mov	r0, r3
 80015c0:	f000 f8c8 	bl	8001754 <App_ProcessKeyEvent>
  }

  /* Update game board display */
  App_UpdateGameDisplay();
 80015c4:	f000 fa06 	bl	80019d4 <App_UpdateGameDisplay>

  /* Process protocol commands if any (handled by callback) */

  /* Check for game over conditions */
  if (game_initialized && Othello_IsGameOver(&game_state)) {
 80015c8:	4b07      	ldr	r3, [pc, #28]	@ (80015e8 <App_Main_Loop+0x40>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d007      	beq.n	80015e0 <App_Main_Loop+0x38>
 80015d0:	4806      	ldr	r0, [pc, #24]	@ (80015ec <App_Main_Loop+0x44>)
 80015d2:	f000 fda1 	bl	8002118 <Othello_IsGameOver>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <App_Main_Loop+0x38>
    App_HandleGameOver();
 80015dc:	f000 fa18 	bl	8001a10 <App_HandleGameOver>
  }
}
 80015e0:	bf00      	nop
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	200003fc 	.word	0x200003fc
 80015ec:	20000340 	.word	0x20000340

080015f0 <App_UpdateCursor>:
/**
 * @brief Update cursor display with blinking effect
 * @retval None
 */
void App_UpdateCursor(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
  if (!game_initialized) {
 80015f6:	4b15      	ldr	r3, [pc, #84]	@ (800164c <App_UpdateCursor+0x5c>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	f083 0301 	eor.w	r3, r3, #1
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	2b00      	cmp	r3, #0
 8001602:	d11e      	bne.n	8001642 <App_UpdateCursor+0x52>
    return;
  }

  uint32_t current_time = HAL_GetTick();
 8001604:	f001 ffda 	bl	80035bc <HAL_GetTick>
 8001608:	6078      	str	r0, [r7, #4]

  // Toggle cursor visibility every 500ms
  if (current_time - cursor_blink_timer >= 500) {
 800160a:	4b11      	ldr	r3, [pc, #68]	@ (8001650 <App_UpdateCursor+0x60>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001616:	d315      	bcc.n	8001644 <App_UpdateCursor+0x54>
    cursor_blink_timer = current_time;
 8001618:	4a0d      	ldr	r2, [pc, #52]	@ (8001650 <App_UpdateCursor+0x60>)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6013      	str	r3, [r2, #0]
    cursor_visible = !cursor_visible;
 800161e:	4b0d      	ldr	r3, [pc, #52]	@ (8001654 <App_UpdateCursor+0x64>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	bf14      	ite	ne
 8001626:	2301      	movne	r3, #1
 8001628:	2300      	moveq	r3, #0
 800162a:	b2db      	uxtb	r3, r3
 800162c:	f083 0301 	eor.w	r3, r3, #1
 8001630:	b2db      	uxtb	r3, r3
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	b2da      	uxtb	r2, r3
 8001638:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <App_UpdateCursor+0x64>)
 800163a:	701a      	strb	r2, [r3, #0]

    // Redraw board to update cursor
    App_DisplayGameBoard();
 800163c:	f000 f80c 	bl	8001658 <App_DisplayGameBoard>
 8001640:	e000      	b.n	8001644 <App_UpdateCursor+0x54>
    return;
 8001642:	bf00      	nop
  }
}
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	200003fc 	.word	0x200003fc
 8001650:	20000400 	.word	0x20000400
 8001654:	20000022 	.word	0x20000022

08001658 <App_DisplayGameBoard>:
/**
 * @brief Display game board on LED matrix
 * @retval None
 */
void App_DisplayGameBoard(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
  if (!game_initialized) {
 800165e:	4b36      	ldr	r3, [pc, #216]	@ (8001738 <App_DisplayGameBoard+0xe0>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	f083 0301 	eor.w	r3, r3, #1
 8001666:	b2db      	uxtb	r3, r3
 8001668:	2b00      	cmp	r3, #0
 800166a:	d161      	bne.n	8001730 <App_DisplayGameBoard+0xd8>
    return;
  }

  WS2812B_Clear();
 800166c:	f001 fe26 	bl	80032bc <WS2812B_Clear>

  /* Display game pieces on LED matrix */
  for (uint8_t row = 0; row < 8; row++) {
 8001670:	2300      	movs	r3, #0
 8001672:	73fb      	strb	r3, [r7, #15]
 8001674:	e037      	b.n	80016e6 <App_DisplayGameBoard+0x8e>
    for (uint8_t col = 0; col < 8; col++) {
 8001676:	2300      	movs	r3, #0
 8001678:	73bb      	strb	r3, [r7, #14]
 800167a:	e02e      	b.n	80016da <App_DisplayGameBoard+0x82>
      PieceType_t piece = Othello_GetPiece(&game_state, row, col);
 800167c:	7bba      	ldrb	r2, [r7, #14]
 800167e:	7bfb      	ldrb	r3, [r7, #15]
 8001680:	4619      	mov	r1, r3
 8001682:	482e      	ldr	r0, [pc, #184]	@ (800173c <App_DisplayGameBoard+0xe4>)
 8001684:	f000 fe34 	bl	80022f0 <Othello_GetPiece>
 8001688:	4603      	mov	r3, r0
 800168a:	733b      	strb	r3, [r7, #12]

      if (piece == PIECE_BLACK) {
 800168c:	7b3b      	ldrb	r3, [r7, #12]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d10f      	bne.n	80016b2 <App_DisplayGameBoard+0x5a>
        WS2812B_SetPixel(row, col, WS2812B_COLOR_ORANGE);  // Black piece (Orange for visibility)
 8001692:	4a2b      	ldr	r2, [pc, #172]	@ (8001740 <App_DisplayGameBoard+0xe8>)
 8001694:	f107 0308 	add.w	r3, r7, #8
 8001698:	6812      	ldr	r2, [r2, #0]
 800169a:	4611      	mov	r1, r2
 800169c:	8019      	strh	r1, [r3, #0]
 800169e:	3302      	adds	r3, #2
 80016a0:	0c12      	lsrs	r2, r2, #16
 80016a2:	701a      	strb	r2, [r3, #0]
 80016a4:	7bb9      	ldrb	r1, [r7, #14]
 80016a6:	7bfb      	ldrb	r3, [r7, #15]
 80016a8:	68ba      	ldr	r2, [r7, #8]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f001 fdd4 	bl	8003258 <WS2812B_SetPixel>
 80016b0:	e010      	b.n	80016d4 <App_DisplayGameBoard+0x7c>
      } else if (piece == PIECE_WHITE) {
 80016b2:	7b3b      	ldrb	r3, [r7, #12]
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d10d      	bne.n	80016d4 <App_DisplayGameBoard+0x7c>
        WS2812B_SetPixel(row, col, WS2812B_COLOR_WHITE);  // White piece
 80016b8:	4a22      	ldr	r2, [pc, #136]	@ (8001744 <App_DisplayGameBoard+0xec>)
 80016ba:	1d3b      	adds	r3, r7, #4
 80016bc:	6812      	ldr	r2, [r2, #0]
 80016be:	4611      	mov	r1, r2
 80016c0:	8019      	strh	r1, [r3, #0]
 80016c2:	3302      	adds	r3, #2
 80016c4:	0c12      	lsrs	r2, r2, #16
 80016c6:	701a      	strb	r2, [r3, #0]
 80016c8:	7bb9      	ldrb	r1, [r7, #14]
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f001 fdc2 	bl	8003258 <WS2812B_SetPixel>
    for (uint8_t col = 0; col < 8; col++) {
 80016d4:	7bbb      	ldrb	r3, [r7, #14]
 80016d6:	3301      	adds	r3, #1
 80016d8:	73bb      	strb	r3, [r7, #14]
 80016da:	7bbb      	ldrb	r3, [r7, #14]
 80016dc:	2b07      	cmp	r3, #7
 80016de:	d9cd      	bls.n	800167c <App_DisplayGameBoard+0x24>
  for (uint8_t row = 0; row < 8; row++) {
 80016e0:	7bfb      	ldrb	r3, [r7, #15]
 80016e2:	3301      	adds	r3, #1
 80016e4:	73fb      	strb	r3, [r7, #15]
 80016e6:	7bfb      	ldrb	r3, [r7, #15]
 80016e8:	2b07      	cmp	r3, #7
 80016ea:	d9c4      	bls.n	8001676 <App_DisplayGameBoard+0x1e>
      /* Empty positions remain off */
    }
  }

  /* Display cursor (green blinking) */
  if (cursor_visible) {
 80016ec:	4b16      	ldr	r3, [pc, #88]	@ (8001748 <App_DisplayGameBoard+0xf0>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d01a      	beq.n	800172a <App_DisplayGameBoard+0xd2>
    PieceType_t cursor_piece = Othello_GetPiece(&game_state, cursor_row, cursor_col);
 80016f4:	4b15      	ldr	r3, [pc, #84]	@ (800174c <App_DisplayGameBoard+0xf4>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	4a15      	ldr	r2, [pc, #84]	@ (8001750 <App_DisplayGameBoard+0xf8>)
 80016fa:	7812      	ldrb	r2, [r2, #0]
 80016fc:	4619      	mov	r1, r3
 80016fe:	480f      	ldr	r0, [pc, #60]	@ (800173c <App_DisplayGameBoard+0xe4>)
 8001700:	f000 fdf6 	bl	80022f0 <Othello_GetPiece>
 8001704:	4603      	mov	r3, r0
 8001706:	737b      	strb	r3, [r7, #13]
    if (cursor_piece == PIECE_EMPTY) {
 8001708:	7b7b      	ldrb	r3, [r7, #13]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d10d      	bne.n	800172a <App_DisplayGameBoard+0xd2>
      // Empty position: show green cursor
      WS2812B_SetPixel(cursor_row, cursor_col, WS2812B_COLOR_GREEN);
 800170e:	4b0f      	ldr	r3, [pc, #60]	@ (800174c <App_DisplayGameBoard+0xf4>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	4a0f      	ldr	r2, [pc, #60]	@ (8001750 <App_DisplayGameBoard+0xf8>)
 8001714:	7811      	ldrb	r1, [r2, #0]
 8001716:	2200      	movs	r2, #0
 8001718:	703a      	strb	r2, [r7, #0]
 800171a:	22ff      	movs	r2, #255	@ 0xff
 800171c:	707a      	strb	r2, [r7, #1]
 800171e:	2200      	movs	r2, #0
 8001720:	70ba      	strb	r2, [r7, #2]
 8001722:	683a      	ldr	r2, [r7, #0]
 8001724:	4618      	mov	r0, r3
 8001726:	f001 fd97 	bl	8003258 <WS2812B_SetPixel>
    }
    // If there's a piece at cursor position, don't show cursor (or could use dimmed green)
  }

  WS2812B_Update();
 800172a:	f001 fddb 	bl	80032e4 <WS2812B_Update>
 800172e:	e000      	b.n	8001732 <App_DisplayGameBoard+0xda>
    return;
 8001730:	bf00      	nop
}
 8001732:	3710      	adds	r7, #16
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	200003fc 	.word	0x200003fc
 800173c:	20000340 	.word	0x20000340
 8001740:	08007418 	.word	0x08007418
 8001744:	0800741c 	.word	0x0800741c
 8001748:	20000022 	.word	0x20000022
 800174c:	20000020 	.word	0x20000020
 8001750:	20000021 	.word	0x20000021

08001754 <App_ProcessKeyEvent>:
 * @brief Process key event for game controls
 * @param key_event Pointer to key event structure
 * @retval None
 */
void App_ProcessKeyEvent(Key_t* key_event)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  if (!game_initialized || !key_event) {
 800175c:	4b88      	ldr	r3, [pc, #544]	@ (8001980 <App_ProcessKeyEvent+0x22c>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	f083 0301 	eor.w	r3, r3, #1
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b00      	cmp	r3, #0
 8001768:	f040 80f8 	bne.w	800195c <App_ProcessKeyEvent+0x208>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	f000 80f4 	beq.w	800195c <App_ProcessKeyEvent+0x208>
    return;
  }

  Keypad_LogicalKey_t logical_key = Keypad_PhysicalToLogical(key_event->row, key_event->col);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	781a      	ldrb	r2, [r3, #0]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	785b      	ldrb	r3, [r3, #1]
 800177c:	4619      	mov	r1, r3
 800177e:	4610      	mov	r0, r2
 8001780:	f7ff fb7e 	bl	8000e80 <Keypad_PhysicalToLogical>
 8001784:	4603      	mov	r3, r0
 8001786:	73fb      	strb	r3, [r7, #15]

  DEBUG_INFO("[APP] ProcessKey: R%d C%d Logical=%d State=%d\r\n",
             key_event->row, key_event->col, logical_key, key_event->state);

  /* Handle key press */
  if (key_event->state == KEY_PRESSED) {
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	789b      	ldrb	r3, [r3, #2]
 800178c:	2b01      	cmp	r3, #1
 800178e:	f040 80f4 	bne.w	800197a <App_ProcessKeyEvent+0x226>
    // First, try to handle as game control key
    if (Game_Control_HandleKey(logical_key, &game_state)) {
 8001792:	7bfb      	ldrb	r3, [r7, #15]
 8001794:	497b      	ldr	r1, [pc, #492]	@ (8001984 <App_ProcessKeyEvent+0x230>)
 8001796:	4618      	mov	r0, r3
 8001798:	f7fe ff8e 	bl	80006b8 <Game_Control_HandleKey>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d005      	beq.n	80017ae <App_ProcessKeyEvent+0x5a>
      DEBUG_INFO("[APP] Game control key handled: %d\r\n", logical_key);
      App_DisplayGameBoard();
 80017a2:	f7ff ff59 	bl	8001658 <App_DisplayGameBoard>
      Send_GameState_Via_Protocol(&game_state);
 80017a6:	4877      	ldr	r0, [pc, #476]	@ (8001984 <App_ProcessKeyEvent+0x230>)
 80017a8:	f7ff fccb 	bl	8001142 <Send_GameState_Via_Protocol>
      return;  // Key was handled by game control
 80017ac:	e0e5      	b.n	800197a <App_ProcessKeyEvent+0x226>
    }

    // Check if game is in playing state before processing game keys
    if (!GAME_CTRL_IS_PLAYING(Game_Control_GetContext())) {
 80017ae:	f7fe ffeb 	bl	8000788 <Game_Control_GetContext>
 80017b2:	4603      	mov	r3, r0
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	f040 80d2 	bne.w	8001960 <App_ProcessKeyEvent+0x20c>
      DEBUG_INFO("[APP] Game not in PLAYING state, ignoring key\r\n");
      return;
    }

    switch (logical_key) {
 80017bc:	7bfb      	ldrb	r3, [r7, #15]
 80017be:	2b0f      	cmp	r3, #15
 80017c0:	f200 80d0 	bhi.w	8001964 <App_ProcessKeyEvent+0x210>
 80017c4:	a201      	add	r2, pc, #4	@ (adr r2, 80017cc <App_ProcessKeyEvent+0x78>)
 80017c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ca:	bf00      	nop
 80017cc:	08001965 	.word	0x08001965
 80017d0:	0800180d 	.word	0x0800180d
 80017d4:	08001965 	.word	0x08001965
 80017d8:	08001965 	.word	0x08001965
 80017dc:	08001839 	.word	0x08001839
 80017e0:	08001865 	.word	0x08001865
 80017e4:	080018e3 	.word	0x080018e3
 80017e8:	08001965 	.word	0x08001965
 80017ec:	08001965 	.word	0x08001965
 80017f0:	0800190d 	.word	0x0800190d
 80017f4:	08001955 	.word	0x08001955
 80017f8:	08001965 	.word	0x08001965
 80017fc:	08001965 	.word	0x08001965
 8001800:	08001937 	.word	0x08001937
 8001804:	08001965 	.word	0x08001965
 8001808:	08001965 	.word	0x08001965
      case KEYPAD_KEY_1: // Start Game (handled by game control above)
        // This case is now handled by Game_Control_HandleKey
        break;

      case KEYPAD_KEY_2: // Move Up
        if (cursor_row > 0) {
 800180c:	4b5e      	ldr	r3, [pc, #376]	@ (8001988 <App_ProcessKeyEvent+0x234>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	f000 80a9 	beq.w	8001968 <App_ProcessKeyEvent+0x214>
          cursor_row--;
 8001816:	4b5c      	ldr	r3, [pc, #368]	@ (8001988 <App_ProcessKeyEvent+0x234>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	3b01      	subs	r3, #1
 800181c:	b2da      	uxtb	r2, r3
 800181e:	4b5a      	ldr	r3, [pc, #360]	@ (8001988 <App_ProcessKeyEvent+0x234>)
 8001820:	701a      	strb	r2, [r3, #0]
          DEBUG_INFO("[APP] Cursor UP: (%d,%d)\r\n", cursor_row, cursor_col);
          cursor_visible = true;  // Show cursor immediately when moving
 8001822:	4b5a      	ldr	r3, [pc, #360]	@ (800198c <App_ProcessKeyEvent+0x238>)
 8001824:	2201      	movs	r2, #1
 8001826:	701a      	strb	r2, [r3, #0]
          cursor_blink_timer = HAL_GetTick();  // Reset blink timer
 8001828:	f001 fec8 	bl	80035bc <HAL_GetTick>
 800182c:	4603      	mov	r3, r0
 800182e:	4a58      	ldr	r2, [pc, #352]	@ (8001990 <App_ProcessKeyEvent+0x23c>)
 8001830:	6013      	str	r3, [r2, #0]
          App_DisplayGameBoard();
 8001832:	f7ff ff11 	bl	8001658 <App_DisplayGameBoard>
        } else {
          DEBUG_INFO("[APP] Cursor at top edge\r\n");
        }
        break;
 8001836:	e097      	b.n	8001968 <App_ProcessKeyEvent+0x214>

      case KEYPAD_KEY_4: // Move Left
        if (cursor_col > 0) {
 8001838:	4b56      	ldr	r3, [pc, #344]	@ (8001994 <App_ProcessKeyEvent+0x240>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	f000 8095 	beq.w	800196c <App_ProcessKeyEvent+0x218>
          cursor_col--;
 8001842:	4b54      	ldr	r3, [pc, #336]	@ (8001994 <App_ProcessKeyEvent+0x240>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	3b01      	subs	r3, #1
 8001848:	b2da      	uxtb	r2, r3
 800184a:	4b52      	ldr	r3, [pc, #328]	@ (8001994 <App_ProcessKeyEvent+0x240>)
 800184c:	701a      	strb	r2, [r3, #0]
          DEBUG_INFO("[APP] Cursor LEFT: (%d,%d)\r\n", cursor_row, cursor_col);
          cursor_visible = true;
 800184e:	4b4f      	ldr	r3, [pc, #316]	@ (800198c <App_ProcessKeyEvent+0x238>)
 8001850:	2201      	movs	r2, #1
 8001852:	701a      	strb	r2, [r3, #0]
          cursor_blink_timer = HAL_GetTick();
 8001854:	f001 feb2 	bl	80035bc <HAL_GetTick>
 8001858:	4603      	mov	r3, r0
 800185a:	4a4d      	ldr	r2, [pc, #308]	@ (8001990 <App_ProcessKeyEvent+0x23c>)
 800185c:	6013      	str	r3, [r2, #0]
          App_DisplayGameBoard();
 800185e:	f7ff fefb 	bl	8001658 <App_DisplayGameBoard>
        } else {
          DEBUG_INFO("[APP] Cursor at left edge\r\n");
        }
        break;
 8001862:	e083      	b.n	800196c <App_ProcessKeyEvent+0x218>

      case KEYPAD_KEY_5: // Place Piece at Cursor
        DEBUG_INFO("[APP] Place piece at cursor (%d,%d)\r\n", cursor_row, cursor_col);
        if (Othello_IsValidMove(&game_state, cursor_row, cursor_col, game_state.current_player)) {
 8001864:	4b48      	ldr	r3, [pc, #288]	@ (8001988 <App_ProcessKeyEvent+0x234>)
 8001866:	7819      	ldrb	r1, [r3, #0]
 8001868:	4b4a      	ldr	r3, [pc, #296]	@ (8001994 <App_ProcessKeyEvent+0x240>)
 800186a:	781a      	ldrb	r2, [r3, #0]
 800186c:	4b45      	ldr	r3, [pc, #276]	@ (8001984 <App_ProcessKeyEvent+0x230>)
 800186e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001872:	4844      	ldr	r0, [pc, #272]	@ (8001984 <App_ProcessKeyEvent+0x230>)
 8001874:	f000 fb60 	bl	8001f38 <Othello_IsValidMove>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d01b      	beq.n	80018b6 <App_ProcessKeyEvent+0x162>
          uint8_t flipped = Othello_MakeMove(&game_state, cursor_row, cursor_col, game_state.current_player);
 800187e:	4b42      	ldr	r3, [pc, #264]	@ (8001988 <App_ProcessKeyEvent+0x234>)
 8001880:	7819      	ldrb	r1, [r3, #0]
 8001882:	4b44      	ldr	r3, [pc, #272]	@ (8001994 <App_ProcessKeyEvent+0x240>)
 8001884:	781a      	ldrb	r2, [r3, #0]
 8001886:	4b3f      	ldr	r3, [pc, #252]	@ (8001984 <App_ProcessKeyEvent+0x230>)
 8001888:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800188c:	483d      	ldr	r0, [pc, #244]	@ (8001984 <App_ProcessKeyEvent+0x230>)
 800188e:	f000 fb8d 	bl	8001fac <Othello_MakeMove>
 8001892:	4603      	mov	r3, r0
 8001894:	73bb      	strb	r3, [r7, #14]
          if (flipped > 0) {
 8001896:	7bbb      	ldrb	r3, [r7, #14]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d069      	beq.n	8001970 <App_ProcessKeyEvent+0x21c>
            DEBUG_INFO("[APP] Move SUCCESS: flipped %d pieces\r\n", flipped);
            App_DisplayGameBoard();
 800189c:	f7ff fedc 	bl	8001658 <App_DisplayGameBoard>
            Send_GameState_Via_Protocol(&game_state);
 80018a0:	4838      	ldr	r0, [pc, #224]	@ (8001984 <App_ProcessKeyEvent+0x230>)
 80018a2:	f7ff fc4e 	bl	8001142 <Send_GameState_Via_Protocol>

            // Check if game is over
            if (game_state.status != GAME_STATUS_PLAYING) {
 80018a6:	4b37      	ldr	r3, [pc, #220]	@ (8001984 <App_ProcessKeyEvent+0x230>)
 80018a8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d05f      	beq.n	8001970 <App_ProcessKeyEvent+0x21c>
              DEBUG_INFO("[APP] Game Over! Winner: %d\r\n",
                        Othello_GetWinner(&game_state));
              // Print game history to debug console
              App_PrintGameHistory();
 80018b0:	f000 f872 	bl	8001998 <App_PrintGameHistory>
          WS2812B_SetPixel(cursor_row, cursor_col, WS2812B_COLOR_RED);
          WS2812B_Update();
          HAL_Delay(200);
          App_DisplayGameBoard();
        }
        break;
 80018b4:	e05c      	b.n	8001970 <App_ProcessKeyEvent+0x21c>
          WS2812B_SetPixel(cursor_row, cursor_col, WS2812B_COLOR_RED);
 80018b6:	4b34      	ldr	r3, [pc, #208]	@ (8001988 <App_ProcessKeyEvent+0x234>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	4a36      	ldr	r2, [pc, #216]	@ (8001994 <App_ProcessKeyEvent+0x240>)
 80018bc:	7811      	ldrb	r1, [r2, #0]
 80018be:	22ff      	movs	r2, #255	@ 0xff
 80018c0:	723a      	strb	r2, [r7, #8]
 80018c2:	2200      	movs	r2, #0
 80018c4:	727a      	strb	r2, [r7, #9]
 80018c6:	2200      	movs	r2, #0
 80018c8:	72ba      	strb	r2, [r7, #10]
 80018ca:	68ba      	ldr	r2, [r7, #8]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f001 fcc3 	bl	8003258 <WS2812B_SetPixel>
          WS2812B_Update();
 80018d2:	f001 fd07 	bl	80032e4 <WS2812B_Update>
          HAL_Delay(200);
 80018d6:	20c8      	movs	r0, #200	@ 0xc8
 80018d8:	f001 fe7a 	bl	80035d0 <HAL_Delay>
          App_DisplayGameBoard();
 80018dc:	f7ff febc 	bl	8001658 <App_DisplayGameBoard>
        break;
 80018e0:	e046      	b.n	8001970 <App_ProcessKeyEvent+0x21c>

      case KEYPAD_KEY_6: // Move Right
        if (cursor_col < 7) {
 80018e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001994 <App_ProcessKeyEvent+0x240>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	2b06      	cmp	r3, #6
 80018e8:	d844      	bhi.n	8001974 <App_ProcessKeyEvent+0x220>
          cursor_col++;
 80018ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001994 <App_ProcessKeyEvent+0x240>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	3301      	adds	r3, #1
 80018f0:	b2da      	uxtb	r2, r3
 80018f2:	4b28      	ldr	r3, [pc, #160]	@ (8001994 <App_ProcessKeyEvent+0x240>)
 80018f4:	701a      	strb	r2, [r3, #0]
          DEBUG_INFO("[APP] Cursor RIGHT: (%d,%d)\r\n", cursor_row, cursor_col);
          cursor_visible = true;
 80018f6:	4b25      	ldr	r3, [pc, #148]	@ (800198c <App_ProcessKeyEvent+0x238>)
 80018f8:	2201      	movs	r2, #1
 80018fa:	701a      	strb	r2, [r3, #0]
          cursor_blink_timer = HAL_GetTick();
 80018fc:	f001 fe5e 	bl	80035bc <HAL_GetTick>
 8001900:	4603      	mov	r3, r0
 8001902:	4a23      	ldr	r2, [pc, #140]	@ (8001990 <App_ProcessKeyEvent+0x23c>)
 8001904:	6013      	str	r3, [r2, #0]
          App_DisplayGameBoard();
 8001906:	f7ff fea7 	bl	8001658 <App_DisplayGameBoard>
        } else {
          DEBUG_INFO("[APP] Cursor at right edge\r\n");
        }
        break;
 800190a:	e033      	b.n	8001974 <App_ProcessKeyEvent+0x220>

      case KEYPAD_KEY_8: // Move Down
        if (cursor_row < 7) {
 800190c:	4b1e      	ldr	r3, [pc, #120]	@ (8001988 <App_ProcessKeyEvent+0x234>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b06      	cmp	r3, #6
 8001912:	d831      	bhi.n	8001978 <App_ProcessKeyEvent+0x224>
          cursor_row++;
 8001914:	4b1c      	ldr	r3, [pc, #112]	@ (8001988 <App_ProcessKeyEvent+0x234>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	3301      	adds	r3, #1
 800191a:	b2da      	uxtb	r2, r3
 800191c:	4b1a      	ldr	r3, [pc, #104]	@ (8001988 <App_ProcessKeyEvent+0x234>)
 800191e:	701a      	strb	r2, [r3, #0]
          DEBUG_INFO("[APP] Cursor DOWN: (%d,%d)\r\n", cursor_row, cursor_col);
          cursor_visible = true;
 8001920:	4b1a      	ldr	r3, [pc, #104]	@ (800198c <App_ProcessKeyEvent+0x238>)
 8001922:	2201      	movs	r2, #1
 8001924:	701a      	strb	r2, [r3, #0]
          cursor_blink_timer = HAL_GetTick();
 8001926:	f001 fe49 	bl	80035bc <HAL_GetTick>
 800192a:	4603      	mov	r3, r0
 800192c:	4a18      	ldr	r2, [pc, #96]	@ (8001990 <App_ProcessKeyEvent+0x23c>)
 800192e:	6013      	str	r3, [r2, #0]
          App_DisplayGameBoard();
 8001930:	f7ff fe92 	bl	8001658 <App_DisplayGameBoard>
        } else {
          DEBUG_INFO("[APP] Cursor at bottom edge\r\n");
        }
        break;
 8001934:	e020      	b.n	8001978 <App_ProcessKeyEvent+0x224>

      case KEYPAD_KEY_0: // Reset Game
        DEBUG_INFO("[APP] Reset Game\r\n");
        Othello_NewGame(&game_state);
 8001936:	4813      	ldr	r0, [pc, #76]	@ (8001984 <App_ProcessKeyEvent+0x230>)
 8001938:	f000 faa0 	bl	8001e7c <Othello_NewGame>
        cursor_row = 3;
 800193c:	4b12      	ldr	r3, [pc, #72]	@ (8001988 <App_ProcessKeyEvent+0x234>)
 800193e:	2203      	movs	r2, #3
 8001940:	701a      	strb	r2, [r3, #0]
        cursor_col = 3;
 8001942:	4b14      	ldr	r3, [pc, #80]	@ (8001994 <App_ProcessKeyEvent+0x240>)
 8001944:	2203      	movs	r2, #3
 8001946:	701a      	strb	r2, [r3, #0]
        cursor_visible = true;
 8001948:	4b10      	ldr	r3, [pc, #64]	@ (800198c <App_ProcessKeyEvent+0x238>)
 800194a:	2201      	movs	r2, #1
 800194c:	701a      	strb	r2, [r3, #0]
        App_DisplayGameBoard();
 800194e:	f7ff fe83 	bl	8001658 <App_DisplayGameBoard>
        break;
 8001952:	e012      	b.n	800197a <App_ProcessKeyEvent+0x226>

      case KEYPAD_KEY_9: // Send Board State to PC
        DEBUG_INFO("[APP] Send board state to PC\r\n");
        Send_GameState_Via_Protocol(&game_state);
 8001954:	480b      	ldr	r0, [pc, #44]	@ (8001984 <App_ProcessKeyEvent+0x230>)
 8001956:	f7ff fbf4 	bl	8001142 <Send_GameState_Via_Protocol>
        break;
 800195a:	e00e      	b.n	800197a <App_ProcessKeyEvent+0x226>
    return;
 800195c:	bf00      	nop
 800195e:	e00c      	b.n	800197a <App_ProcessKeyEvent+0x226>
      return;
 8001960:	bf00      	nop
 8001962:	e00a      	b.n	800197a <App_ProcessKeyEvent+0x226>
        DEBUG_INFO("[APP] Key D - Reserved\r\n");
        break;

      default:
        DEBUG_INFO("[APP] Unknown key: %d\r\n", logical_key);
        break;
 8001964:	bf00      	nop
 8001966:	e008      	b.n	800197a <App_ProcessKeyEvent+0x226>
        break;
 8001968:	bf00      	nop
 800196a:	e006      	b.n	800197a <App_ProcessKeyEvent+0x226>
        break;
 800196c:	bf00      	nop
 800196e:	e004      	b.n	800197a <App_ProcessKeyEvent+0x226>
        break;
 8001970:	bf00      	nop
 8001972:	e002      	b.n	800197a <App_ProcessKeyEvent+0x226>
        break;
 8001974:	bf00      	nop
 8001976:	e000      	b.n	800197a <App_ProcessKeyEvent+0x226>
        break;
 8001978:	bf00      	nop
    }
  }
}
 800197a:	3710      	adds	r7, #16
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	200003fc 	.word	0x200003fc
 8001984:	20000340 	.word	0x20000340
 8001988:	20000020 	.word	0x20000020
 800198c:	20000022 	.word	0x20000022
 8001990:	20000400 	.word	0x20000400
 8001994:	20000021 	.word	0x20000021

08001998 <App_PrintGameHistory>:
 * @brief Print game history to debug console
 * @retval None
 * @note Since full move history is not stored, we print summary statistics
 */
void App_PrintGameHistory(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
  if (!game_initialized) {
 800199e:	4b0b      	ldr	r3, [pc, #44]	@ (80019cc <App_PrintGameHistory+0x34>)
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	f083 0301 	eor.w	r3, r3, #1
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d10a      	bne.n	80019c2 <App_PrintGameHistory+0x2a>
               game_state.last_move.row,
               game_state.last_move.col,
               game_state.last_move.flipped_count);
  }

  if (game_state.status != GAME_STATUS_PLAYING) {
 80019ac:	4b08      	ldr	r3, [pc, #32]	@ (80019d0 <App_PrintGameHistory+0x38>)
 80019ae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d006      	beq.n	80019c4 <App_PrintGameHistory+0x2c>
    PieceType_t winner = Othello_GetWinner(&game_state);
 80019b6:	4806      	ldr	r0, [pc, #24]	@ (80019d0 <App_PrintGameHistory+0x38>)
 80019b8:	f000 fbc5 	bl	8002146 <Othello_GetWinner>
 80019bc:	4603      	mov	r3, r0
 80019be:	71fb      	strb	r3, [r7, #7]
 80019c0:	e000      	b.n	80019c4 <App_PrintGameHistory+0x2c>
    return;
 80019c2:	bf00      	nop
      DEBUG_INFO("  Result: DRAW\r\n");
    }
  }

  DEBUG_INFO("==================================\r\n\r\n");
}
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	200003fc 	.word	0x200003fc
 80019d0:	20000340 	.word	0x20000340

080019d4 <App_UpdateGameDisplay>:
/**
 * @brief Update game display (animations, status indicators)
 * @retval None
 */
void App_UpdateGameDisplay(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
  static uint32_t last_update = 0;
  uint32_t current_time = HAL_GetTick();
 80019da:	f001 fdef 	bl	80035bc <HAL_GetTick>
 80019de:	6078      	str	r0, [r7, #4]

  /* Update display every 100ms */
  if (current_time - last_update >= 100) {
 80019e0:	4b09      	ldr	r3, [pc, #36]	@ (8001a08 <App_UpdateGameDisplay+0x34>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	2b63      	cmp	r3, #99	@ 0x63
 80019ea:	d908      	bls.n	80019fe <App_UpdateGameDisplay+0x2a>
    last_update = current_time;
 80019ec:	4a06      	ldr	r2, [pc, #24]	@ (8001a08 <App_UpdateGameDisplay+0x34>)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6013      	str	r3, [r2, #0]

    /* Could add animations here, like cursor blinking */
    /* For now, just ensure board is current */
    if (game_initialized) {
 80019f2:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <App_UpdateGameDisplay+0x38>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <App_UpdateGameDisplay+0x2a>
      App_DisplayGameBoard();
 80019fa:	f7ff fe2d 	bl	8001658 <App_DisplayGameBoard>
    }
  }
}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	20000404 	.word	0x20000404
 8001a0c:	200003fc 	.word	0x200003fc

08001a10 <App_HandleGameOver>:
/**
 * @brief Handle game over state
 * @retval None
 */
void App_HandleGameOver(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
  static bool handled = false;

  if (handled) {
 8001a16:	4b44      	ldr	r3, [pc, #272]	@ (8001b28 <App_HandleGameOver+0x118>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d17f      	bne.n	8001b1e <App_HandleGameOver+0x10e>
    return;  // Already handled
  }

  handled = true;
 8001a1e:	4b42      	ldr	r3, [pc, #264]	@ (8001b28 <App_HandleGameOver+0x118>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	701a      	strb	r2, [r3, #0]

  /* Update statistics */
  Othello_UpdateStats(&game_stats, &game_state);
 8001a24:	4941      	ldr	r1, [pc, #260]	@ (8001b2c <App_HandleGameOver+0x11c>)
 8001a26:	4842      	ldr	r0, [pc, #264]	@ (8001b30 <App_HandleGameOver+0x120>)
 8001a28:	f000 fc92 	bl	8002350 <Othello_UpdateStats>

  /* Process challenge mode if active */
  if (current_game_mode == GAME_MODE_CHALLENGE) {
 8001a2c:	4b41      	ldr	r3, [pc, #260]	@ (8001b34 <App_HandleGameOver+0x124>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d113      	bne.n	8001a5c <App_HandleGameOver+0x4c>
    Challenge_Status_t challenge_status = Challenge_ProcessGameResult(&game_state);
 8001a34:	483d      	ldr	r0, [pc, #244]	@ (8001b2c <App_HandleGameOver+0x11c>)
 8001a36:	f7fe fbe5 	bl	8000204 <Challenge_ProcessGameResult>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	757b      	strb	r3, [r7, #21]

    if (challenge_status == CHALLENGE_WIN) {
 8001a3e:	7d7b      	ldrb	r3, [r7, #21]
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d104      	bne.n	8001a4e <App_HandleGameOver+0x3e>
      DEBUG_INFO("[CHALLENGE] WIN condition met! Total score: %d\r\n",
                 Challenge_GetTotalScore());
      // LED text display is handled by Challenge_ProcessGameResult
      HAL_Delay(3000);  // Display WIN for 3 seconds
 8001a44:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001a48:	f001 fdc2 	bl	80035d0 <HAL_Delay>
 8001a4c:	e006      	b.n	8001a5c <App_HandleGameOver+0x4c>
    } else if (challenge_status == CHALLENGE_GAME_OVER) {
 8001a4e:	7d7b      	ldrb	r3, [r7, #21]
 8001a50:	2b03      	cmp	r3, #3
 8001a52:	d103      	bne.n	8001a5c <App_HandleGameOver+0x4c>
      DEBUG_INFO("[CHALLENGE] GAME OVER! Consecutive losses: %d\r\n",
                 Challenge_GetConsecutiveLosses());
      // LED text display is handled by Challenge_ProcessGameResult
      HAL_Delay(3000);  // Display OVER for 3 seconds
 8001a54:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001a58:	f001 fdba 	bl	80035d0 <HAL_Delay>
                 Challenge_GetGamesPlayed(), Challenge_GetTotalScore());
    }
  }

  /* Show winner on board */
  PieceType_t winner = Othello_GetWinner(&game_state);
 8001a5c:	4833      	ldr	r0, [pc, #204]	@ (8001b2c <App_HandleGameOver+0x11c>)
 8001a5e:	f000 fb72 	bl	8002146 <Othello_GetWinner>
 8001a62:	4603      	mov	r3, r0
 8001a64:	753b      	strb	r3, [r7, #20]
  WS2812B_Clear();
 8001a66:	f001 fc29 	bl	80032bc <WS2812B_Clear>

  if (winner == PIECE_BLACK) {
 8001a6a:	7d3b      	ldrb	r3, [r7, #20]
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d109      	bne.n	8001a84 <App_HandleGameOver+0x74>
    /* Display black wins - fill with black */
    WS2812B_Fill(WS2812B_COLOR_BLACK);
 8001a70:	2300      	movs	r3, #0
 8001a72:	743b      	strb	r3, [r7, #16]
 8001a74:	2300      	movs	r3, #0
 8001a76:	747b      	strb	r3, [r7, #17]
 8001a78:	2300      	movs	r3, #0
 8001a7a:	74bb      	strb	r3, [r7, #18]
 8001a7c:	6938      	ldr	r0, [r7, #16]
 8001a7e:	f001 fc5d 	bl	800333c <WS2812B_Fill>
 8001a82:	e03f      	b.n	8001b04 <App_HandleGameOver+0xf4>
  } else if (winner == PIECE_WHITE) {
 8001a84:	7d3b      	ldrb	r3, [r7, #20]
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d10c      	bne.n	8001aa4 <App_HandleGameOver+0x94>
    /* Display white wins - fill with white */
    WS2812B_Fill(WS2812B_COLOR_WHITE);
 8001a8a:	4a2b      	ldr	r2, [pc, #172]	@ (8001b38 <App_HandleGameOver+0x128>)
 8001a8c:	f107 030c 	add.w	r3, r7, #12
 8001a90:	6812      	ldr	r2, [r2, #0]
 8001a92:	4611      	mov	r1, r2
 8001a94:	8019      	strh	r1, [r3, #0]
 8001a96:	3302      	adds	r3, #2
 8001a98:	0c12      	lsrs	r2, r2, #16
 8001a9a:	701a      	strb	r2, [r3, #0]
 8001a9c:	68f8      	ldr	r0, [r7, #12]
 8001a9e:	f001 fc4d 	bl	800333c <WS2812B_Fill>
 8001aa2:	e02f      	b.n	8001b04 <App_HandleGameOver+0xf4>
  } else {
    /* Display draw - alternate black/white pattern */
    for (uint8_t row = 0; row < 8; row++) {
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	75fb      	strb	r3, [r7, #23]
 8001aa8:	e029      	b.n	8001afe <App_HandleGameOver+0xee>
      for (uint8_t col = 0; col < 8; col++) {
 8001aaa:	2300      	movs	r3, #0
 8001aac:	75bb      	strb	r3, [r7, #22]
 8001aae:	e020      	b.n	8001af2 <App_HandleGameOver+0xe2>
        RGB_Color_t color = ((row + col) % 2 == 0) ? WS2812B_COLOR_BLACK : WS2812B_COLOR_WHITE;
 8001ab0:	7dfa      	ldrb	r2, [r7, #23]
 8001ab2:	7dbb      	ldrb	r3, [r7, #22]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	f003 0301 	and.w	r3, r3, #1
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d106      	bne.n	8001ace <App_HandleGameOver+0xbe>
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	723b      	strb	r3, [r7, #8]
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	727b      	strb	r3, [r7, #9]
 8001ac8:	2300      	movs	r3, #0
 8001aca:	72bb      	strb	r3, [r7, #10]
 8001acc:	e008      	b.n	8001ae0 <App_HandleGameOver+0xd0>
 8001ace:	4a1a      	ldr	r2, [pc, #104]	@ (8001b38 <App_HandleGameOver+0x128>)
 8001ad0:	f107 0308 	add.w	r3, r7, #8
 8001ad4:	6812      	ldr	r2, [r2, #0]
 8001ad6:	4611      	mov	r1, r2
 8001ad8:	8019      	strh	r1, [r3, #0]
 8001ada:	3302      	adds	r3, #2
 8001adc:	0c12      	lsrs	r2, r2, #16
 8001ade:	701a      	strb	r2, [r3, #0]
        WS2812B_SetPixel(row, col, color);
 8001ae0:	7db9      	ldrb	r1, [r7, #22]
 8001ae2:	7dfb      	ldrb	r3, [r7, #23]
 8001ae4:	68ba      	ldr	r2, [r7, #8]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f001 fbb6 	bl	8003258 <WS2812B_SetPixel>
      for (uint8_t col = 0; col < 8; col++) {
 8001aec:	7dbb      	ldrb	r3, [r7, #22]
 8001aee:	3301      	adds	r3, #1
 8001af0:	75bb      	strb	r3, [r7, #22]
 8001af2:	7dbb      	ldrb	r3, [r7, #22]
 8001af4:	2b07      	cmp	r3, #7
 8001af6:	d9db      	bls.n	8001ab0 <App_HandleGameOver+0xa0>
    for (uint8_t row = 0; row < 8; row++) {
 8001af8:	7dfb      	ldrb	r3, [r7, #23]
 8001afa:	3301      	adds	r3, #1
 8001afc:	75fb      	strb	r3, [r7, #23]
 8001afe:	7dfb      	ldrb	r3, [r7, #23]
 8001b00:	2b07      	cmp	r3, #7
 8001b02:	d9d2      	bls.n	8001aaa <App_HandleGameOver+0x9a>
      }
    }
  }

  WS2812B_Update();
 8001b04:	f001 fbee 	bl	80032e4 <WS2812B_Update>

  /* Send final game state */
  Send_GameState_Via_Protocol(&game_state);
 8001b08:	4808      	ldr	r0, [pc, #32]	@ (8001b2c <App_HandleGameOver+0x11c>)
 8001b0a:	f7ff fb1a 	bl	8001142 <Send_GameState_Via_Protocol>

  /* Show result for 5 seconds */
  HAL_Delay(5000);
 8001b0e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001b12:	f001 fd5d 	bl	80035d0 <HAL_Delay>

  /* Reset handled flag for next game */
  handled = false;
 8001b16:	4b04      	ldr	r3, [pc, #16]	@ (8001b28 <App_HandleGameOver+0x118>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	701a      	strb	r2, [r3, #0]
 8001b1c:	e000      	b.n	8001b20 <App_HandleGameOver+0x110>
    return;  // Already handled
 8001b1e:	bf00      	nop
}
 8001b20:	3718      	adds	r7, #24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	20000408 	.word	0x20000408
 8001b2c:	20000340 	.word	0x20000340
 8001b30:	200003dc 	.word	0x200003dc
 8001b34:	20000023 	.word	0x20000023
 8001b38:	0800741c 	.word	0x0800741c

08001b3c <Keypad_Key_Event_Handler>:
 * @param col: Key column position (0-3)
 * @param state: Key state (PRESSED, RELEASED, LONG_PRESSED)
 * @retval None
 */
void Keypad_Key_Event_Handler(uint8_t row, uint8_t col, KeyState_t state)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	71fb      	strb	r3, [r7, #7]
 8001b46:	460b      	mov	r3, r1
 8001b48:	71bb      	strb	r3, [r7, #6]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	717b      	strb	r3, [r7, #5]
  /* This callback is called whenever a key state changes */
  /* Get logical key for more meaningful processing */
  Keypad_LogicalKey_t logical_key = Keypad_PhysicalToLogical(row, col);
 8001b4e:	79ba      	ldrb	r2, [r7, #6]
 8001b50:	79fb      	ldrb	r3, [r7, #7]
 8001b52:	4611      	mov	r1, r2
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff f993 	bl	8000e80 <Keypad_PhysicalToLogical>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	73fb      	strb	r3, [r7, #15]

  /* Debug log */
  DEBUG_INFO("[APP] KeyEvent: R%d C%d State=%d Logical=%d\r\n", row, col, state, logical_key);

  /* Send key event over UART protocol */
  Protocol_SendKeyEvent(row, col, (uint8_t)state, (uint8_t)logical_key);
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
 8001b60:	797a      	ldrb	r2, [r7, #5]
 8001b62:	79b9      	ldrb	r1, [r7, #6]
 8001b64:	79f8      	ldrb	r0, [r7, #7]
 8001b66:	f001 fa0c 	bl	8002f82 <Protocol_SendKeyEvent>

  /* Demo: Simple LED feedback for key press */
  if (state == KEY_PRESSED) {
 8001b6a:	797b      	ldrb	r3, [r7, #5]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d113      	bne.n	8001b98 <Keypad_Key_Event_Handler+0x5c>
    /* Key just pressed - could add sound effect, LED flash, etc. */
    /* For now, just ensure immediate visual feedback */
    if (row < 8 && col < 8) {
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	2b07      	cmp	r3, #7
 8001b74:	d810      	bhi.n	8001b98 <Keypad_Key_Event_Handler+0x5c>
 8001b76:	79bb      	ldrb	r3, [r7, #6]
 8001b78:	2b07      	cmp	r3, #7
 8001b7a:	d80d      	bhi.n	8001b98 <Keypad_Key_Event_Handler+0x5c>
      WS2812B_SetPixel(row, col, WS2812B_COLOR_GREEN);
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	733b      	strb	r3, [r7, #12]
 8001b80:	23ff      	movs	r3, #255	@ 0xff
 8001b82:	737b      	strb	r3, [r7, #13]
 8001b84:	2300      	movs	r3, #0
 8001b86:	73bb      	strb	r3, [r7, #14]
 8001b88:	79b9      	ldrb	r1, [r7, #6]
 8001b8a:	79fb      	ldrb	r3, [r7, #7]
 8001b8c:	68fa      	ldr	r2, [r7, #12]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f001 fb62 	bl	8003258 <WS2812B_SetPixel>
      WS2812B_Update();
 8001b94:	f001 fba6 	bl	80032e4 <WS2812B_Update>
   *     }
   *     break;
   *   // ... other keys
   * }
   */
}
 8001b98:	bf00      	nop
 8001b9a:	3710      	adds	r7, #16
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <Protocol_Command_Handler>:
 * @param data Command data
 * @param len Data length
 * @retval None
 */
void Protocol_Command_Handler(Protocol_Command_t cmd, uint8_t* data, uint8_t len)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b088      	sub	sp, #32
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	6039      	str	r1, [r7, #0]
 8001baa:	71fb      	strb	r3, [r7, #7]
 8001bac:	4613      	mov	r3, r2
 8001bae:	71bb      	strb	r3, [r7, #6]
  /* Handle incoming protocol commands */
  switch (cmd) {
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	2b0c      	cmp	r3, #12
 8001bb6:	f200 8129 	bhi.w	8001e0c <Protocol_Command_Handler+0x26c>
 8001bba:	a201      	add	r2, pc, #4	@ (adr r2, 8001bc0 <Protocol_Command_Handler+0x20>)
 8001bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bc0:	08001d1b 	.word	0x08001d1b
 8001bc4:	08001bf5 	.word	0x08001bf5
 8001bc8:	08001c71 	.word	0x08001c71
 8001bcc:	08001e0d 	.word	0x08001e0d
 8001bd0:	08001c8d 	.word	0x08001c8d
 8001bd4:	08001c93 	.word	0x08001c93
 8001bd8:	08001d15 	.word	0x08001d15
 8001bdc:	08001e0d 	.word	0x08001e0d
 8001be0:	08001e0d 	.word	0x08001e0d
 8001be4:	08001e0d 	.word	0x08001e0d
 8001be8:	08001ca5 	.word	0x08001ca5
 8001bec:	08001d23 	.word	0x08001d23
 8001bf0:	08001d83 	.word	0x08001d83
    case CMD_MAKE_MOVE:
      if (len == sizeof(Move_Command_Data_t)) {
 8001bf4:	79bb      	ldrb	r3, [r7, #6]
 8001bf6:	2b08      	cmp	r3, #8
 8001bf8:	d134      	bne.n	8001c64 <Protocol_Command_Handler+0xc4>
        Move_Command_Data_t* move = (Move_Command_Data_t*)data;
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	613b      	str	r3, [r7, #16]
        if (Othello_IsValidMove(&game_state, move->row, move->col, game_state.current_player)) {
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	7819      	ldrb	r1, [r3, #0]
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	785a      	ldrb	r2, [r3, #1]
 8001c06:	4b87      	ldr	r3, [pc, #540]	@ (8001e24 <Protocol_Command_Handler+0x284>)
 8001c08:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c0c:	4885      	ldr	r0, [pc, #532]	@ (8001e24 <Protocol_Command_Handler+0x284>)
 8001c0e:	f000 f993 	bl	8001f38 <Othello_IsValidMove>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d01f      	beq.n	8001c58 <Protocol_Command_Handler+0xb8>
          uint8_t flipped = Othello_MakeMove(&game_state, move->row, move->col, game_state.current_player);
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	7819      	ldrb	r1, [r3, #0]
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	785a      	ldrb	r2, [r3, #1]
 8001c20:	4b80      	ldr	r3, [pc, #512]	@ (8001e24 <Protocol_Command_Handler+0x284>)
 8001c22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c26:	487f      	ldr	r0, [pc, #508]	@ (8001e24 <Protocol_Command_Handler+0x284>)
 8001c28:	f000 f9c0 	bl	8001fac <Othello_MakeMove>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	73fb      	strb	r3, [r7, #15]
          if (flipped > 0) {
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00a      	beq.n	8001c4c <Protocol_Command_Handler+0xac>
            App_DisplayGameBoard();  // Update display
 8001c36:	f7ff fd0f 	bl	8001658 <App_DisplayGameBoard>
            Protocol_SendAck(cmd, 0); // 0 = success
 8001c3a:	79fb      	ldrb	r3, [r7, #7]
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f001 f8b8 	bl	8002db4 <Protocol_SendAck>
            Send_GameState_Via_Protocol(&game_state); // Send updated state
 8001c44:	4877      	ldr	r0, [pc, #476]	@ (8001e24 <Protocol_Command_Handler+0x284>)
 8001c46:	f7ff fa7c 	bl	8001142 <Send_GameState_Via_Protocol>
          Protocol_SendAck(cmd, 1); // 1 = invalid move
        }
      } else {
        Protocol_SendAck(cmd, 3); // 3 = invalid length
      }
      break;
 8001c4a:	e0e6      	b.n	8001e1a <Protocol_Command_Handler+0x27a>
            Protocol_SendAck(cmd, 2); // 2 = move failed
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	2102      	movs	r1, #2
 8001c50:	4618      	mov	r0, r3
 8001c52:	f001 f8af 	bl	8002db4 <Protocol_SendAck>
      break;
 8001c56:	e0e0      	b.n	8001e1a <Protocol_Command_Handler+0x27a>
          Protocol_SendAck(cmd, 1); // 1 = invalid move
 8001c58:	79fb      	ldrb	r3, [r7, #7]
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f001 f8a9 	bl	8002db4 <Protocol_SendAck>
      break;
 8001c62:	e0da      	b.n	8001e1a <Protocol_Command_Handler+0x27a>
        Protocol_SendAck(cmd, 3); // 3 = invalid length
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	2103      	movs	r1, #3
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f001 f8a3 	bl	8002db4 <Protocol_SendAck>
      break;
 8001c6e:	e0d4      	b.n	8001e1a <Protocol_Command_Handler+0x27a>

    case CMD_GAME_CONFIG:
      /* Handle game configuration / new game command */
      Othello_NewGame(&game_state);  // Reset game state to initial
 8001c70:	486c      	ldr	r0, [pc, #432]	@ (8001e24 <Protocol_Command_Handler+0x284>)
 8001c72:	f000 f903 	bl	8001e7c <Othello_NewGame>
      App_DisplayGameBoard();  // Refresh display
 8001c76:	f7ff fcef 	bl	8001658 <App_DisplayGameBoard>
      Protocol_SendAck(cmd, 0);  // Send success confirmation
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f001 f898 	bl	8002db4 <Protocol_SendAck>
      Send_GameState_Via_Protocol(&game_state);  // Send initial board state
 8001c84:	4867      	ldr	r0, [pc, #412]	@ (8001e24 <Protocol_Command_Handler+0x284>)
 8001c86:	f7ff fa5c 	bl	8001142 <Send_GameState_Via_Protocol>
      break;
 8001c8a:	e0c6      	b.n	8001e1a <Protocol_Command_Handler+0x27a>

    case CMD_SYSTEM_INFO:
      /* Send system information */
      Protocol_SendSystemInfo();
 8001c8c:	f001 f9a0 	bl	8002fd0 <Protocol_SendSystemInfo>
      break;
 8001c90:	e0c3      	b.n	8001e1a <Protocol_Command_Handler+0x27a>

    case CMD_AI_REQUEST:
      /* Handle AI analysis request */
      /* Send current game state for analysis */
      Send_GameState_Via_Protocol(&game_state);
 8001c92:	4864      	ldr	r0, [pc, #400]	@ (8001e24 <Protocol_Command_Handler+0x284>)
 8001c94:	f7ff fa55 	bl	8001142 <Send_GameState_Via_Protocol>
      Protocol_SendAck(cmd, 0);
 8001c98:	79fb      	ldrb	r3, [r7, #7]
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f001 f889 	bl	8002db4 <Protocol_SendAck>
      break;
 8001ca2:	e0ba      	b.n	8001e1a <Protocol_Command_Handler+0x27a>

    case CMD_LED_CONTROL:
      /* Handle LED control commands */
      if (len >= 4) { // row, col, r, g, b
 8001ca4:	79bb      	ldrb	r3, [r7, #6]
 8001ca6:	2b03      	cmp	r3, #3
 8001ca8:	d92e      	bls.n	8001d08 <Protocol_Command_Handler+0x168>
        uint8_t row = data[0];
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	75bb      	strb	r3, [r7, #22]
        uint8_t col = data[1];
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	785b      	ldrb	r3, [r3, #1]
 8001cb4:	757b      	strb	r3, [r7, #21]
        RGB_Color_t color = {data[2], data[3], len > 4 ? data[4] : 0};
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	789b      	ldrb	r3, [r3, #2]
 8001cba:	733b      	strb	r3, [r7, #12]
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	78db      	ldrb	r3, [r3, #3]
 8001cc0:	737b      	strb	r3, [r7, #13]
 8001cc2:	79bb      	ldrb	r3, [r7, #6]
 8001cc4:	2b04      	cmp	r3, #4
 8001cc6:	d903      	bls.n	8001cd0 <Protocol_Command_Handler+0x130>
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	3304      	adds	r3, #4
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	e000      	b.n	8001cd2 <Protocol_Command_Handler+0x132>
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	73bb      	strb	r3, [r7, #14]
        if (row < 8 && col < 8) {
 8001cd4:	7dbb      	ldrb	r3, [r7, #22]
 8001cd6:	2b07      	cmp	r3, #7
 8001cd8:	d810      	bhi.n	8001cfc <Protocol_Command_Handler+0x15c>
 8001cda:	7d7b      	ldrb	r3, [r7, #21]
 8001cdc:	2b07      	cmp	r3, #7
 8001cde:	d80d      	bhi.n	8001cfc <Protocol_Command_Handler+0x15c>
          WS2812B_SetPixel(row, col, color);
 8001ce0:	7d79      	ldrb	r1, [r7, #21]
 8001ce2:	7dbb      	ldrb	r3, [r7, #22]
 8001ce4:	68fa      	ldr	r2, [r7, #12]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f001 fab6 	bl	8003258 <WS2812B_SetPixel>
          WS2812B_Update();
 8001cec:	f001 fafa 	bl	80032e4 <WS2812B_Update>
          Protocol_SendAck(cmd, 0);
 8001cf0:	79fb      	ldrb	r3, [r7, #7]
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f001 f85d 	bl	8002db4 <Protocol_SendAck>
          Protocol_SendAck(cmd, 2); // Invalid coordinates
        }
      } else {
        Protocol_SendAck(cmd, 1); // Invalid length
      }
      break;
 8001cfa:	e08e      	b.n	8001e1a <Protocol_Command_Handler+0x27a>
          Protocol_SendAck(cmd, 2); // Invalid coordinates
 8001cfc:	79fb      	ldrb	r3, [r7, #7]
 8001cfe:	2102      	movs	r1, #2
 8001d00:	4618      	mov	r0, r3
 8001d02:	f001 f857 	bl	8002db4 <Protocol_SendAck>
      break;
 8001d06:	e088      	b.n	8001e1a <Protocol_Command_Handler+0x27a>
        Protocol_SendAck(cmd, 1); // Invalid length
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f001 f851 	bl	8002db4 <Protocol_SendAck>
      break;
 8001d12:	e082      	b.n	8001e1a <Protocol_Command_Handler+0x27a>

    case CMD_HEARTBEAT:
      /* Respond to heartbeat */
      Protocol_SendHeartbeat();
 8001d14:	f001 f8ce 	bl	8002eb4 <Protocol_SendHeartbeat>
      break;
 8001d18:	e07f      	b.n	8001e1a <Protocol_Command_Handler+0x27a>

    case CMD_BOARD_STATE:
      /* Send current game state */
      Send_GameState_Via_Protocol(&game_state);
 8001d1a:	4842      	ldr	r0, [pc, #264]	@ (8001e24 <Protocol_Command_Handler+0x284>)
 8001d1c:	f7ff fa11 	bl	8001142 <Send_GameState_Via_Protocol>
      break;
 8001d20:	e07b      	b.n	8001e1a <Protocol_Command_Handler+0x27a>

    case CMD_GAME_CONTROL:
      /* Handle game control commands */
      if (len == sizeof(Game_Control_Data_t)) {
 8001d22:	79bb      	ldrb	r3, [r7, #6]
 8001d24:	2b08      	cmp	r3, #8
 8001d26:	d126      	bne.n	8001d76 <Protocol_Command_Handler+0x1d6>
        Game_Control_Data_t* ctrl_data = (Game_Control_Data_t*)data;
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	61bb      	str	r3, [r7, #24]
        Game_Control_Status_t status = Game_Control_HandleAction(
            (Game_Control_Action_t)ctrl_data->action, &game_state);
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	781b      	ldrb	r3, [r3, #0]
        Game_Control_Status_t status = Game_Control_HandleAction(
 8001d30:	493c      	ldr	r1, [pc, #240]	@ (8001e24 <Protocol_Command_Handler+0x284>)
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7fe fc74 	bl	8000620 <Game_Control_HandleAction>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	75fb      	strb	r3, [r7, #23]

        if (status == GAME_CTRL_OK) {
 8001d3c:	7dfb      	ldrb	r3, [r7, #23]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d10a      	bne.n	8001d58 <Protocol_Command_Handler+0x1b8>
          App_DisplayGameBoard();  // Update display
 8001d42:	f7ff fc89 	bl	8001658 <App_DisplayGameBoard>
          Protocol_SendAck(cmd, 0);  // Success
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	2100      	movs	r1, #0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f001 f832 	bl	8002db4 <Protocol_SendAck>
          Send_GameState_Via_Protocol(&game_state);  // Send updated state
 8001d50:	4834      	ldr	r0, [pc, #208]	@ (8001e24 <Protocol_Command_Handler+0x284>)
 8001d52:	f7ff f9f6 	bl	8001142 <Send_GameState_Via_Protocol>
          Protocol_SendAck(cmd, 2);  // Other error
        }
      } else {
        Protocol_SendAck(cmd, 3);  // Invalid length
      }
      break;
 8001d56:	e060      	b.n	8001e1a <Protocol_Command_Handler+0x27a>
        } else if (status == GAME_CTRL_INVALID_STATE) {
 8001d58:	7dfb      	ldrb	r3, [r7, #23]
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d105      	bne.n	8001d6a <Protocol_Command_Handler+0x1ca>
          Protocol_SendAck(cmd, 1);  // Invalid state for this action
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	2101      	movs	r1, #1
 8001d62:	4618      	mov	r0, r3
 8001d64:	f001 f826 	bl	8002db4 <Protocol_SendAck>
      break;
 8001d68:	e057      	b.n	8001e1a <Protocol_Command_Handler+0x27a>
          Protocol_SendAck(cmd, 2);  // Other error
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
 8001d6c:	2102      	movs	r1, #2
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f001 f820 	bl	8002db4 <Protocol_SendAck>
      break;
 8001d74:	e051      	b.n	8001e1a <Protocol_Command_Handler+0x27a>
        Protocol_SendAck(cmd, 3);  // Invalid length
 8001d76:	79fb      	ldrb	r3, [r7, #7]
 8001d78:	2103      	movs	r1, #3
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f001 f81a 	bl	8002db4 <Protocol_SendAck>
      break;
 8001d80:	e04b      	b.n	8001e1a <Protocol_Command_Handler+0x27a>

    case CMD_MODE_SELECT:
      /* Handle game mode selection */
      if (len == sizeof(Mode_Select_Data_t)) {
 8001d82:	79bb      	ldrb	r3, [r7, #6]
 8001d84:	2b04      	cmp	r3, #4
 8001d86:	d13b      	bne.n	8001e00 <Protocol_Command_Handler+0x260>
        Mode_Select_Data_t* mode_data = (Mode_Select_Data_t*)data;
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	61fb      	str	r3, [r7, #28]
        current_game_mode = (Game_Mode_t)mode_data->mode;
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	781a      	ldrb	r2, [r3, #0]
 8001d90:	4b25      	ldr	r3, [pc, #148]	@ (8001e28 <Protocol_Command_Handler+0x288>)
 8001d92:	701a      	strb	r2, [r3, #0]

        if (current_game_mode == GAME_MODE_CHALLENGE) {
 8001d94:	4b24      	ldr	r3, [pc, #144]	@ (8001e28 <Protocol_Command_Handler+0x288>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d110      	bne.n	8001dbe <Protocol_Command_Handler+0x21e>
          // Start challenge mode
          if (Challenge_Start() == CHALLENGE_OK) {
 8001d9c:	f7fe f9f0 	bl	8000180 <Challenge_Start>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d105      	bne.n	8001db2 <Protocol_Command_Handler+0x212>
            DEBUG_INFO("[MODE] Challenge mode started\r\n");
            Protocol_SendAck(cmd, 0);  // Success
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	2100      	movs	r1, #0
 8001daa:	4618      	mov	r0, r3
 8001dac:	f001 f802 	bl	8002db4 <Protocol_SendAck>
          Protocol_SendAck(cmd, 3);  // Invalid mode
        }
      } else {
        Protocol_SendAck(cmd, 4);  // Invalid length
      }
      break;
 8001db0:	e033      	b.n	8001e1a <Protocol_Command_Handler+0x27a>
            Protocol_SendAck(cmd, 2);  // Challenge start failed
 8001db2:	79fb      	ldrb	r3, [r7, #7]
 8001db4:	2102      	movs	r1, #2
 8001db6:	4618      	mov	r0, r3
 8001db8:	f000 fffc 	bl	8002db4 <Protocol_SendAck>
      break;
 8001dbc:	e02d      	b.n	8001e1a <Protocol_Command_Handler+0x27a>
        } else if (current_game_mode == GAME_MODE_NORMAL) {
 8001dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8001e28 <Protocol_Command_Handler+0x288>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d10c      	bne.n	8001de0 <Protocol_Command_Handler+0x240>
          if (Challenge_GetState() != CHALLENGE_STATE_INACTIVE) {
 8001dc6:	f7fe fa95 	bl	80002f4 <Challenge_GetState>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <Protocol_Command_Handler+0x234>
            Challenge_End();
 8001dd0:	f7fe fa02 	bl	80001d8 <Challenge_End>
          Protocol_SendAck(cmd, 0);  // Success
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f000 ffeb 	bl	8002db4 <Protocol_SendAck>
      break;
 8001dde:	e01c      	b.n	8001e1a <Protocol_Command_Handler+0x27a>
        } else if (current_game_mode == GAME_MODE_TIMED) {
 8001de0:	4b11      	ldr	r3, [pc, #68]	@ (8001e28 <Protocol_Command_Handler+0x288>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	2b03      	cmp	r3, #3
 8001de6:	d105      	bne.n	8001df4 <Protocol_Command_Handler+0x254>
          Protocol_SendAck(cmd, 1);  // Not implemented
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	2101      	movs	r1, #1
 8001dec:	4618      	mov	r0, r3
 8001dee:	f000 ffe1 	bl	8002db4 <Protocol_SendAck>
      break;
 8001df2:	e012      	b.n	8001e1a <Protocol_Command_Handler+0x27a>
          Protocol_SendAck(cmd, 3);  // Invalid mode
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	2103      	movs	r1, #3
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f000 ffdb 	bl	8002db4 <Protocol_SendAck>
      break;
 8001dfe:	e00c      	b.n	8001e1a <Protocol_Command_Handler+0x27a>
        Protocol_SendAck(cmd, 4);  // Invalid length
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	2104      	movs	r1, #4
 8001e04:	4618      	mov	r0, r3
 8001e06:	f000 ffd5 	bl	8002db4 <Protocol_SendAck>
      break;
 8001e0a:	e006      	b.n	8001e1a <Protocol_Command_Handler+0x27a>

    default:
      /* Unknown command */
      Protocol_SendError(1, (uint8_t*)&cmd, 1);
 8001e0c:	1dfb      	adds	r3, r7, #7
 8001e0e:	2201      	movs	r2, #1
 8001e10:	4619      	mov	r1, r3
 8001e12:	2001      	movs	r0, #1
 8001e14:	f000 ffe6 	bl	8002de4 <Protocol_SendError>
      break;
 8001e18:	bf00      	nop
  }
}
 8001e1a:	bf00      	nop
 8001e1c:	3720      	adds	r7, #32
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000340 	.word	0x20000340
 8001e28:	20000023 	.word	0x20000023

08001e2c <HAL_UART_RxCpltCallback>:
 * @brief HAL UART Receive Complete Callback
 * @param huart UART handle
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  /* Call protocol RX callback */
  Protocol_UART_RxCallback(huart);
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f001 f92f 	bl	8003098 <Protocol_UART_RxCallback>
}
 8001e3a:	bf00      	nop
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e42:	b480      	push	{r7}
 8001e44:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e46:	b672      	cpsid	i
}
 8001e48:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e4a:	bf00      	nop
 8001e4c:	e7fd      	b.n	8001e4a <Error_Handler+0x8>
	...

08001e50 <Othello_Init>:

/**
 * @brief Initialize game engine
 */
Othello_Status_t Othello_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
    if (engine.initialized) {
 8001e54:	4b08      	ldr	r3, [pc, #32]	@ (8001e78 <Othello_Init+0x28>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <Othello_Init+0x10>
        return OTHELLO_OK;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	e008      	b.n	8001e72 <Othello_Init+0x22>
    }

    // Initialize engine state
    memset(&engine, 0, sizeof(OthelloEngine_t));
 8001e60:	2224      	movs	r2, #36	@ 0x24
 8001e62:	2100      	movs	r1, #0
 8001e64:	4804      	ldr	r0, [pc, #16]	@ (8001e78 <Othello_Init+0x28>)
 8001e66:	f004 fd9b 	bl	80069a0 <memset>
    engine.initialized = true;
 8001e6a:	4b03      	ldr	r3, [pc, #12]	@ (8001e78 <Othello_Init+0x28>)
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	701a      	strb	r2, [r3, #0]

    return OTHELLO_OK;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	2000040c 	.word	0x2000040c

08001e7c <Othello_NewGame>:

/**
 * @brief Start new game
 */
Othello_Status_t Othello_NewGame(GameState_t* state)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
    if (!engine.initialized || !state) {
 8001e84:	4b2b      	ldr	r3, [pc, #172]	@ (8001f34 <Othello_NewGame+0xb8>)
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	f083 0301 	eor.w	r3, r3, #1
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d102      	bne.n	8001e98 <Othello_NewGame+0x1c>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d101      	bne.n	8001e9c <Othello_NewGame+0x20>
        return OTHELLO_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e046      	b.n	8001f2a <Othello_NewGame+0xae>
    }

    // Clear the board
    memset(state, 0, sizeof(GameState_t));
 8001e9c:	229c      	movs	r2, #156	@ 0x9c
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f004 fd7d 	bl	80069a0 <memset>

    // Set initial position (standard Othello setup)
    state->board[INITIAL_BLACK_ROW1][INITIAL_BLACK_COL1] = PIECE_BLACK;  // [3][3]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	76da      	strb	r2, [r3, #27]
    state->board[INITIAL_BLACK_ROW2][INITIAL_BLACK_COL2] = PIECE_BLACK;  // [4][4]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    state->board[INITIAL_WHITE_ROW1][INITIAL_WHITE_COL1] = PIECE_WHITE;  // [3][4]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2202      	movs	r2, #2
 8001eb8:	771a      	strb	r2, [r3, #28]
    state->board[INITIAL_WHITE_ROW2][INITIAL_WHITE_COL2] = PIECE_WHITE;  // [4][3]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

    // Initialize game state
    state->current_player = PIECE_BLACK;  // Black starts first
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    state->black_count = 2;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2202      	movs	r2, #2
 8001ece:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    state->white_count = 2;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2202      	movs	r2, #2
 8001ed6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    state->status = GAME_STATUS_PLAYING;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    state->move_count = 0;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	645a      	str	r2, [r3, #68]	@ 0x44
    state->consecutive_passes = 0;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    state->game_start_time = HAL_GetTick();
 8001ef0:	f001 fb64 	bl	80035bc <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	655a      	str	r2, [r3, #84]	@ 0x54

    // Initialize last move
    state->last_move.row = 0xFF;  // Invalid position indicates no move yet
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	22ff      	movs	r2, #255	@ 0xff
 8001efe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    state->last_move.col = 0xFF;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	22ff      	movs	r2, #255	@ 0xff
 8001f06:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    state->last_move.player = PIECE_EMPTY;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    state->last_move.flipped_count = 0;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    state->last_move.timestamp = state->game_start_time;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Invalidate valid moves cache
    Othello_InvalidateValidMovesCache(state);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 fb51 	bl	80025ca <Othello_InvalidateValidMovesCache>

    return OTHELLO_OK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	2000040c 	.word	0x2000040c

08001f38 <Othello_IsValidMove>:

/**
 * @brief Check if move is valid
 */
bool Othello_IsValidMove(const GameState_t* state, uint8_t row, uint8_t col, PieceType_t player)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	4608      	mov	r0, r1
 8001f42:	4611      	mov	r1, r2
 8001f44:	461a      	mov	r2, r3
 8001f46:	4603      	mov	r3, r0
 8001f48:	70fb      	strb	r3, [r7, #3]
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	70bb      	strb	r3, [r7, #2]
 8001f4e:	4613      	mov	r3, r2
 8001f50:	707b      	strb	r3, [r7, #1]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col) ||
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d00b      	beq.n	8001f70 <Othello_IsValidMove+0x38>
 8001f58:	78fb      	ldrb	r3, [r7, #3]
 8001f5a:	2b07      	cmp	r3, #7
 8001f5c:	d808      	bhi.n	8001f70 <Othello_IsValidMove+0x38>
 8001f5e:	78bb      	ldrb	r3, [r7, #2]
 8001f60:	2b07      	cmp	r3, #7
 8001f62:	d805      	bhi.n	8001f70 <Othello_IsValidMove+0x38>
 8001f64:	787b      	ldrb	r3, [r7, #1]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d004      	beq.n	8001f74 <Othello_IsValidMove+0x3c>
        (player != PIECE_BLACK && player != PIECE_WHITE)) {
 8001f6a:	787b      	ldrb	r3, [r7, #1]
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d001      	beq.n	8001f74 <Othello_IsValidMove+0x3c>
        return false;
 8001f70:	2300      	movs	r3, #0
 8001f72:	e016      	b.n	8001fa2 <Othello_IsValidMove+0x6a>
    }

    // Position must be empty
    if (state->board[row][col] != PIECE_EMPTY) {
 8001f74:	78fa      	ldrb	r2, [r7, #3]
 8001f76:	78bb      	ldrb	r3, [r7, #2]
 8001f78:	6879      	ldr	r1, [r7, #4]
 8001f7a:	00d2      	lsls	r2, r2, #3
 8001f7c:	440a      	add	r2, r1
 8001f7e:	4413      	add	r3, r2
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <Othello_IsValidMove+0x52>
        return false;
 8001f86:	2300      	movs	r3, #0
 8001f88:	e00b      	b.n	8001fa2 <Othello_IsValidMove+0x6a>
    }

    // Must be able to flip at least one piece
    return Othello_SimulateMove(state, row, col, player) > 0;
 8001f8a:	787b      	ldrb	r3, [r7, #1]
 8001f8c:	78ba      	ldrb	r2, [r7, #2]
 8001f8e:	78f9      	ldrb	r1, [r7, #3]
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 f927 	bl	80021e4 <Othello_SimulateMove>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	bf14      	ite	ne
 8001f9c:	2301      	movne	r3, #1
 8001f9e:	2300      	moveq	r3, #0
 8001fa0:	b2db      	uxtb	r3, r3
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
	...

08001fac <Othello_MakeMove>:

/**
 * @brief Make a move
 */
uint8_t Othello_MakeMove(GameState_t* state, uint8_t row, uint8_t col, PieceType_t player)
{
 8001fac:	b590      	push	{r4, r7, lr}
 8001fae:	b089      	sub	sp, #36	@ 0x24
 8001fb0:	af04      	add	r7, sp, #16
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	4608      	mov	r0, r1
 8001fb6:	4611      	mov	r1, r2
 8001fb8:	461a      	mov	r2, r3
 8001fba:	4603      	mov	r3, r0
 8001fbc:	70fb      	strb	r3, [r7, #3]
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	70bb      	strb	r3, [r7, #2]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	707b      	strb	r3, [r7, #1]
    if (!state || state->status != GAME_STATUS_PLAYING ||
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d010      	beq.n	8001fee <Othello_MakeMove+0x42>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d10b      	bne.n	8001fee <Othello_MakeMove+0x42>
        !Othello_IsValidMove(state, row, col, player)) {
 8001fd6:	787b      	ldrb	r3, [r7, #1]
 8001fd8:	78ba      	ldrb	r2, [r7, #2]
 8001fda:	78f9      	ldrb	r1, [r7, #3]
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7ff ffab 	bl	8001f38 <Othello_IsValidMove>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	f083 0301 	eor.w	r3, r3, #1
 8001fe8:	b2db      	uxtb	r3, r3
    if (!state || state->status != GAME_STATUS_PLAYING ||
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <Othello_MakeMove+0x46>
        return 0;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	e08c      	b.n	800210c <Othello_MakeMove+0x160>
    }

    uint8_t total_flipped = 0;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	73fb      	strb	r3, [r7, #15]

    // Place the piece
    state->board[row][col] = player;
 8001ff6:	78fa      	ldrb	r2, [r7, #3]
 8001ff8:	78bb      	ldrb	r3, [r7, #2]
 8001ffa:	6879      	ldr	r1, [r7, #4]
 8001ffc:	00d2      	lsls	r2, r2, #3
 8001ffe:	440a      	add	r2, r1
 8002000:	4413      	add	r3, r2
 8002002:	787a      	ldrb	r2, [r7, #1]
 8002004:	701a      	strb	r2, [r3, #0]

    // Flip pieces in all directions
    for (int i = 0; i < 8; i++) {
 8002006:	2300      	movs	r3, #0
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	e01d      	b.n	8002048 <Othello_MakeMove+0x9c>
        total_flipped += Othello_FlipPiecesInDirection(state, row, col,
                                                     SEARCH_DIRECTIONS[i].dx,
 800200c:	4a41      	ldr	r2, [pc, #260]	@ (8002114 <Othello_MakeMove+0x168>)
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	f912 4013 	ldrsb.w	r4, [r2, r3, lsl #1]
                                                     SEARCH_DIRECTIONS[i].dy,
 8002014:	4a3f      	ldr	r2, [pc, #252]	@ (8002114 <Othello_MakeMove+0x168>)
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	005b      	lsls	r3, r3, #1
 800201a:	4413      	add	r3, r2
 800201c:	f993 3001 	ldrsb.w	r3, [r3, #1]
        total_flipped += Othello_FlipPiecesInDirection(state, row, col,
 8002020:	78b8      	ldrb	r0, [r7, #2]
 8002022:	78f9      	ldrb	r1, [r7, #3]
 8002024:	2201      	movs	r2, #1
 8002026:	9202      	str	r2, [sp, #8]
 8002028:	787a      	ldrb	r2, [r7, #1]
 800202a:	9201      	str	r2, [sp, #4]
 800202c:	9300      	str	r3, [sp, #0]
 800202e:	4623      	mov	r3, r4
 8002030:	4602      	mov	r2, r0
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 fa0e 	bl	8002454 <Othello_FlipPiecesInDirection>
 8002038:	4603      	mov	r3, r0
 800203a:	461a      	mov	r2, r3
 800203c:	7bfb      	ldrb	r3, [r7, #15]
 800203e:	4413      	add	r3, r2
 8002040:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 8; i++) {
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	3301      	adds	r3, #1
 8002046:	60bb      	str	r3, [r7, #8]
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	2b07      	cmp	r3, #7
 800204c:	ddde      	ble.n	800200c <Othello_MakeMove+0x60>
                                                     player, true);
    }

    // Update move history
    state->last_move.row = row;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	78fa      	ldrb	r2, [r7, #3]
 8002052:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    state->last_move.col = col;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	78ba      	ldrb	r2, [r7, #2]
 800205a:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    state->last_move.player = player;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	787a      	ldrb	r2, [r7, #1]
 8002062:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    state->last_move.flipped_count = total_flipped;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	7bfa      	ldrb	r2, [r7, #15]
 800206a:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    state->last_move.timestamp = HAL_GetTick();
 800206e:	f001 faa5 	bl	80035bc <HAL_GetTick>
 8002072:	4602      	mov	r2, r0
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Update game state
    state->move_count++;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207c:	1c5a      	adds	r2, r3, #1
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	645a      	str	r2, [r3, #68]	@ 0x44
    state->consecutive_passes = 0;  // Reset pass counter
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Othello_UpdatePieceCounts(state);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f000 fa7f 	bl	800258e <Othello_UpdatePieceCounts>
    Othello_InvalidateValidMovesCache(state);
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f000 fa9a 	bl	80025ca <Othello_InvalidateValidMovesCache>

    // Switch to next player
    state->current_player = OTHELLO_OPPOSITE_PLAYER(player);
 8002096:	787b      	ldrb	r3, [r7, #1]
 8002098:	2b01      	cmp	r3, #1
 800209a:	d101      	bne.n	80020a0 <Othello_MakeMove+0xf4>
 800209c:	2202      	movs	r2, #2
 800209e:	e000      	b.n	80020a2 <Othello_MakeMove+0xf6>
 80020a0:	2201      	movs	r2, #1
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    // Check if next player has any valid moves
    if (!Othello_HasValidMoves(state, state->current_player)) {
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80020ae:	4619      	mov	r1, r3
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f000 f86a 	bl	800218a <Othello_HasValidMoves>
 80020b6:	4603      	mov	r3, r0
 80020b8:	f083 0301 	eor.w	r3, r3, #1
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d016      	beq.n	80020f0 <Othello_MakeMove+0x144>
        if (!Othello_HasValidMoves(state, player)) {
 80020c2:	787b      	ldrb	r3, [r7, #1]
 80020c4:	4619      	mov	r1, r3
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 f85f 	bl	800218a <Othello_HasValidMoves>
 80020cc:	4603      	mov	r3, r0
 80020ce:	f083 0301 	eor.w	r3, r3, #1
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d003      	beq.n	80020e0 <Othello_MakeMove+0x134>
            // Neither player can move - game over
            Othello_UpdateGameStatus(state);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f000 fa8c 	bl	80025f6 <Othello_UpdateGameStatus>
 80020de:	e007      	b.n	80020f0 <Othello_MakeMove+0x144>
        } else {
            // Next player passes, switch back
            state->current_player = player;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	787a      	ldrb	r2, [r7, #1]
 80020e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
            state->consecutive_passes = 1;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        }
    }

    // Update game status if board is full
    if (state->black_count + state->white_count == 64) {
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020f6:	461a      	mov	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80020fe:	4413      	add	r3, r2
 8002100:	2b40      	cmp	r3, #64	@ 0x40
 8002102:	d102      	bne.n	800210a <Othello_MakeMove+0x15e>
        Othello_UpdateGameStatus(state);
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f000 fa76 	bl	80025f6 <Othello_UpdateGameStatus>
    }

    return total_flipped;
 800210a:	7bfb      	ldrb	r3, [r7, #15]
}
 800210c:	4618      	mov	r0, r3
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	bd90      	pop	{r4, r7, pc}
 8002114:	08007568 	.word	0x08007568

08002118 <Othello_IsGameOver>:

/**
 * @brief Check if game is over
 */
bool Othello_IsGameOver(const GameState_t* state)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
    return state ? (state->status != GAME_STATUS_PLAYING) : true;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d004      	beq.n	8002130 <Othello_IsGameOver+0x18>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <Othello_IsGameOver+0x1c>
 8002130:	2301      	movs	r3, #1
 8002132:	e000      	b.n	8002136 <Othello_IsGameOver+0x1e>
 8002134:	2300      	movs	r3, #0
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	b2db      	uxtb	r3, r3
}
 800213c:	4618      	mov	r0, r3
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	bc80      	pop	{r7}
 8002144:	4770      	bx	lr

08002146 <Othello_GetWinner>:

/**
 * @brief Get winner
 */
PieceType_t Othello_GetWinner(const GameState_t* state)
{
 8002146:	b480      	push	{r7}
 8002148:	b083      	sub	sp, #12
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
    if (!state || state->status == GAME_STATUS_PLAYING) {
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d004      	beq.n	800215e <Othello_GetWinner+0x18>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <Othello_GetWinner+0x1c>
        return PIECE_EMPTY;
 800215e:	2300      	movs	r3, #0
 8002160:	e00e      	b.n	8002180 <Othello_GetWinner+0x3a>
    }

    if (state->status == GAME_STATUS_BLACK_WIN) {
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002168:	2b01      	cmp	r3, #1
 800216a:	d101      	bne.n	8002170 <Othello_GetWinner+0x2a>
        return PIECE_BLACK;
 800216c:	2301      	movs	r3, #1
 800216e:	e007      	b.n	8002180 <Othello_GetWinner+0x3a>
    } else if (state->status == GAME_STATUS_WHITE_WIN) {
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002176:	2b02      	cmp	r3, #2
 8002178:	d101      	bne.n	800217e <Othello_GetWinner+0x38>
        return PIECE_WHITE;
 800217a:	2302      	movs	r3, #2
 800217c:	e000      	b.n	8002180 <Othello_GetWinner+0x3a>
    }

    return PIECE_EMPTY;  // Draw
 800217e:	2300      	movs	r3, #0
}
 8002180:	4618      	mov	r0, r3
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	bc80      	pop	{r7}
 8002188:	4770      	bx	lr

0800218a <Othello_HasValidMoves>:

/**
 * @brief Check if player has any valid moves
 */
bool Othello_HasValidMoves(const GameState_t* state, PieceType_t player)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b084      	sub	sp, #16
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
 8002192:	460b      	mov	r3, r1
 8002194:	70fb      	strb	r3, [r7, #3]
    if (!state) {
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d101      	bne.n	80021a0 <Othello_HasValidMoves+0x16>
        return false;
 800219c:	2300      	movs	r3, #0
 800219e:	e01d      	b.n	80021dc <Othello_HasValidMoves+0x52>
    }

    for (uint8_t row = 0; row < 8; row++) {
 80021a0:	2300      	movs	r3, #0
 80021a2:	73fb      	strb	r3, [r7, #15]
 80021a4:	e016      	b.n	80021d4 <Othello_HasValidMoves+0x4a>
        for (uint8_t col = 0; col < 8; col++) {
 80021a6:	2300      	movs	r3, #0
 80021a8:	73bb      	strb	r3, [r7, #14]
 80021aa:	e00d      	b.n	80021c8 <Othello_HasValidMoves+0x3e>
            if (Othello_IsValidMove(state, row, col, player)) {
 80021ac:	78fb      	ldrb	r3, [r7, #3]
 80021ae:	7bba      	ldrb	r2, [r7, #14]
 80021b0:	7bf9      	ldrb	r1, [r7, #15]
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7ff fec0 	bl	8001f38 <Othello_IsValidMove>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <Othello_HasValidMoves+0x38>
                return true;
 80021be:	2301      	movs	r3, #1
 80021c0:	e00c      	b.n	80021dc <Othello_HasValidMoves+0x52>
        for (uint8_t col = 0; col < 8; col++) {
 80021c2:	7bbb      	ldrb	r3, [r7, #14]
 80021c4:	3301      	adds	r3, #1
 80021c6:	73bb      	strb	r3, [r7, #14]
 80021c8:	7bbb      	ldrb	r3, [r7, #14]
 80021ca:	2b07      	cmp	r3, #7
 80021cc:	d9ee      	bls.n	80021ac <Othello_HasValidMoves+0x22>
    for (uint8_t row = 0; row < 8; row++) {
 80021ce:	7bfb      	ldrb	r3, [r7, #15]
 80021d0:	3301      	adds	r3, #1
 80021d2:	73fb      	strb	r3, [r7, #15]
 80021d4:	7bfb      	ldrb	r3, [r7, #15]
 80021d6:	2b07      	cmp	r3, #7
 80021d8:	d9e5      	bls.n	80021a6 <Othello_HasValidMoves+0x1c>
            }
        }
    }

    return false;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3710      	adds	r7, #16
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <Othello_SimulateMove>:

/**
 * @brief Simulate move without modifying state
 */
uint8_t Othello_SimulateMove(const GameState_t* state, uint8_t row, uint8_t col, PieceType_t player)
{
 80021e4:	b590      	push	{r4, r7, lr}
 80021e6:	b089      	sub	sp, #36	@ 0x24
 80021e8:	af04      	add	r7, sp, #16
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	4608      	mov	r0, r1
 80021ee:	4611      	mov	r1, r2
 80021f0:	461a      	mov	r2, r3
 80021f2:	4603      	mov	r3, r0
 80021f4:	70fb      	strb	r3, [r7, #3]
 80021f6:	460b      	mov	r3, r1
 80021f8:	70bb      	strb	r3, [r7, #2]
 80021fa:	4613      	mov	r3, r2
 80021fc:	707b      	strb	r3, [r7, #1]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col) ||
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d014      	beq.n	800222e <Othello_SimulateMove+0x4a>
 8002204:	78fb      	ldrb	r3, [r7, #3]
 8002206:	2b07      	cmp	r3, #7
 8002208:	d811      	bhi.n	800222e <Othello_SimulateMove+0x4a>
 800220a:	78bb      	ldrb	r3, [r7, #2]
 800220c:	2b07      	cmp	r3, #7
 800220e:	d80e      	bhi.n	800222e <Othello_SimulateMove+0x4a>
        state->board[row][col] != PIECE_EMPTY ||
 8002210:	78fa      	ldrb	r2, [r7, #3]
 8002212:	78bb      	ldrb	r3, [r7, #2]
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	00d2      	lsls	r2, r2, #3
 8002218:	440a      	add	r2, r1
 800221a:	4413      	add	r3, r2
 800221c:	781b      	ldrb	r3, [r3, #0]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col) ||
 800221e:	2b00      	cmp	r3, #0
 8002220:	d105      	bne.n	800222e <Othello_SimulateMove+0x4a>
        state->board[row][col] != PIECE_EMPTY ||
 8002222:	787b      	ldrb	r3, [r7, #1]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d004      	beq.n	8002232 <Othello_SimulateMove+0x4e>
        (player != PIECE_BLACK && player != PIECE_WHITE)) {
 8002228:	787b      	ldrb	r3, [r7, #1]
 800222a:	2b02      	cmp	r3, #2
 800222c:	d001      	beq.n	8002232 <Othello_SimulateMove+0x4e>
        return 0;
 800222e:	2300      	movs	r3, #0
 8002230:	e026      	b.n	8002280 <Othello_SimulateMove+0x9c>
    }

    uint8_t total_flipped = 0;
 8002232:	2300      	movs	r3, #0
 8002234:	73fb      	strb	r3, [r7, #15]

    // Check all 8 directions
    for (int i = 0; i < 8; i++) {
 8002236:	2300      	movs	r3, #0
 8002238:	60bb      	str	r3, [r7, #8]
 800223a:	e01d      	b.n	8002278 <Othello_SimulateMove+0x94>
        total_flipped += Othello_FlipPiecesInDirection((GameState_t*)state, row, col,
                                                     SEARCH_DIRECTIONS[i].dx,
 800223c:	4a12      	ldr	r2, [pc, #72]	@ (8002288 <Othello_SimulateMove+0xa4>)
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	f912 4013 	ldrsb.w	r4, [r2, r3, lsl #1]
                                                     SEARCH_DIRECTIONS[i].dy,
 8002244:	4a10      	ldr	r2, [pc, #64]	@ (8002288 <Othello_SimulateMove+0xa4>)
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	4413      	add	r3, r2
 800224c:	f993 3001 	ldrsb.w	r3, [r3, #1]
        total_flipped += Othello_FlipPiecesInDirection((GameState_t*)state, row, col,
 8002250:	78b8      	ldrb	r0, [r7, #2]
 8002252:	78f9      	ldrb	r1, [r7, #3]
 8002254:	2200      	movs	r2, #0
 8002256:	9202      	str	r2, [sp, #8]
 8002258:	787a      	ldrb	r2, [r7, #1]
 800225a:	9201      	str	r2, [sp, #4]
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	4623      	mov	r3, r4
 8002260:	4602      	mov	r2, r0
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 f8f6 	bl	8002454 <Othello_FlipPiecesInDirection>
 8002268:	4603      	mov	r3, r0
 800226a:	461a      	mov	r2, r3
 800226c:	7bfb      	ldrb	r3, [r7, #15]
 800226e:	4413      	add	r3, r2
 8002270:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 8; i++) {
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	3301      	adds	r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	2b07      	cmp	r3, #7
 800227c:	ddde      	ble.n	800223c <Othello_SimulateMove+0x58>
                                                     player, false);
    }

    return total_flipped;
 800227e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002280:	4618      	mov	r0, r3
 8002282:	3714      	adds	r7, #20
 8002284:	46bd      	mov	sp, r7
 8002286:	bd90      	pop	{r4, r7, pc}
 8002288:	08007568 	.word	0x08007568

0800228c <Othello_CountPieces>:

/**
 * @brief Count pieces on board
 */
uint8_t Othello_CountPieces(const GameState_t* state, PieceType_t player)
{
 800228c:	b480      	push	{r7}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	460b      	mov	r3, r1
 8002296:	70fb      	strb	r3, [r7, #3]
    if (!state) {
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d101      	bne.n	80022a2 <Othello_CountPieces+0x16>
        return 0;
 800229e:	2300      	movs	r3, #0
 80022a0:	e021      	b.n	80022e6 <Othello_CountPieces+0x5a>
    }

    uint8_t count = 0;
 80022a2:	2300      	movs	r3, #0
 80022a4:	73fb      	strb	r3, [r7, #15]

    for (uint8_t row = 0; row < 8; row++) {
 80022a6:	2300      	movs	r3, #0
 80022a8:	73bb      	strb	r3, [r7, #14]
 80022aa:	e018      	b.n	80022de <Othello_CountPieces+0x52>
        for (uint8_t col = 0; col < 8; col++) {
 80022ac:	2300      	movs	r3, #0
 80022ae:	737b      	strb	r3, [r7, #13]
 80022b0:	e00f      	b.n	80022d2 <Othello_CountPieces+0x46>
            if (state->board[row][col] == player) {
 80022b2:	7bba      	ldrb	r2, [r7, #14]
 80022b4:	7b7b      	ldrb	r3, [r7, #13]
 80022b6:	6879      	ldr	r1, [r7, #4]
 80022b8:	00d2      	lsls	r2, r2, #3
 80022ba:	440a      	add	r2, r1
 80022bc:	4413      	add	r3, r2
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	78fa      	ldrb	r2, [r7, #3]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d102      	bne.n	80022cc <Othello_CountPieces+0x40>
                count++;
 80022c6:	7bfb      	ldrb	r3, [r7, #15]
 80022c8:	3301      	adds	r3, #1
 80022ca:	73fb      	strb	r3, [r7, #15]
        for (uint8_t col = 0; col < 8; col++) {
 80022cc:	7b7b      	ldrb	r3, [r7, #13]
 80022ce:	3301      	adds	r3, #1
 80022d0:	737b      	strb	r3, [r7, #13]
 80022d2:	7b7b      	ldrb	r3, [r7, #13]
 80022d4:	2b07      	cmp	r3, #7
 80022d6:	d9ec      	bls.n	80022b2 <Othello_CountPieces+0x26>
    for (uint8_t row = 0; row < 8; row++) {
 80022d8:	7bbb      	ldrb	r3, [r7, #14]
 80022da:	3301      	adds	r3, #1
 80022dc:	73bb      	strb	r3, [r7, #14]
 80022de:	7bbb      	ldrb	r3, [r7, #14]
 80022e0:	2b07      	cmp	r3, #7
 80022e2:	d9e3      	bls.n	80022ac <Othello_CountPieces+0x20>
            }
        }
    }

    return count;
 80022e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3714      	adds	r7, #20
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bc80      	pop	{r7}
 80022ee:	4770      	bx	lr

080022f0 <Othello_GetPiece>:

/**
 * @brief Get board piece at position
 */
PieceType_t Othello_GetPiece(const GameState_t* state, uint8_t row, uint8_t col)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	460b      	mov	r3, r1
 80022fa:	70fb      	strb	r3, [r7, #3]
 80022fc:	4613      	mov	r3, r2
 80022fe:	70bb      	strb	r3, [r7, #2]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col)) {
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d005      	beq.n	8002312 <Othello_GetPiece+0x22>
 8002306:	78fb      	ldrb	r3, [r7, #3]
 8002308:	2b07      	cmp	r3, #7
 800230a:	d802      	bhi.n	8002312 <Othello_GetPiece+0x22>
 800230c:	78bb      	ldrb	r3, [r7, #2]
 800230e:	2b07      	cmp	r3, #7
 8002310:	d901      	bls.n	8002316 <Othello_GetPiece+0x26>
        return PIECE_EMPTY;
 8002312:	2300      	movs	r3, #0
 8002314:	e006      	b.n	8002324 <Othello_GetPiece+0x34>
    }

    return state->board[row][col];
 8002316:	78fa      	ldrb	r2, [r7, #3]
 8002318:	78bb      	ldrb	r3, [r7, #2]
 800231a:	6879      	ldr	r1, [r7, #4]
 800231c:	00d2      	lsls	r2, r2, #3
 800231e:	440a      	add	r2, r1
 8002320:	4413      	add	r3, r2
 8002322:	781b      	ldrb	r3, [r3, #0]
}
 8002324:	4618      	mov	r0, r3
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	bc80      	pop	{r7}
 800232c:	4770      	bx	lr

0800232e <Othello_ResetState>:

/**
 * @brief Reset game state
 */
Othello_Status_t Othello_ResetState(GameState_t* state)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
    if (!state) {
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d101      	bne.n	8002340 <Othello_ResetState+0x12>
        return OTHELLO_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e003      	b.n	8002348 <Othello_ResetState+0x1a>
    }

    return Othello_NewGame(state);
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f7ff fd9b 	bl	8001e7c <Othello_NewGame>
 8002346:	4603      	mov	r3, r0
}
 8002348:	4618      	mov	r0, r3
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <Othello_UpdateStats>:

/**
 * @brief Update game statistics
 */
Othello_Status_t Othello_UpdateStats(GameStats_t* stats, const GameState_t* final_state)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
    if (!stats || !final_state) {
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d002      	beq.n	8002366 <Othello_UpdateStats+0x16>
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <Othello_UpdateStats+0x1a>
        return OTHELLO_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e056      	b.n	8002418 <Othello_UpdateStats+0xc8>
    }

    stats->total_games++;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	1c5a      	adds	r2, r3, #1
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	601a      	str	r2, [r3, #0]
    stats->total_moves += final_state->move_count;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	691a      	ldr	r2, [r3, #16]
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237c:	441a      	add	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	611a      	str	r2, [r3, #16]

    // Update win counts
    switch (final_state->status) {
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002388:	2b03      	cmp	r3, #3
 800238a:	d012      	beq.n	80023b2 <Othello_UpdateStats+0x62>
 800238c:	2b03      	cmp	r3, #3
 800238e:	dc16      	bgt.n	80023be <Othello_UpdateStats+0x6e>
 8002390:	2b01      	cmp	r3, #1
 8002392:	d002      	beq.n	800239a <Othello_UpdateStats+0x4a>
 8002394:	2b02      	cmp	r3, #2
 8002396:	d006      	beq.n	80023a6 <Othello_UpdateStats+0x56>
            break;
        case GAME_STATUS_DRAW:
            stats->draws++;
            break;
        default:
            break;
 8002398:	e011      	b.n	80023be <Othello_UpdateStats+0x6e>
            stats->black_wins++;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	1c5a      	adds	r2, r3, #1
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	605a      	str	r2, [r3, #4]
            break;
 80023a4:	e00c      	b.n	80023c0 <Othello_UpdateStats+0x70>
            stats->white_wins++;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	1c5a      	adds	r2, r3, #1
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	609a      	str	r2, [r3, #8]
            break;
 80023b0:	e006      	b.n	80023c0 <Othello_UpdateStats+0x70>
            stats->draws++;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	1c5a      	adds	r2, r3, #1
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	60da      	str	r2, [r3, #12]
            break;
 80023bc:	e000      	b.n	80023c0 <Othello_UpdateStats+0x70>
            break;
 80023be:	bf00      	nop
    }

    // Update game length records
    if (stats->total_games == 1) {
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d108      	bne.n	80023da <Othello_UpdateStats+0x8a>
        stats->longest_game = final_state->move_count;
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	615a      	str	r2, [r3, #20]
        stats->shortest_game = final_state->move_count;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	619a      	str	r2, [r3, #24]
 80023d8:	e013      	b.n	8002402 <Othello_UpdateStats+0xb2>
    } else {
        if (final_state->move_count > stats->longest_game) {
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d903      	bls.n	80023ee <Othello_UpdateStats+0x9e>
            stats->longest_game = final_state->move_count;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	615a      	str	r2, [r3, #20]
        }
        if (final_state->move_count < stats->shortest_game) {
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	699b      	ldr	r3, [r3, #24]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d203      	bcs.n	8002402 <Othello_UpdateStats+0xb2>
            stats->shortest_game = final_state->move_count;
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	619a      	str	r2, [r3, #24]
        }
    }

    // Update total game time
    uint32_t game_duration = Othello_GetGameDuration(final_state);
 8002402:	6838      	ldr	r0, [r7, #0]
 8002404:	f000 f80c 	bl	8002420 <Othello_GetGameDuration>
 8002408:	60f8      	str	r0, [r7, #12]
    stats->total_game_time += game_duration;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	69da      	ldr	r2, [r3, #28]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	441a      	add	r2, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	61da      	str	r2, [r3, #28]

    return OTHELLO_OK;
 8002416:	2300      	movs	r3, #0
}
 8002418:	4618      	mov	r0, r3
 800241a:	3710      	adds	r7, #16
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <Othello_GetGameDuration>:

/**
 * @brief Get game duration in seconds
 */
uint32_t Othello_GetGameDuration(const GameState_t* state)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
    if (!state) {
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d101      	bne.n	8002432 <Othello_GetGameDuration+0x12>
        return 0;
 800242e:	2300      	movs	r3, #0
 8002430:	e00a      	b.n	8002448 <Othello_GetGameDuration+0x28>
    }

    uint32_t current_time = HAL_GetTick();
 8002432:	f001 f8c3 	bl	80035bc <HAL_GetTick>
 8002436:	60f8      	str	r0, [r7, #12]
    return (current_time - state->game_start_time) / 1000;  // Convert to seconds
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800243c:	68fa      	ldr	r2, [r7, #12]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	4a03      	ldr	r2, [pc, #12]	@ (8002450 <Othello_GetGameDuration+0x30>)
 8002442:	fba2 2303 	umull	r2, r3, r2, r3
 8002446:	099b      	lsrs	r3, r3, #6
}
 8002448:	4618      	mov	r0, r3
 800244a:	3710      	adds	r7, #16
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	10624dd3 	.word	0x10624dd3

08002454 <Othello_FlipPiecesInDirection>:
/**
 * @brief Flip pieces in one direction
 */
static uint8_t Othello_FlipPiecesInDirection(GameState_t* state, uint8_t row, uint8_t col,
                                           int8_t dx, int8_t dy, PieceType_t player, bool execute)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	4608      	mov	r0, r1
 800245e:	4611      	mov	r1, r2
 8002460:	461a      	mov	r2, r3
 8002462:	4603      	mov	r3, r0
 8002464:	70fb      	strb	r3, [r7, #3]
 8002466:	460b      	mov	r3, r1
 8002468:	70bb      	strb	r3, [r7, #2]
 800246a:	4613      	mov	r3, r2
 800246c:	707b      	strb	r3, [r7, #1]
    PieceType_t opponent = OTHELLO_OPPOSITE_PLAYER(player);
 800246e:	7f3b      	ldrb	r3, [r7, #28]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d101      	bne.n	8002478 <Othello_FlipPiecesInDirection+0x24>
 8002474:	2302      	movs	r3, #2
 8002476:	e000      	b.n	800247a <Othello_FlipPiecesInDirection+0x26>
 8002478:	2301      	movs	r3, #1
 800247a:	72fb      	strb	r3, [r7, #11]
    uint8_t flipped = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	73fb      	strb	r3, [r7, #15]
    int8_t check_row = row + dx;
 8002480:	787a      	ldrb	r2, [r7, #1]
 8002482:	78fb      	ldrb	r3, [r7, #3]
 8002484:	4413      	add	r3, r2
 8002486:	b2db      	uxtb	r3, r3
 8002488:	73bb      	strb	r3, [r7, #14]
    int8_t check_col = col + dy;
 800248a:	7e3a      	ldrb	r2, [r7, #24]
 800248c:	78bb      	ldrb	r3, [r7, #2]
 800248e:	4413      	add	r3, r2
 8002490:	b2db      	uxtb	r3, r3
 8002492:	737b      	strb	r3, [r7, #13]

    // Find opponent pieces in this direction
    while (OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8002494:	e00c      	b.n	80024b0 <Othello_FlipPiecesInDirection+0x5c>
           state->board[check_row][check_col] == opponent) {
        flipped++;
 8002496:	7bfb      	ldrb	r3, [r7, #15]
 8002498:	3301      	adds	r3, #1
 800249a:	73fb      	strb	r3, [r7, #15]
        check_row += dx;
 800249c:	7bba      	ldrb	r2, [r7, #14]
 800249e:	787b      	ldrb	r3, [r7, #1]
 80024a0:	4413      	add	r3, r2
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	73bb      	strb	r3, [r7, #14]
        check_col += dy;
 80024a6:	7b7a      	ldrb	r2, [r7, #13]
 80024a8:	7e3b      	ldrb	r3, [r7, #24]
 80024aa:	4413      	add	r3, r2
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	737b      	strb	r3, [r7, #13]
    while (OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 80024b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	db17      	blt.n	80024e8 <Othello_FlipPiecesInDirection+0x94>
 80024b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024bc:	2b07      	cmp	r3, #7
 80024be:	dc13      	bgt.n	80024e8 <Othello_FlipPiecesInDirection+0x94>
 80024c0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	db0f      	blt.n	80024e8 <Othello_FlipPiecesInDirection+0x94>
 80024c8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80024cc:	2b07      	cmp	r3, #7
 80024ce:	dc0b      	bgt.n	80024e8 <Othello_FlipPiecesInDirection+0x94>
           state->board[check_row][check_col] == opponent) {
 80024d0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80024d4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80024d8:	6879      	ldr	r1, [r7, #4]
 80024da:	00d2      	lsls	r2, r2, #3
 80024dc:	440a      	add	r2, r1
 80024de:	4413      	add	r3, r2
 80024e0:	781b      	ldrb	r3, [r3, #0]
    while (OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 80024e2:	7afa      	ldrb	r2, [r7, #11]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d0d6      	beq.n	8002496 <Othello_FlipPiecesInDirection+0x42>
    }

    // Must end with our piece to be valid
    if (flipped > 0 &&
 80024e8:	7bfb      	ldrb	r3, [r7, #15]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d049      	beq.n	8002582 <Othello_FlipPiecesInDirection+0x12e>
 80024ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	db45      	blt.n	8002582 <Othello_FlipPiecesInDirection+0x12e>
        OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 80024f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024fa:	2b07      	cmp	r3, #7
 80024fc:	dc41      	bgt.n	8002582 <Othello_FlipPiecesInDirection+0x12e>
 80024fe:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002502:	2b00      	cmp	r3, #0
 8002504:	db3d      	blt.n	8002582 <Othello_FlipPiecesInDirection+0x12e>
 8002506:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800250a:	2b07      	cmp	r3, #7
 800250c:	dc39      	bgt.n	8002582 <Othello_FlipPiecesInDirection+0x12e>
        state->board[check_row][check_col] == player) {
 800250e:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8002512:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	00d2      	lsls	r2, r2, #3
 800251a:	440a      	add	r2, r1
 800251c:	4413      	add	r3, r2
 800251e:	781b      	ldrb	r3, [r3, #0]
        OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8002520:	7f3a      	ldrb	r2, [r7, #28]
 8002522:	429a      	cmp	r2, r3
 8002524:	d12d      	bne.n	8002582 <Othello_FlipPiecesInDirection+0x12e>

        if (execute) {
 8002526:	f897 3020 	ldrb.w	r3, [r7, #32]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d027      	beq.n	800257e <Othello_FlipPiecesInDirection+0x12a>
            // Actually flip the pieces
            check_row = row + dx;
 800252e:	787a      	ldrb	r2, [r7, #1]
 8002530:	78fb      	ldrb	r3, [r7, #3]
 8002532:	4413      	add	r3, r2
 8002534:	b2db      	uxtb	r3, r3
 8002536:	73bb      	strb	r3, [r7, #14]
            check_col = col + dy;
 8002538:	7e3a      	ldrb	r2, [r7, #24]
 800253a:	78bb      	ldrb	r3, [r7, #2]
 800253c:	4413      	add	r3, r2
 800253e:	b2db      	uxtb	r3, r3
 8002540:	737b      	strb	r3, [r7, #13]
            for (uint8_t i = 0; i < flipped; i++) {
 8002542:	2300      	movs	r3, #0
 8002544:	733b      	strb	r3, [r7, #12]
 8002546:	e016      	b.n	8002576 <Othello_FlipPiecesInDirection+0x122>
                state->board[check_row][check_col] = player;
 8002548:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800254c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002550:	6879      	ldr	r1, [r7, #4]
 8002552:	00d2      	lsls	r2, r2, #3
 8002554:	440a      	add	r2, r1
 8002556:	4413      	add	r3, r2
 8002558:	7f3a      	ldrb	r2, [r7, #28]
 800255a:	701a      	strb	r2, [r3, #0]
                check_row += dx;
 800255c:	7bba      	ldrb	r2, [r7, #14]
 800255e:	787b      	ldrb	r3, [r7, #1]
 8002560:	4413      	add	r3, r2
 8002562:	b2db      	uxtb	r3, r3
 8002564:	73bb      	strb	r3, [r7, #14]
                check_col += dy;
 8002566:	7b7a      	ldrb	r2, [r7, #13]
 8002568:	7e3b      	ldrb	r3, [r7, #24]
 800256a:	4413      	add	r3, r2
 800256c:	b2db      	uxtb	r3, r3
 800256e:	737b      	strb	r3, [r7, #13]
            for (uint8_t i = 0; i < flipped; i++) {
 8002570:	7b3b      	ldrb	r3, [r7, #12]
 8002572:	3301      	adds	r3, #1
 8002574:	733b      	strb	r3, [r7, #12]
 8002576:	7b3a      	ldrb	r2, [r7, #12]
 8002578:	7bfb      	ldrb	r3, [r7, #15]
 800257a:	429a      	cmp	r2, r3
 800257c:	d3e4      	bcc.n	8002548 <Othello_FlipPiecesInDirection+0xf4>
            }
        }

        return flipped;
 800257e:	7bfb      	ldrb	r3, [r7, #15]
 8002580:	e000      	b.n	8002584 <Othello_FlipPiecesInDirection+0x130>
    }

    return 0;  // No valid flip in this direction
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr

0800258e <Othello_UpdatePieceCounts>:

/**
 * @brief Update piece counts from board state
 */
static void Othello_UpdatePieceCounts(GameState_t* state)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b082      	sub	sp, #8
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
    if (!state) {
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d012      	beq.n	80025c2 <Othello_UpdatePieceCounts+0x34>
        return;
    }

    state->black_count = Othello_CountPieces(state, PIECE_BLACK);
 800259c:	2101      	movs	r1, #1
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f7ff fe74 	bl	800228c <Othello_CountPieces>
 80025a4:	4603      	mov	r3, r0
 80025a6:	461a      	mov	r2, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    state->white_count = Othello_CountPieces(state, PIECE_WHITE);
 80025ae:	2102      	movs	r1, #2
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff fe6b 	bl	800228c <Othello_CountPieces>
 80025b6:	4603      	mov	r3, r0
 80025b8:	461a      	mov	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80025c0:	e000      	b.n	80025c4 <Othello_UpdatePieceCounts+0x36>
        return;
 80025c2:	bf00      	nop
}
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <Othello_InvalidateValidMovesCache>:

/**
 * @brief Invalidate valid moves cache
 */
static void Othello_InvalidateValidMovesCache(GameState_t* state)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
    if (state) {
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d00a      	beq.n	80025ee <Othello_InvalidateValidMovesCache+0x24>
        state->valid_moves_cached = false;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        memset(state->valid_moves_cache, 0, sizeof(state->valid_moves_cache));
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	3358      	adds	r3, #88	@ 0x58
 80025e4:	2240      	movs	r2, #64	@ 0x40
 80025e6:	2100      	movs	r1, #0
 80025e8:	4618      	mov	r0, r3
 80025ea:	f004 f9d9 	bl	80069a0 <memset>
    }
}
 80025ee:	bf00      	nop
 80025f0:	3708      	adds	r7, #8
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <Othello_UpdateGameStatus>:

/**
 * @brief Update game status based on current state
 */
static void Othello_UpdateGameStatus(GameState_t* state)
{
 80025f6:	b480      	push	{r7}
 80025f8:	b083      	sub	sp, #12
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	6078      	str	r0, [r7, #4]
    if (!state) {
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d01e      	beq.n	8002642 <Othello_UpdateGameStatus+0x4c>
        return;
    }

    // Game is over - determine winner
    if (state->black_count > state->white_count) {
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002610:	429a      	cmp	r2, r3
 8002612:	d904      	bls.n	800261e <Othello_UpdateGameStatus+0x28>
        state->status = GAME_STATUS_BLACK_WIN;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800261c:	e012      	b.n	8002644 <Othello_UpdateGameStatus+0x4e>
    } else if (state->white_count > state->black_count) {
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800262a:	429a      	cmp	r2, r3
 800262c:	d904      	bls.n	8002638 <Othello_UpdateGameStatus+0x42>
        state->status = GAME_STATUS_WHITE_WIN;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2202      	movs	r2, #2
 8002632:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002636:	e005      	b.n	8002644 <Othello_UpdateGameStatus+0x4e>
    } else {
        state->status = GAME_STATUS_DRAW;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2203      	movs	r2, #3
 800263c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002640:	e000      	b.n	8002644 <Othello_UpdateGameStatus+0x4e>
        return;
 8002642:	bf00      	nop
    }
 8002644:	370c      	adds	r7, #12
 8002646:	46bd      	mov	sp, r7
 8002648:	bc80      	pop	{r7}
 800264a:	4770      	bx	lr

0800264c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002652:	4b15      	ldr	r3, [pc, #84]	@ (80026a8 <HAL_MspInit+0x5c>)
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	4a14      	ldr	r2, [pc, #80]	@ (80026a8 <HAL_MspInit+0x5c>)
 8002658:	f043 0301 	orr.w	r3, r3, #1
 800265c:	6193      	str	r3, [r2, #24]
 800265e:	4b12      	ldr	r3, [pc, #72]	@ (80026a8 <HAL_MspInit+0x5c>)
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	60bb      	str	r3, [r7, #8]
 8002668:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800266a:	4b0f      	ldr	r3, [pc, #60]	@ (80026a8 <HAL_MspInit+0x5c>)
 800266c:	69db      	ldr	r3, [r3, #28]
 800266e:	4a0e      	ldr	r2, [pc, #56]	@ (80026a8 <HAL_MspInit+0x5c>)
 8002670:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002674:	61d3      	str	r3, [r2, #28]
 8002676:	4b0c      	ldr	r3, [pc, #48]	@ (80026a8 <HAL_MspInit+0x5c>)
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800267e:	607b      	str	r3, [r7, #4]
 8002680:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002682:	4b0a      	ldr	r3, [pc, #40]	@ (80026ac <HAL_MspInit+0x60>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	60fb      	str	r3, [r7, #12]
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	4a04      	ldr	r2, [pc, #16]	@ (80026ac <HAL_MspInit+0x60>)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800269e:	bf00      	nop
 80026a0:	3714      	adds	r7, #20
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bc80      	pop	{r7}
 80026a6:	4770      	bx	lr
 80026a8:	40021000 	.word	0x40021000
 80026ac:	40010000 	.word	0x40010000

080026b0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026c0:	d13b      	bne.n	800273a <HAL_TIM_Base_MspInit+0x8a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026c2:	4b20      	ldr	r3, [pc, #128]	@ (8002744 <HAL_TIM_Base_MspInit+0x94>)
 80026c4:	69db      	ldr	r3, [r3, #28]
 80026c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002744 <HAL_TIM_Base_MspInit+0x94>)
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	61d3      	str	r3, [r2, #28]
 80026ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002744 <HAL_TIM_Base_MspInit+0x94>)
 80026d0:	69db      	ldr	r3, [r3, #28]
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 80026da:	4b1b      	ldr	r3, [pc, #108]	@ (8002748 <HAL_TIM_Base_MspInit+0x98>)
 80026dc:	4a1b      	ldr	r2, [pc, #108]	@ (800274c <HAL_TIM_Base_MspInit+0x9c>)
 80026de:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026e0:	4b19      	ldr	r3, [pc, #100]	@ (8002748 <HAL_TIM_Base_MspInit+0x98>)
 80026e2:	2210      	movs	r2, #16
 80026e4:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80026e6:	4b18      	ldr	r3, [pc, #96]	@ (8002748 <HAL_TIM_Base_MspInit+0x98>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80026ec:	4b16      	ldr	r3, [pc, #88]	@ (8002748 <HAL_TIM_Base_MspInit+0x98>)
 80026ee:	2280      	movs	r2, #128	@ 0x80
 80026f0:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026f2:	4b15      	ldr	r3, [pc, #84]	@ (8002748 <HAL_TIM_Base_MspInit+0x98>)
 80026f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80026f8:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026fa:	4b13      	ldr	r3, [pc, #76]	@ (8002748 <HAL_TIM_Base_MspInit+0x98>)
 80026fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002700:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8002702:	4b11      	ldr	r3, [pc, #68]	@ (8002748 <HAL_TIM_Base_MspInit+0x98>)
 8002704:	2200      	movs	r2, #0
 8002706:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002708:	4b0f      	ldr	r3, [pc, #60]	@ (8002748 <HAL_TIM_Base_MspInit+0x98>)
 800270a:	2200      	movs	r2, #0
 800270c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800270e:	480e      	ldr	r0, [pc, #56]	@ (8002748 <HAL_TIM_Base_MspInit+0x98>)
 8002710:	f001 f890 	bl	8003834 <HAL_DMA_Init>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 800271a:	f7ff fb92 	bl	8001e42 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a09      	ldr	r2, [pc, #36]	@ (8002748 <HAL_TIM_Base_MspInit+0x98>)
 8002722:	625a      	str	r2, [r3, #36]	@ 0x24
 8002724:	4a08      	ldr	r2, [pc, #32]	@ (8002748 <HAL_TIM_Base_MspInit+0x98>)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6253      	str	r3, [r2, #36]	@ 0x24

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 800272a:	2200      	movs	r2, #0
 800272c:	2102      	movs	r1, #2
 800272e:	201c      	movs	r0, #28
 8002730:	f001 f849 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002734:	201c      	movs	r0, #28
 8002736:	f001 f862 	bl	80037fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800273a:	bf00      	nop
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	40021000 	.word	0x40021000
 8002748:	200002b4 	.word	0x200002b4
 800274c:	40020058 	.word	0x40020058

08002750 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b088      	sub	sp, #32
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002758:	f107 0310 	add.w	r3, r7, #16
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	605a      	str	r2, [r3, #4]
 8002762:	609a      	str	r2, [r3, #8]
 8002764:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800276e:	d117      	bne.n	80027a0 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002770:	4b0d      	ldr	r3, [pc, #52]	@ (80027a8 <HAL_TIM_MspPostInit+0x58>)
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	4a0c      	ldr	r2, [pc, #48]	@ (80027a8 <HAL_TIM_MspPostInit+0x58>)
 8002776:	f043 0304 	orr.w	r3, r3, #4
 800277a:	6193      	str	r3, [r2, #24]
 800277c:	4b0a      	ldr	r3, [pc, #40]	@ (80027a8 <HAL_TIM_MspPostInit+0x58>)
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	f003 0304 	and.w	r3, r3, #4
 8002784:	60fb      	str	r3, [r7, #12]
 8002786:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = LED_DATA_Pin;
 8002788:	2301      	movs	r3, #1
 800278a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278c:	2302      	movs	r3, #2
 800278e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002790:	2303      	movs	r3, #3
 8002792:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LED_DATA_GPIO_Port, &GPIO_InitStruct);
 8002794:	f107 0310 	add.w	r3, r7, #16
 8002798:	4619      	mov	r1, r3
 800279a:	4804      	ldr	r0, [pc, #16]	@ (80027ac <HAL_TIM_MspPostInit+0x5c>)
 800279c:	f001 faec 	bl	8003d78 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80027a0:	bf00      	nop
 80027a2:	3720      	adds	r7, #32
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	40021000 	.word	0x40021000
 80027ac:	40010800 	.word	0x40010800

080027b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b088      	sub	sp, #32
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b8:	f107 0310 	add.w	r3, r7, #16
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a20      	ldr	r2, [pc, #128]	@ (800284c <HAL_UART_MspInit+0x9c>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d139      	bne.n	8002844 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002850 <HAL_UART_MspInit+0xa0>)
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	4a1e      	ldr	r2, [pc, #120]	@ (8002850 <HAL_UART_MspInit+0xa0>)
 80027d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027da:	6193      	str	r3, [r2, #24]
 80027dc:	4b1c      	ldr	r3, [pc, #112]	@ (8002850 <HAL_UART_MspInit+0xa0>)
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027e8:	4b19      	ldr	r3, [pc, #100]	@ (8002850 <HAL_UART_MspInit+0xa0>)
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	4a18      	ldr	r2, [pc, #96]	@ (8002850 <HAL_UART_MspInit+0xa0>)
 80027ee:	f043 0304 	orr.w	r3, r3, #4
 80027f2:	6193      	str	r3, [r2, #24]
 80027f4:	4b16      	ldr	r3, [pc, #88]	@ (8002850 <HAL_UART_MspInit+0xa0>)
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	f003 0304 	and.w	r3, r3, #4
 80027fc:	60bb      	str	r3, [r7, #8]
 80027fe:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = PC_TX_Pin;
 8002800:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002804:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002806:	2302      	movs	r3, #2
 8002808:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800280a:	2303      	movs	r3, #3
 800280c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PC_TX_GPIO_Port, &GPIO_InitStruct);
 800280e:	f107 0310 	add.w	r3, r7, #16
 8002812:	4619      	mov	r1, r3
 8002814:	480f      	ldr	r0, [pc, #60]	@ (8002854 <HAL_UART_MspInit+0xa4>)
 8002816:	f001 faaf 	bl	8003d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PC_RX_Pin;
 800281a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800281e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002820:	2300      	movs	r3, #0
 8002822:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002824:	2300      	movs	r3, #0
 8002826:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PC_RX_GPIO_Port, &GPIO_InitStruct);
 8002828:	f107 0310 	add.w	r3, r7, #16
 800282c:	4619      	mov	r1, r3
 800282e:	4809      	ldr	r0, [pc, #36]	@ (8002854 <HAL_UART_MspInit+0xa4>)
 8002830:	f001 faa2 	bl	8003d78 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002834:	2200      	movs	r2, #0
 8002836:	2101      	movs	r1, #1
 8002838:	2025      	movs	r0, #37	@ 0x25
 800283a:	f000 ffc4 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800283e:	2025      	movs	r0, #37	@ 0x25
 8002840:	f000 ffdd 	bl	80037fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002844:	bf00      	nop
 8002846:	3720      	adds	r7, #32
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	40013800 	.word	0x40013800
 8002850:	40021000 	.word	0x40021000
 8002854:	40010800 	.word	0x40010800

08002858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800285c:	bf00      	nop
 800285e:	e7fd      	b.n	800285c <NMI_Handler+0x4>

08002860 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002864:	bf00      	nop
 8002866:	e7fd      	b.n	8002864 <HardFault_Handler+0x4>

08002868 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800286c:	bf00      	nop
 800286e:	e7fd      	b.n	800286c <MemManage_Handler+0x4>

08002870 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002874:	bf00      	nop
 8002876:	e7fd      	b.n	8002874 <BusFault_Handler+0x4>

08002878 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800287c:	bf00      	nop
 800287e:	e7fd      	b.n	800287c <UsageFault_Handler+0x4>

08002880 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002884:	bf00      	nop
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr

0800288c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002890:	bf00      	nop
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr

08002898 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr

080028a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028a8:	f000 fe76 	bl	8003598 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028ac:	bf00      	nop
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80028b4:	4802      	ldr	r0, [pc, #8]	@ (80028c0 <DMA1_Channel5_IRQHandler+0x10>)
 80028b6:	f001 f92b 	bl	8003b10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80028ba:	bf00      	nop
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	200002b4 	.word	0x200002b4

080028c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80028c8:	4802      	ldr	r0, [pc, #8]	@ (80028d4 <TIM2_IRQHandler+0x10>)
 80028ca:	f002 fb29 	bl	8004f20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80028ce:	bf00      	nop
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	2000026c 	.word	0x2000026c

080028d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80028dc:	4802      	ldr	r0, [pc, #8]	@ (80028e8 <USART1_IRQHandler+0x10>)
 80028de:	f003 fabf 	bl	8005e60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80028e2:	bf00      	nop
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	200002f8 	.word	0x200002f8

080028ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b086      	sub	sp, #24
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028f4:	4a14      	ldr	r2, [pc, #80]	@ (8002948 <_sbrk+0x5c>)
 80028f6:	4b15      	ldr	r3, [pc, #84]	@ (800294c <_sbrk+0x60>)
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002900:	4b13      	ldr	r3, [pc, #76]	@ (8002950 <_sbrk+0x64>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d102      	bne.n	800290e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002908:	4b11      	ldr	r3, [pc, #68]	@ (8002950 <_sbrk+0x64>)
 800290a:	4a12      	ldr	r2, [pc, #72]	@ (8002954 <_sbrk+0x68>)
 800290c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800290e:	4b10      	ldr	r3, [pc, #64]	@ (8002950 <_sbrk+0x64>)
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4413      	add	r3, r2
 8002916:	693a      	ldr	r2, [r7, #16]
 8002918:	429a      	cmp	r2, r3
 800291a:	d207      	bcs.n	800292c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800291c:	f004 f848 	bl	80069b0 <__errno>
 8002920:	4603      	mov	r3, r0
 8002922:	220c      	movs	r2, #12
 8002924:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002926:	f04f 33ff 	mov.w	r3, #4294967295
 800292a:	e009      	b.n	8002940 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800292c:	4b08      	ldr	r3, [pc, #32]	@ (8002950 <_sbrk+0x64>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002932:	4b07      	ldr	r3, [pc, #28]	@ (8002950 <_sbrk+0x64>)
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4413      	add	r3, r2
 800293a:	4a05      	ldr	r2, [pc, #20]	@ (8002950 <_sbrk+0x64>)
 800293c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800293e:	68fb      	ldr	r3, [r7, #12]
}
 8002940:	4618      	mov	r0, r3
 8002942:	3718      	adds	r7, #24
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	20005000 	.word	0x20005000
 800294c:	00000400 	.word	0x00000400
 8002950:	20000430 	.word	0x20000430
 8002954:	200015c8 	.word	0x200015c8

08002958 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800295c:	bf00      	nop
 800295e:	46bd      	mov	sp, r7
 8002960:	bc80      	pop	{r7}
 8002962:	4770      	bx	lr

08002964 <Protocol_Init>:

/**
 * @brief Initialize UART protocol
 */
Protocol_Status_t Protocol_Init(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
    if (protocol_state.initialized) {
 8002968:	4b12      	ldr	r3, [pc, #72]	@ (80029b4 <Protocol_Init+0x50>)
 800296a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <Protocol_Init+0x12>
        return PROTOCOL_OK;
 8002972:	2300      	movs	r3, #0
 8002974:	e01c      	b.n	80029b0 <Protocol_Init+0x4c>
    }

    // Initialize protocol state
    memset(&protocol_state, 0, sizeof(Protocol_State_t));
 8002976:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800297a:	2100      	movs	r1, #0
 800297c:	480d      	ldr	r0, [pc, #52]	@ (80029b4 <Protocol_Init+0x50>)
 800297e:	f004 f80f 	bl	80069a0 <memset>

    // Reset RX buffer
    Protocol_ResetRxBuffer();
 8002982:	f000 fba7 	bl	80030d4 <Protocol_ResetRxBuffer>

    // Start UART reception in interrupt mode
    if (HAL_UART_Receive_IT(&huart1, &protocol_state.rx_byte, 1) != HAL_OK) {
 8002986:	2201      	movs	r2, #1
 8002988:	490b      	ldr	r1, [pc, #44]	@ (80029b8 <Protocol_Init+0x54>)
 800298a:	480c      	ldr	r0, [pc, #48]	@ (80029bc <Protocol_Init+0x58>)
 800298c:	f003 fa43 	bl	8005e16 <HAL_UART_Receive_IT>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <Protocol_Init+0x36>
        return PROTOCOL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e00a      	b.n	80029b0 <Protocol_Init+0x4c>
    }

    protocol_state.last_heartbeat = HAL_GetTick();
 800299a:	f000 fe0f 	bl	80035bc <HAL_GetTick>
 800299e:	4603      	mov	r3, r0
 80029a0:	4a04      	ldr	r2, [pc, #16]	@ (80029b4 <Protocol_Init+0x50>)
 80029a2:	f8c2 3330 	str.w	r3, [r2, #816]	@ 0x330
    protocol_state.initialized = true;
 80029a6:	4b03      	ldr	r3, [pc, #12]	@ (80029b4 <Protocol_Init+0x50>)
 80029a8:	2201      	movs	r2, #1
 80029aa:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334

    return PROTOCOL_OK;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	20000434 	.word	0x20000434
 80029b8:	20000769 	.word	0x20000769
 80029bc:	200002f8 	.word	0x200002f8

080029c0 <Protocol_SendPacket>:

/**
 * @brief Send packet over UART
 */
Protocol_Status_t Protocol_SendPacket(Protocol_Command_t cmd, uint8_t* data, uint8_t len)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80029cc:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80029d0:	6019      	str	r1, [r3, #0]
 80029d2:	4611      	mov	r1, r2
 80029d4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80029d8:	f2a3 2311 	subw	r3, r3, #529	@ 0x211
 80029dc:	4602      	mov	r2, r0
 80029de:	701a      	strb	r2, [r3, #0]
 80029e0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80029e4:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80029e8:	460a      	mov	r2, r1
 80029ea:	701a      	strb	r2, [r3, #0]
    if (!protocol_state.initialized || len > PROTOCOL_MAX_DATA_LEN) {
 80029ec:	4b74      	ldr	r3, [pc, #464]	@ (8002bc0 <Protocol_SendPacket+0x200>)
 80029ee:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80029f2:	f083 0301 	eor.w	r3, r3, #1
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <Protocol_SendPacket+0x40>
        return PROTOCOL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e0da      	b.n	8002bb6 <Protocol_SendPacket+0x1f6>
    }

    Protocol_Packet_t packet;
    uint8_t tx_data[PROTOCOL_MAX_DATA_LEN + 6]; // STX + CMD + LEN + DATA + CHK + ETX
    uint16_t tx_len = 0;
 8002a00:	2300      	movs	r3, #0
 8002a02:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216

    // Build packet
    packet.stx = PROTOCOL_STX;
 8002a06:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002a0e:	2202      	movs	r2, #2
 8002a10:	701a      	strb	r2, [r3, #0]
    packet.cmd = cmd;
 8002a12:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002a1a:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002a1e:	f2a2 2211 	subw	r2, r2, #529	@ 0x211
 8002a22:	7812      	ldrb	r2, [r2, #0]
 8002a24:	705a      	strb	r2, [r3, #1]
    packet.len = len;
 8002a26:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002a2e:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002a32:	f2a2 2212 	subw	r2, r2, #530	@ 0x212
 8002a36:	7812      	ldrb	r2, [r2, #0]
 8002a38:	709a      	strb	r2, [r3, #2]
    if (data && len > 0) {
 8002a3a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a3e:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d016      	beq.n	8002a76 <Protocol_SendPacket+0xb6>
 8002a48:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a4c:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d00f      	beq.n	8002a76 <Protocol_SendPacket+0xb6>
        memcpy(packet.data, data, len);
 8002a56:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a5a:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002a5e:	7819      	ldrb	r1, [r3, #0]
 8002a60:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a64:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8002a68:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002a6c:	1cd0      	adds	r0, r2, #3
 8002a6e:	460a      	mov	r2, r1
 8002a70:	6819      	ldr	r1, [r3, #0]
 8002a72:	f003 ffc9 	bl	8006a08 <memcpy>
    }
    packet.checksum = Protocol_CalculateChecksum(&packet);
 8002a76:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f000 fb40 	bl	8003100 <Protocol_CalculateChecksum>
 8002a80:	4603      	mov	r3, r0
 8002a82:	461a      	mov	r2, r3
 8002a84:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002a8c:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    packet.etx = PROTOCOL_ETX;
 8002a90:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002a98:	2203      	movs	r2, #3
 8002a9a:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104

    // Serialize packet
    tx_data[tx_len++] = packet.stx;
 8002a9e:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8002aa2:	1c5a      	adds	r2, r3, #1
 8002aa4:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002aae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002ab2:	7819      	ldrb	r1, [r3, #0]
 8002ab4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002ab8:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002abc:	5499      	strb	r1, [r3, r2]
    tx_data[tx_len++] = packet.cmd;
 8002abe:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8002ac2:	1c5a      	adds	r2, r3, #1
 8002ac4:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 8002ac8:	461a      	mov	r2, r3
 8002aca:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002ace:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002ad2:	7859      	ldrb	r1, [r3, #1]
 8002ad4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002ad8:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002adc:	5499      	strb	r1, [r3, r2]
    tx_data[tx_len++] = packet.len;
 8002ade:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8002ae2:	1c5a      	adds	r2, r3, #1
 8002ae4:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 8002ae8:	461a      	mov	r2, r3
 8002aea:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002aee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002af2:	7899      	ldrb	r1, [r3, #2]
 8002af4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002af8:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002afc:	5499      	strb	r1, [r3, r2]

    if (len > 0) {
 8002afe:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002b02:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d01a      	beq.n	8002b42 <Protocol_SendPacket+0x182>
        memcpy(&tx_data[tx_len], packet.data, len);
 8002b0c:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8002b10:	f107 0208 	add.w	r2, r7, #8
 8002b14:	18d0      	adds	r0, r2, r3
 8002b16:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002b1a:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002b1e:	781a      	ldrb	r2, [r3, #0]
 8002b20:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002b24:	3303      	adds	r3, #3
 8002b26:	4619      	mov	r1, r3
 8002b28:	f003 ff6e 	bl	8006a08 <memcpy>
        tx_len += len;
 8002b2c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002b30:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8002b3c:	4413      	add	r3, r2
 8002b3e:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
    }

    tx_data[tx_len++] = packet.checksum;
 8002b42:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8002b46:	1c5a      	adds	r2, r3, #1
 8002b48:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002b52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002b56:	f893 1103 	ldrb.w	r1, [r3, #259]	@ 0x103
 8002b5a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002b5e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002b62:	5499      	strb	r1, [r3, r2]
    tx_data[tx_len++] = packet.etx;
 8002b64:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8002b68:	1c5a      	adds	r2, r3, #1
 8002b6a:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 8002b6e:	461a      	mov	r2, r3
 8002b70:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002b74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002b78:	f893 1104 	ldrb.w	r1, [r3, #260]	@ 0x104
 8002b7c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002b80:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002b84:	5499      	strb	r1, [r3, r2]

    // Transmit
    Protocol_Status_t status = Protocol_TransmitBytes(tx_data, tx_len);
 8002b86:	f8b7 2216 	ldrh.w	r2, [r7, #534]	@ 0x216
 8002b8a:	f107 0308 	add.w	r3, r7, #8
 8002b8e:	4611      	mov	r1, r2
 8002b90:	4618      	mov	r0, r3
 8002b92:	f000 fad7 	bl	8003144 <Protocol_TransmitBytes>
 8002b96:	4603      	mov	r3, r0
 8002b98:	f887 3215 	strb.w	r3, [r7, #533]	@ 0x215
    if (status == PROTOCOL_OK) {
 8002b9c:	f897 3215 	ldrb.w	r3, [r7, #533]	@ 0x215
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d106      	bne.n	8002bb2 <Protocol_SendPacket+0x1f2>
        protocol_state.stats.packets_sent++;
 8002ba4:	4b06      	ldr	r3, [pc, #24]	@ (8002bc0 <Protocol_SendPacket+0x200>)
 8002ba6:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 8002baa:	3301      	adds	r3, #1
 8002bac:	4a04      	ldr	r2, [pc, #16]	@ (8002bc0 <Protocol_SendPacket+0x200>)
 8002bae:	f8c2 331c 	str.w	r3, [r2, #796]	@ 0x31c
    }

    return status;
 8002bb2:	f897 3215 	ldrb.w	r3, [r7, #533]	@ 0x215
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f507 7706 	add.w	r7, r7, #536	@ 0x218
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	20000434 	.word	0x20000434

08002bc4 <Protocol_ProcessByte>:

/**
 * @brief Process received UART byte
 */
Protocol_Status_t Protocol_ProcessByte(uint8_t byte)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	4603      	mov	r3, r0
 8002bcc:	71fb      	strb	r3, [r7, #7]
    if (!protocol_state.initialized) {
 8002bce:	4b6b      	ldr	r3, [pc, #428]	@ (8002d7c <Protocol_ProcessByte+0x1b8>)
 8002bd0:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8002bd4:	f083 0301 	eor.w	r3, r3, #1
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <Protocol_ProcessByte+0x1e>
        return PROTOCOL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e0c8      	b.n	8002d74 <Protocol_ProcessByte+0x1b0>
    }

    Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 8002be2:	4b66      	ldr	r3, [pc, #408]	@ (8002d7c <Protocol_ProcessByte+0x1b8>)
 8002be4:	617b      	str	r3, [r7, #20]
    uint32_t current_time = HAL_GetTick();
 8002be6:	f000 fce9 	bl	80035bc <HAL_GetTick>
 8002bea:	6138      	str	r0, [r7, #16]

    // Check for timeout
    if (buf->state != PACKET_STATE_WAIT_STX &&
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d010      	beq.n	8002c18 <Protocol_ProcessByte+0x54>
        (current_time - buf->timeout_timer) > PROTOCOL_TIMEOUT_MS) {
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002bfc:	693a      	ldr	r2, [r7, #16]
 8002bfe:	1ad3      	subs	r3, r2, r3
    if (buf->state != PACKET_STATE_WAIT_STX &&
 8002c00:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c04:	d908      	bls.n	8002c18 <Protocol_ProcessByte+0x54>
        Protocol_ResetRxBuffer();
 8002c06:	f000 fa65 	bl	80030d4 <Protocol_ResetRxBuffer>
        protocol_state.stats.timeout_errors++;
 8002c0a:	4b5c      	ldr	r3, [pc, #368]	@ (8002d7c <Protocol_ProcessByte+0x1b8>)
 8002c0c:	f8d3 3328 	ldr.w	r3, [r3, #808]	@ 0x328
 8002c10:	3301      	adds	r3, #1
 8002c12:	4a5a      	ldr	r2, [pc, #360]	@ (8002d7c <Protocol_ProcessByte+0x1b8>)
 8002c14:	f8c2 3328 	str.w	r3, [r2, #808]	@ 0x328
    }

    switch (buf->state) {
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8002c1e:	2b05      	cmp	r3, #5
 8002c20:	f200 80a1 	bhi.w	8002d66 <Protocol_ProcessByte+0x1a2>
 8002c24:	a201      	add	r2, pc, #4	@ (adr r2, 8002c2c <Protocol_ProcessByte+0x68>)
 8002c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c2a:	bf00      	nop
 8002c2c:	08002c45 	.word	0x08002c45
 8002c30:	08002c65 	.word	0x08002c65
 8002c34:	08002c75 	.word	0x08002c75
 8002c38:	08002c9d 	.word	0x08002c9d
 8002c3c:	08002cf1 	.word	0x08002cf1
 8002c40:	08002d03 	.word	0x08002d03
        case PACKET_STATE_WAIT_STX:
            if (byte == PROTOCOL_STX) {
 8002c44:	79fb      	ldrb	r3, [r7, #7]
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	f040 8090 	bne.w	8002d6c <Protocol_ProcessByte+0x1a8>
                buf->packet.stx = byte;
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	79fa      	ldrb	r2, [r7, #7]
 8002c50:	701a      	strb	r2, [r3, #0]
                buf->state = PACKET_STATE_WAIT_CMD;
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
                buf->timeout_timer = current_time;
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            }
            break;
 8002c62:	e083      	b.n	8002d6c <Protocol_ProcessByte+0x1a8>

        case PACKET_STATE_WAIT_CMD:
            buf->packet.cmd = byte;
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	79fa      	ldrb	r2, [r7, #7]
 8002c68:	705a      	strb	r2, [r3, #1]
            buf->state = PACKET_STATE_WAIT_LEN;
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	2202      	movs	r2, #2
 8002c6e:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            break;
 8002c72:	e07e      	b.n	8002d72 <Protocol_ProcessByte+0x1ae>

        case PACKET_STATE_WAIT_LEN:
            buf->packet.len = byte;
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	79fa      	ldrb	r2, [r7, #7]
 8002c78:	709a      	strb	r2, [r3, #2]
            buf->data_index = 0;
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
            if (byte > 0) {
 8002c82:	79fb      	ldrb	r3, [r7, #7]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d004      	beq.n	8002c92 <Protocol_ProcessByte+0xce>
                buf->state = PACKET_STATE_WAIT_DATA;
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	2203      	movs	r2, #3
 8002c8c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            } else {
                buf->state = PACKET_STATE_WAIT_CHK;
            }
            break;
 8002c90:	e06f      	b.n	8002d72 <Protocol_ProcessByte+0x1ae>
                buf->state = PACKET_STATE_WAIT_CHK;
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	2204      	movs	r2, #4
 8002c96:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            break;
 8002c9a:	e06a      	b.n	8002d72 <Protocol_ProcessByte+0x1ae>

        case PACKET_STATE_WAIT_DATA:
            if (buf->data_index < buf->packet.len) {
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	789b      	ldrb	r3, [r3, #2]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d218      	bcs.n	8002cdc <Protocol_ProcessByte+0x118>
                buf->packet.data[buf->data_index++] = byte;
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8002cb0:	1c5a      	adds	r2, r3, #1
 8002cb2:	b2d1      	uxtb	r1, r2
 8002cb4:	697a      	ldr	r2, [r7, #20]
 8002cb6:	f882 1106 	strb.w	r1, [r2, #262]	@ 0x106
 8002cba:	461a      	mov	r2, r3
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	79fa      	ldrb	r2, [r7, #7]
 8002cc2:	70da      	strb	r2, [r3, #3]
                if (buf->data_index >= buf->packet.len) {
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	789b      	ldrb	r3, [r3, #2]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d34e      	bcc.n	8002d70 <Protocol_ProcessByte+0x1ac>
                    buf->state = PACKET_STATE_WAIT_CHK;
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	2204      	movs	r2, #4
 8002cd6:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            } else {
                // Data overflow
                Protocol_ResetRxBuffer();
                protocol_state.stats.buffer_overruns++;
            }
            break;
 8002cda:	e049      	b.n	8002d70 <Protocol_ProcessByte+0x1ac>
                Protocol_ResetRxBuffer();
 8002cdc:	f000 f9fa 	bl	80030d4 <Protocol_ResetRxBuffer>
                protocol_state.stats.buffer_overruns++;
 8002ce0:	4b26      	ldr	r3, [pc, #152]	@ (8002d7c <Protocol_ProcessByte+0x1b8>)
 8002ce2:	f8d3 332c 	ldr.w	r3, [r3, #812]	@ 0x32c
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	4a24      	ldr	r2, [pc, #144]	@ (8002d7c <Protocol_ProcessByte+0x1b8>)
 8002cea:	f8c2 332c 	str.w	r3, [r2, #812]	@ 0x32c
            break;
 8002cee:	e03f      	b.n	8002d70 <Protocol_ProcessByte+0x1ac>

        case PACKET_STATE_WAIT_CHK:
            buf->packet.checksum = byte;
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	79fa      	ldrb	r2, [r7, #7]
 8002cf4:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
            buf->state = PACKET_STATE_WAIT_ETX;
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	2205      	movs	r2, #5
 8002cfc:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            break;
 8002d00:	e037      	b.n	8002d72 <Protocol_ProcessByte+0x1ae>

        case PACKET_STATE_WAIT_ETX:
            if (byte == PROTOCOL_ETX) {
 8002d02:	79fb      	ldrb	r3, [r7, #7]
 8002d04:	2b03      	cmp	r3, #3
 8002d06:	d12b      	bne.n	8002d60 <Protocol_ProcessByte+0x19c>
                buf->packet.etx = byte;
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	79fa      	ldrb	r2, [r7, #7]
 8002d0c:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
                buf->state = PACKET_STATE_COMPLETE;
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	2206      	movs	r2, #6
 8002d14:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105

                // Verify checksum
                uint8_t calc_checksum = Protocol_CalculateChecksum(&buf->packet);
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f000 f9f0 	bl	8003100 <Protocol_CalculateChecksum>
 8002d20:	4603      	mov	r3, r0
 8002d22:	73fb      	strb	r3, [r7, #15]
                if (calc_checksum == buf->packet.checksum) {
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8002d2a:	7bfa      	ldrb	r2, [r7, #15]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d10d      	bne.n	8002d4c <Protocol_ProcessByte+0x188>
                    buf->packet_ready = true;
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
                    protocol_state.stats.packets_received++;
 8002d38:	4b10      	ldr	r3, [pc, #64]	@ (8002d7c <Protocol_ProcessByte+0x1b8>)
 8002d3a:	f8d3 3320 	ldr.w	r3, [r3, #800]	@ 0x320
 8002d3e:	3301      	adds	r3, #1
 8002d40:	4a0e      	ldr	r2, [pc, #56]	@ (8002d7c <Protocol_ProcessByte+0x1b8>)
 8002d42:	f8c2 3320 	str.w	r3, [r2, #800]	@ 0x320
                    Protocol_HandleCompletePacket();
 8002d46:	f000 fa21 	bl	800318c <Protocol_HandleCompletePacket>
                }
            } else {
                // Invalid ETX
                Protocol_ResetRxBuffer();
            }
            break;
 8002d4a:	e012      	b.n	8002d72 <Protocol_ProcessByte+0x1ae>
                    protocol_state.stats.checksum_errors++;
 8002d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d7c <Protocol_ProcessByte+0x1b8>)
 8002d4e:	f8d3 3324 	ldr.w	r3, [r3, #804]	@ 0x324
 8002d52:	3301      	adds	r3, #1
 8002d54:	4a09      	ldr	r2, [pc, #36]	@ (8002d7c <Protocol_ProcessByte+0x1b8>)
 8002d56:	f8c2 3324 	str.w	r3, [r2, #804]	@ 0x324
                    Protocol_ResetRxBuffer();
 8002d5a:	f000 f9bb 	bl	80030d4 <Protocol_ResetRxBuffer>
            break;
 8002d5e:	e008      	b.n	8002d72 <Protocol_ProcessByte+0x1ae>
                Protocol_ResetRxBuffer();
 8002d60:	f000 f9b8 	bl	80030d4 <Protocol_ResetRxBuffer>
            break;
 8002d64:	e005      	b.n	8002d72 <Protocol_ProcessByte+0x1ae>

        default:
            Protocol_ResetRxBuffer();
 8002d66:	f000 f9b5 	bl	80030d4 <Protocol_ResetRxBuffer>
            break;
 8002d6a:	e002      	b.n	8002d72 <Protocol_ProcessByte+0x1ae>
            break;
 8002d6c:	bf00      	nop
 8002d6e:	e000      	b.n	8002d72 <Protocol_ProcessByte+0x1ae>
            break;
 8002d70:	bf00      	nop
    }

    return PROTOCOL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3718      	adds	r7, #24
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	20000434 	.word	0x20000434

08002d80 <Protocol_RegisterCallback>:

/**
 * @brief Register callback for received packets
 */
Protocol_Status_t Protocol_RegisterCallback(Protocol_Callback_t callback)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
    if (!protocol_state.initialized) {
 8002d88:	4b09      	ldr	r3, [pc, #36]	@ (8002db0 <Protocol_RegisterCallback+0x30>)
 8002d8a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8002d8e:	f083 0301 	eor.w	r3, r3, #1
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <Protocol_RegisterCallback+0x1c>
        return PROTOCOL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e004      	b.n	8002da6 <Protocol_RegisterCallback+0x26>
    }

    protocol_state.callback = callback;
 8002d9c:	4a04      	ldr	r2, [pc, #16]	@ (8002db0 <Protocol_RegisterCallback+0x30>)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f8c2 3318 	str.w	r3, [r2, #792]	@ 0x318
    return PROTOCOL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bc80      	pop	{r7}
 8002dae:	4770      	bx	lr
 8002db0:	20000434 	.word	0x20000434

08002db4 <Protocol_SendAck>:

/**
 * @brief Send acknowledgment packet
 */
Protocol_Status_t Protocol_SendAck(Protocol_Command_t original_cmd, uint8_t status)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	4603      	mov	r3, r0
 8002dbc:	460a      	mov	r2, r1
 8002dbe:	71fb      	strb	r3, [r7, #7]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	71bb      	strb	r3, [r7, #6]
    uint8_t ack_data[2] = {original_cmd, status};
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	733b      	strb	r3, [r7, #12]
 8002dc8:	79bb      	ldrb	r3, [r7, #6]
 8002dca:	737b      	strb	r3, [r7, #13]
    return Protocol_SendPacket(CMD_ACK, ack_data, sizeof(ack_data));
 8002dcc:	f107 030c 	add.w	r3, r7, #12
 8002dd0:	2202      	movs	r2, #2
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	2008      	movs	r0, #8
 8002dd6:	f7ff fdf3 	bl	80029c0 <Protocol_SendPacket>
 8002dda:	4603      	mov	r3, r0
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <Protocol_SendError>:

/**
 * @brief Send error packet
 */
Protocol_Status_t Protocol_SendError(uint8_t error_code, uint8_t* error_data, uint8_t error_len)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b0c2      	sub	sp, #264	@ 0x108
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002dee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002df2:	6019      	str	r1, [r3, #0]
 8002df4:	4611      	mov	r1, r2
 8002df6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002dfa:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 8002dfe:	4602      	mov	r2, r0
 8002e00:	701a      	strb	r2, [r3, #0]
 8002e02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e06:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8002e0a:	460a      	mov	r2, r1
 8002e0c:	701a      	strb	r2, [r3, #0]
    uint8_t err_packet[256];
    err_packet[0] = error_code;
 8002e0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e12:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002e16:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8002e1a:	f2a2 1201 	subw	r2, r2, #257	@ 0x101
 8002e1e:	7812      	ldrb	r2, [r2, #0]
 8002e20:	701a      	strb	r2, [r3, #0]

    if (error_data && error_len > 0 && error_len < 255) {
 8002e22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d029      	beq.n	8002e84 <Protocol_SendError+0xa0>
 8002e30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e34:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d022      	beq.n	8002e84 <Protocol_SendError+0xa0>
 8002e3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e42:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	2bff      	cmp	r3, #255	@ 0xff
 8002e4a:	d01b      	beq.n	8002e84 <Protocol_SendError+0xa0>
        memcpy(&err_packet[1], error_data, error_len);
 8002e4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e50:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8002e54:	7819      	ldrb	r1, [r3, #0]
 8002e56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002e5e:	f107 0208 	add.w	r2, r7, #8
 8002e62:	1c50      	adds	r0, r2, #1
 8002e64:	460a      	mov	r2, r1
 8002e66:	6819      	ldr	r1, [r3, #0]
 8002e68:	f003 fdce 	bl	8006a08 <memcpy>
        error_len += 1;
 8002e6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e70:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8002e74:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8002e78:	f5a2 7281 	sub.w	r2, r2, #258	@ 0x102
 8002e7c:	7812      	ldrb	r2, [r2, #0]
 8002e7e:	3201      	adds	r2, #1
 8002e80:	701a      	strb	r2, [r3, #0]
 8002e82:	e005      	b.n	8002e90 <Protocol_SendError+0xac>
    } else {
        error_len = 1;
 8002e84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e88:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	701a      	strb	r2, [r3, #0]
    }

    return Protocol_SendPacket(CMD_ERROR, err_packet, error_len);
 8002e90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e94:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8002e98:	781a      	ldrb	r2, [r3, #0]
 8002e9a:	f107 0308 	add.w	r3, r7, #8
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	20ff      	movs	r0, #255	@ 0xff
 8002ea2:	f7ff fd8d 	bl	80029c0 <Protocol_SendPacket>
 8002ea6:	4603      	mov	r3, r0
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
	...

08002eb4 <Protocol_SendHeartbeat>:

/**
 * @brief Send heartbeat packet
 */
Protocol_Status_t Protocol_SendHeartbeat(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
    uint32_t uptime = HAL_GetTick() / 1000; // Convert to seconds
 8002eba:	f000 fb7f 	bl	80035bc <HAL_GetTick>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	4a07      	ldr	r2, [pc, #28]	@ (8002ee0 <Protocol_SendHeartbeat+0x2c>)
 8002ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec6:	099b      	lsrs	r3, r3, #6
 8002ec8:	607b      	str	r3, [r7, #4]
    return Protocol_SendPacket(CMD_HEARTBEAT, (uint8_t*)&uptime, sizeof(uptime));
 8002eca:	1d3b      	adds	r3, r7, #4
 8002ecc:	2204      	movs	r2, #4
 8002ece:	4619      	mov	r1, r3
 8002ed0:	2007      	movs	r0, #7
 8002ed2:	f7ff fd75 	bl	80029c0 <Protocol_SendPacket>
 8002ed6:	4603      	mov	r3, r0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3708      	adds	r7, #8
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	10624dd3 	.word	0x10624dd3

08002ee4 <Protocol_Task>:

/**
 * @brief Process protocol timeouts and maintenance
 */
void Protocol_Task(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
    if (!protocol_state.initialized) {
 8002eea:	4b1b      	ldr	r3, [pc, #108]	@ (8002f58 <Protocol_Task+0x74>)
 8002eec:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8002ef0:	f083 0301 	eor.w	r3, r3, #1
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d12a      	bne.n	8002f50 <Protocol_Task+0x6c>
        return;
    }

    uint32_t current_time = HAL_GetTick();
 8002efa:	f000 fb5f 	bl	80035bc <HAL_GetTick>
 8002efe:	6078      	str	r0, [r7, #4]

    // Send periodic heartbeat
    if ((current_time - protocol_state.last_heartbeat) >= PROTOCOL_HEARTBEAT_INTERVAL_MS) {
 8002f00:	4b15      	ldr	r3, [pc, #84]	@ (8002f58 <Protocol_Task+0x74>)
 8002f02:	f8d3 3330 	ldr.w	r3, [r3, #816]	@ 0x330
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d905      	bls.n	8002f1e <Protocol_Task+0x3a>
        Protocol_SendHeartbeat();
 8002f12:	f7ff ffcf 	bl	8002eb4 <Protocol_SendHeartbeat>
        protocol_state.last_heartbeat = current_time;
 8002f16:	4a10      	ldr	r2, [pc, #64]	@ (8002f58 <Protocol_Task+0x74>)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f8c2 3330 	str.w	r3, [r2, #816]	@ 0x330
    }

    // Check for RX timeout
    Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 8002f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f58 <Protocol_Task+0x74>)
 8002f20:	603b      	str	r3, [r7, #0]
    if (buf->state != PACKET_STATE_WAIT_STX &&
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d012      	beq.n	8002f52 <Protocol_Task+0x6e>
        (current_time - buf->timeout_timer) > PROTOCOL_TIMEOUT_MS) {
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	1ad3      	subs	r3, r2, r3
    if (buf->state != PACKET_STATE_WAIT_STX &&
 8002f36:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f3a:	d90a      	bls.n	8002f52 <Protocol_Task+0x6e>
        Protocol_ResetRxBuffer();
 8002f3c:	f000 f8ca 	bl	80030d4 <Protocol_ResetRxBuffer>
        protocol_state.stats.timeout_errors++;
 8002f40:	4b05      	ldr	r3, [pc, #20]	@ (8002f58 <Protocol_Task+0x74>)
 8002f42:	f8d3 3328 	ldr.w	r3, [r3, #808]	@ 0x328
 8002f46:	3301      	adds	r3, #1
 8002f48:	4a03      	ldr	r2, [pc, #12]	@ (8002f58 <Protocol_Task+0x74>)
 8002f4a:	f8c2 3328 	str.w	r3, [r2, #808]	@ 0x328
 8002f4e:	e000      	b.n	8002f52 <Protocol_Task+0x6e>
        return;
 8002f50:	bf00      	nop
    }
}
 8002f52:	3708      	adds	r7, #8
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	20000434 	.word	0x20000434

08002f5c <Protocol_SendGameState>:

/**
 * @brief Send current game state
 */
Protocol_Status_t Protocol_SendGameState(const Game_State_Data_t* game_state)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
    if (!game_state) {
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <Protocol_SendGameState+0x12>
        return PROTOCOL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e005      	b.n	8002f7a <Protocol_SendGameState+0x1e>
    }

    return Protocol_SendPacket(CMD_BOARD_STATE, (uint8_t*)game_state, sizeof(Game_State_Data_t));
 8002f6e:	2248      	movs	r2, #72	@ 0x48
 8002f70:	6879      	ldr	r1, [r7, #4]
 8002f72:	2001      	movs	r0, #1
 8002f74:	f7ff fd24 	bl	80029c0 <Protocol_SendPacket>
 8002f78:	4603      	mov	r3, r0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <Protocol_SendKeyEvent>:

/**
 * @brief Send key event
 */
Protocol_Status_t Protocol_SendKeyEvent(uint8_t row, uint8_t col, uint8_t state, uint8_t logical_key)
{
 8002f82:	b590      	push	{r4, r7, lr}
 8002f84:	b085      	sub	sp, #20
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	4604      	mov	r4, r0
 8002f8a:	4608      	mov	r0, r1
 8002f8c:	4611      	mov	r1, r2
 8002f8e:	461a      	mov	r2, r3
 8002f90:	4623      	mov	r3, r4
 8002f92:	71fb      	strb	r3, [r7, #7]
 8002f94:	4603      	mov	r3, r0
 8002f96:	71bb      	strb	r3, [r7, #6]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	717b      	strb	r3, [r7, #5]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	713b      	strb	r3, [r7, #4]
    Key_Event_Data_t key_event = {
 8002fa0:	79fb      	ldrb	r3, [r7, #7]
 8002fa2:	723b      	strb	r3, [r7, #8]
 8002fa4:	79bb      	ldrb	r3, [r7, #6]
 8002fa6:	727b      	strb	r3, [r7, #9]
 8002fa8:	797b      	ldrb	r3, [r7, #5]
 8002faa:	72bb      	strb	r3, [r7, #10]
 8002fac:	793b      	ldrb	r3, [r7, #4]
 8002fae:	72fb      	strb	r3, [r7, #11]
        .row = row,
        .col = col,
        .state = state,
        .logical_key = logical_key,
        .timestamp = HAL_GetTick()
 8002fb0:	f000 fb04 	bl	80035bc <HAL_GetTick>
 8002fb4:	4603      	mov	r3, r0
    Key_Event_Data_t key_event = {
 8002fb6:	60fb      	str	r3, [r7, #12]
    };

    return Protocol_SendPacket(CMD_KEY_EVENT, (uint8_t*)&key_event, sizeof(Key_Event_Data_t));
 8002fb8:	f107 0308 	add.w	r3, r7, #8
 8002fbc:	2208      	movs	r2, #8
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	200a      	movs	r0, #10
 8002fc2:	f7ff fcfd 	bl	80029c0 <Protocol_SendPacket>
 8002fc6:	4603      	mov	r3, r0
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3714      	adds	r7, #20
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd90      	pop	{r4, r7, pc}

08002fd0 <Protocol_SendSystemInfo>:

/**
 * @brief Send system information
 */
Protocol_Status_t Protocol_SendSystemInfo(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b086      	sub	sp, #24
 8002fd4:	af00      	add	r7, sp, #0
    System_Info_Data_t sys_info = {
        .uptime = HAL_GetTick() / 1000,
 8002fd6:	f000 faf1 	bl	80035bc <HAL_GetTick>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	4a0e      	ldr	r2, [pc, #56]	@ (8003018 <Protocol_SendSystemInfo+0x48>)
 8002fde:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe2:	099b      	lsrs	r3, r3, #6
    System_Info_Data_t sys_info = {
 8002fe4:	607b      	str	r3, [r7, #4]
 8002fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800301c <Protocol_SendSystemInfo+0x4c>)
 8002fe8:	60bb      	str	r3, [r7, #8]
        .firmware_version = {FIRMWARE_VERSION_MAJOR, FIRMWARE_VERSION_MINOR,
                           FIRMWARE_VERSION_PATCH, FIRMWARE_VERSION_BUILD},
        .free_memory = Protocol_GetFreeMemory(),
 8002fea:	f000 f8e9 	bl	80031c0 <Protocol_GetFreeMemory>
 8002fee:	4603      	mov	r3, r0
    System_Info_Data_t sys_info = {
 8002ff0:	60fb      	str	r3, [r7, #12]
        .cpu_usage = Protocol_GetCpuUsage(),
 8002ff2:	f000 f8ed 	bl	80031d0 <Protocol_GetCpuUsage>
 8002ff6:	4603      	mov	r3, r0
    System_Info_Data_t sys_info = {
 8002ff8:	743b      	strb	r3, [r7, #16]
 8002ffa:	23c8      	movs	r3, #200	@ 0xc8
 8002ffc:	827b      	strh	r3, [r7, #18]
 8002ffe:	231e      	movs	r3, #30
 8003000:	82bb      	strh	r3, [r7, #20]
        .keypad_scans = 200, // Approximate scans per second
        .led_updates = 30    // Approximate updates per second
    };

    return Protocol_SendPacket(CMD_SYSTEM_INFO, (uint8_t*)&sys_info, sizeof(System_Info_Data_t));
 8003002:	1d3b      	adds	r3, r7, #4
 8003004:	2214      	movs	r2, #20
 8003006:	4619      	mov	r1, r3
 8003008:	2005      	movs	r0, #5
 800300a:	f7ff fcd9 	bl	80029c0 <Protocol_SendPacket>
 800300e:	4603      	mov	r3, r0
}
 8003010:	4618      	mov	r0, r3
 8003012:	3718      	adds	r7, #24
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	10624dd3 	.word	0x10624dd3
 800301c:	01000001 	.word	0x01000001

08003020 <Protocol_SendDebugMessage>:

/**
 * @brief Send debug message
 */
Protocol_Status_t Protocol_SendDebugMessage(const char* message)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
    if (!message) {
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <Protocol_SendDebugMessage+0x12>
        return PROTOCOL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e00b      	b.n	800304a <Protocol_SendDebugMessage+0x2a>
    }

    uint8_t len = strlen(message);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f7fd f88a 	bl	800014c <strlen>
 8003038:	4603      	mov	r3, r0
 800303a:	73fb      	strb	r3, [r7, #15]
    if (len > PROTOCOL_MAX_DATA_LEN) {
        len = PROTOCOL_MAX_DATA_LEN;
    }

    return Protocol_SendPacket(CMD_DEBUG_INFO, (uint8_t*)message, len);
 800303c:	7bfb      	ldrb	r3, [r7, #15]
 800303e:	461a      	mov	r2, r3
 8003040:	6879      	ldr	r1, [r7, #4]
 8003042:	2009      	movs	r0, #9
 8003044:	f7ff fcbc 	bl	80029c0 <Protocol_SendPacket>
 8003048:	4603      	mov	r3, r0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <Protocol_SendScoreUpdate>:
/**
 * @brief Send score update
 */
Protocol_Status_t Protocol_SendScoreUpdate(uint8_t black_score, uint8_t white_score,
                                          uint16_t total_score, uint8_t game_result)
{
 8003052:	b590      	push	{r4, r7, lr}
 8003054:	b085      	sub	sp, #20
 8003056:	af00      	add	r7, sp, #0
 8003058:	4604      	mov	r4, r0
 800305a:	4608      	mov	r0, r1
 800305c:	4611      	mov	r1, r2
 800305e:	461a      	mov	r2, r3
 8003060:	4623      	mov	r3, r4
 8003062:	71fb      	strb	r3, [r7, #7]
 8003064:	4603      	mov	r3, r0
 8003066:	71bb      	strb	r3, [r7, #6]
 8003068:	460b      	mov	r3, r1
 800306a:	80bb      	strh	r3, [r7, #4]
 800306c:	4613      	mov	r3, r2
 800306e:	70fb      	strb	r3, [r7, #3]
    Score_Update_Data_t score_data = {
 8003070:	79fb      	ldrb	r3, [r7, #7]
 8003072:	723b      	strb	r3, [r7, #8]
 8003074:	79bb      	ldrb	r3, [r7, #6]
 8003076:	727b      	strb	r3, [r7, #9]
 8003078:	88bb      	ldrh	r3, [r7, #4]
 800307a:	817b      	strh	r3, [r7, #10]
 800307c:	78fb      	ldrb	r3, [r7, #3]
 800307e:	733b      	strb	r3, [r7, #12]
        .white_score = white_score,
        .total_score = total_score,
        .game_result = game_result
    };

    return Protocol_SendPacket(CMD_SCORE_UPDATE, (uint8_t*)&score_data, sizeof(Score_Update_Data_t));
 8003080:	f107 0308 	add.w	r3, r7, #8
 8003084:	2206      	movs	r2, #6
 8003086:	4619      	mov	r1, r3
 8003088:	200e      	movs	r0, #14
 800308a:	f7ff fc99 	bl	80029c0 <Protocol_SendPacket>
 800308e:	4603      	mov	r3, r0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3714      	adds	r7, #20
 8003094:	46bd      	mov	sp, r7
 8003096:	bd90      	pop	{r4, r7, pc}

08003098 <Protocol_UART_RxCallback>:

/**
 * @brief UART RX interrupt callback
 */
void Protocol_UART_RxCallback(UART_HandleTypeDef *huart)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
    if (huart == &huart1) {
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4a09      	ldr	r2, [pc, #36]	@ (80030c8 <Protocol_UART_RxCallback+0x30>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d10a      	bne.n	80030be <Protocol_UART_RxCallback+0x26>
        // Process the received byte
        Protocol_ProcessByte(protocol_state.rx_byte);
 80030a8:	4b08      	ldr	r3, [pc, #32]	@ (80030cc <Protocol_UART_RxCallback+0x34>)
 80030aa:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff fd88 	bl	8002bc4 <Protocol_ProcessByte>

        // Restart reception for next byte
        HAL_UART_Receive_IT(&huart1, &protocol_state.rx_byte, 1);
 80030b4:	2201      	movs	r2, #1
 80030b6:	4906      	ldr	r1, [pc, #24]	@ (80030d0 <Protocol_UART_RxCallback+0x38>)
 80030b8:	4803      	ldr	r0, [pc, #12]	@ (80030c8 <Protocol_UART_RxCallback+0x30>)
 80030ba:	f002 feac 	bl	8005e16 <HAL_UART_Receive_IT>
    }
}
 80030be:	bf00      	nop
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	200002f8 	.word	0x200002f8
 80030cc:	20000434 	.word	0x20000434
 80030d0:	20000769 	.word	0x20000769

080030d4 <Protocol_ResetRxBuffer>:

/**
 * @brief Reset reception buffer
 */
static void Protocol_ResetRxBuffer(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
    Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 80030da:	4b08      	ldr	r3, [pc, #32]	@ (80030fc <Protocol_ResetRxBuffer+0x28>)
 80030dc:	607b      	str	r3, [r7, #4]
    memset(buf, 0, sizeof(Packet_Buffer_t));
 80030de:	f44f 7288 	mov.w	r2, #272	@ 0x110
 80030e2:	2100      	movs	r1, #0
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f003 fc5b 	bl	80069a0 <memset>
    buf->state = PACKET_STATE_WAIT_STX;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
}
 80030f2:	bf00      	nop
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	20000434 	.word	0x20000434

08003100 <Protocol_CalculateChecksum>:

/**
 * @brief Calculate packet checksum
 */
static uint8_t Protocol_CalculateChecksum(const Protocol_Packet_t* packet)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
    uint8_t checksum = packet->cmd ^ packet->len;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	785a      	ldrb	r2, [r3, #1]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	789b      	ldrb	r3, [r3, #2]
 8003110:	4053      	eors	r3, r2
 8003112:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < packet->len; i++) {
 8003114:	2300      	movs	r3, #0
 8003116:	73bb      	strb	r3, [r7, #14]
 8003118:	e009      	b.n	800312e <Protocol_CalculateChecksum+0x2e>
        checksum ^= packet->data[i];
 800311a:	7bbb      	ldrb	r3, [r7, #14]
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	4413      	add	r3, r2
 8003120:	78da      	ldrb	r2, [r3, #3]
 8003122:	7bfb      	ldrb	r3, [r7, #15]
 8003124:	4053      	eors	r3, r2
 8003126:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < packet->len; i++) {
 8003128:	7bbb      	ldrb	r3, [r7, #14]
 800312a:	3301      	adds	r3, #1
 800312c:	73bb      	strb	r3, [r7, #14]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	789b      	ldrb	r3, [r3, #2]
 8003132:	7bba      	ldrb	r2, [r7, #14]
 8003134:	429a      	cmp	r2, r3
 8003136:	d3f0      	bcc.n	800311a <Protocol_CalculateChecksum+0x1a>
    }

    return checksum;
 8003138:	7bfb      	ldrb	r3, [r7, #15]
}
 800313a:	4618      	mov	r0, r3
 800313c:	3714      	adds	r7, #20
 800313e:	46bd      	mov	sp, r7
 8003140:	bc80      	pop	{r7}
 8003142:	4770      	bx	lr

08003144 <Protocol_TransmitBytes>:

/**
 * @brief Transmit bytes over UART
 */
static Protocol_Status_t Protocol_TransmitBytes(uint8_t* data, uint16_t len)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	460b      	mov	r3, r1
 800314e:	807b      	strh	r3, [r7, #2]
    if (!data || len == 0) {
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d002      	beq.n	800315c <Protocol_TransmitBytes+0x18>
 8003156:	887b      	ldrh	r3, [r7, #2]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <Protocol_TransmitBytes+0x1c>
        return PROTOCOL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e00e      	b.n	800317e <Protocol_TransmitBytes+0x3a>
    }

    // Use blocking transmission for simplicity
    // In production, consider using DMA or interrupt-driven TX
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, data, len, 1000);
 8003160:	887a      	ldrh	r2, [r7, #2]
 8003162:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003166:	6879      	ldr	r1, [r7, #4]
 8003168:	4807      	ldr	r0, [pc, #28]	@ (8003188 <Protocol_TransmitBytes+0x44>)
 800316a:	f002 fdc9 	bl	8005d00 <HAL_UART_Transmit>
 800316e:	4603      	mov	r3, r0
 8003170:	73fb      	strb	r3, [r7, #15]

    return (status == HAL_OK) ? PROTOCOL_OK : PROTOCOL_ERROR;
 8003172:	7bfb      	ldrb	r3, [r7, #15]
 8003174:	2b00      	cmp	r3, #0
 8003176:	bf14      	ite	ne
 8003178:	2301      	movne	r3, #1
 800317a:	2300      	moveq	r3, #0
 800317c:	b2db      	uxtb	r3, r3
}
 800317e:	4618      	mov	r0, r3
 8003180:	3710      	adds	r7, #16
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	200002f8 	.word	0x200002f8

0800318c <Protocol_HandleCompletePacket>:

/**
 * @brief Handle complete packet reception
 */
static void Protocol_HandleCompletePacket(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
    if (protocol_state.callback) {
 8003192:	4b0a      	ldr	r3, [pc, #40]	@ (80031bc <Protocol_HandleCompletePacket+0x30>)
 8003194:	f8d3 3318 	ldr.w	r3, [r3, #792]	@ 0x318
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00b      	beq.n	80031b4 <Protocol_HandleCompletePacket+0x28>
        Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 800319c:	4b07      	ldr	r3, [pc, #28]	@ (80031bc <Protocol_HandleCompletePacket+0x30>)
 800319e:	607b      	str	r3, [r7, #4]
        protocol_state.callback((Protocol_Command_t)buf->packet.cmd,
 80031a0:	4b06      	ldr	r3, [pc, #24]	@ (80031bc <Protocol_HandleCompletePacket+0x30>)
 80031a2:	f8d3 3318 	ldr.w	r3, [r3, #792]	@ 0x318
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	7850      	ldrb	r0, [r2, #1]
                              buf->packet.data,
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	1cd1      	adds	r1, r2, #3
        protocol_state.callback((Protocol_Command_t)buf->packet.cmd,
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	7892      	ldrb	r2, [r2, #2]
 80031b2:	4798      	blx	r3
                              buf->packet.len);
    }
}
 80031b4:	bf00      	nop
 80031b6:	3708      	adds	r7, #8
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	20000434 	.word	0x20000434

080031c0 <Protocol_GetFreeMemory>:

/**
 * @brief Get approximate free memory (placeholder)
 */
static uint32_t Protocol_GetFreeMemory(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0
    // Simplified memory estimation
    // In production, implement proper heap monitoring
    return 1024; // Placeholder value
 80031c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bc80      	pop	{r7}
 80031ce:	4770      	bx	lr

080031d0 <Protocol_GetCpuUsage>:

/**
 * @brief Get approximate CPU usage (placeholder)
 */
static uint8_t Protocol_GetCpuUsage(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
    // Simplified CPU usage estimation
    // In production, implement proper CPU load monitoring
    return 25; // Placeholder value (25%)
 80031d4:	2319      	movs	r3, #25
 80031d6:	4618      	mov	r0, r3
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr
	...

080031e0 <WS2812B_Init>:

/**
 * @brief Initialize WS2812B driver
 */
WS2812B_Status_t WS2812B_Init(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
    /* Check if TIM2 and DMA are properly configured */
    if (htim2.Instance != TIM2) {
 80031e6:	4b18      	ldr	r3, [pc, #96]	@ (8003248 <WS2812B_Init+0x68>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031ee:	d001      	beq.n	80031f4 <WS2812B_Init+0x14>
        return WS2812B_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e024      	b.n	800323e <WS2812B_Init+0x5e>
    }

    /* Clear all buffers */
    memset(pwm_buffer, 0, sizeof(pwm_buffer));
 80031f4:	f44f 6245 	mov.w	r2, #3152	@ 0xc50
 80031f8:	2100      	movs	r1, #0
 80031fa:	4814      	ldr	r0, [pc, #80]	@ (800324c <WS2812B_Init+0x6c>)
 80031fc:	f003 fbd0 	bl	80069a0 <memset>
    memset(led_buffer, 0, sizeof(led_buffer));
 8003200:	22c0      	movs	r2, #192	@ 0xc0
 8003202:	2100      	movs	r1, #0
 8003204:	4812      	ldr	r0, [pc, #72]	@ (8003250 <WS2812B_Init+0x70>)
 8003206:	f003 fbcb 	bl	80069a0 <memset>

    /* Initialize reset pulse at the end of buffer */
    for (uint16_t i = WS2812B_LED_COUNT * WS2812B_BITS_PER_LED; i < WS2812B_BUFFER_SIZE; i++) {
 800320a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800320e:	80fb      	strh	r3, [r7, #6]
 8003210:	e007      	b.n	8003222 <WS2812B_Init+0x42>
        pwm_buffer[i] = WS2812B_RESET_VAL;
 8003212:	88fb      	ldrh	r3, [r7, #6]
 8003214:	4a0d      	ldr	r2, [pc, #52]	@ (800324c <WS2812B_Init+0x6c>)
 8003216:	2100      	movs	r1, #0
 8003218:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint16_t i = WS2812B_LED_COUNT * WS2812B_BITS_PER_LED; i < WS2812B_BUFFER_SIZE; i++) {
 800321c:	88fb      	ldrh	r3, [r7, #6]
 800321e:	3301      	adds	r3, #1
 8003220:	80fb      	strh	r3, [r7, #6]
 8003222:	88fb      	ldrh	r3, [r7, #6]
 8003224:	f5b3 6fc5 	cmp.w	r3, #1576	@ 0x628
 8003228:	d3f3      	bcc.n	8003212 <WS2812B_Init+0x32>
    }

    /* Set driver state */
    ws2812b_state.brightness = WS2812B_DEFAULT_BRIGHTNESS;
 800322a:	4b0a      	ldr	r3, [pc, #40]	@ (8003254 <WS2812B_Init+0x74>)
 800322c:	22ff      	movs	r2, #255	@ 0xff
 800322e:	701a      	strb	r2, [r3, #0]
    ws2812b_state.is_busy = 0;
 8003230:	4b08      	ldr	r3, [pc, #32]	@ (8003254 <WS2812B_Init+0x74>)
 8003232:	2200      	movs	r2, #0
 8003234:	705a      	strb	r2, [r3, #1]
    ws2812b_state.initialized = 1;
 8003236:	4b07      	ldr	r3, [pc, #28]	@ (8003254 <WS2812B_Init+0x74>)
 8003238:	2201      	movs	r2, #1
 800323a:	709a      	strb	r2, [r3, #2]

    /* PWM will be started together with DMA in WS2812B_Update() */
    /* Don't start PWM here to avoid HAL_TIM_PWM_Start_DMA() failure */
    /* This allows proper coordination between PWM and DMA lifecycle */

    return WS2812B_OK;
 800323c:	2300      	movs	r3, #0
}
 800323e:	4618      	mov	r0, r3
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	2000026c 	.word	0x2000026c
 800324c:	2000076c 	.word	0x2000076c
 8003250:	200013bc 	.word	0x200013bc
 8003254:	20000028 	.word	0x20000028

08003258 <WS2812B_SetPixel>:

/**
 * @brief Set color of specific LED at row,col position
 */
WS2812B_Status_t WS2812B_SetPixel(uint8_t row, uint8_t col, RGB_Color_t color)
{
 8003258:	b480      	push	{r7}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	4603      	mov	r3, r0
 8003260:	603a      	str	r2, [r7, #0]
 8003262:	71fb      	strb	r3, [r7, #7]
 8003264:	460b      	mov	r3, r1
 8003266:	71bb      	strb	r3, [r7, #6]
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 8003268:	4b12      	ldr	r3, [pc, #72]	@ (80032b4 <WS2812B_SetPixel+0x5c>)
 800326a:	789b      	ldrb	r3, [r3, #2]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d101      	bne.n	8003274 <WS2812B_SetPixel+0x1c>
        return WS2812B_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e01a      	b.n	80032aa <WS2812B_SetPixel+0x52>
    }

    /* Validate coordinates */
    if (!WS2812B_IS_VALID_COORD(row, col)) {
 8003274:	79fb      	ldrb	r3, [r7, #7]
 8003276:	2b07      	cmp	r3, #7
 8003278:	d802      	bhi.n	8003280 <WS2812B_SetPixel+0x28>
 800327a:	79bb      	ldrb	r3, [r7, #6]
 800327c:	2b07      	cmp	r3, #7
 800327e:	d901      	bls.n	8003284 <WS2812B_SetPixel+0x2c>
        return WS2812B_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e012      	b.n	80032aa <WS2812B_SetPixel+0x52>
    }

    /* Convert to linear index */
    uint8_t index = WS2812B_GET_LED_INDEX(row, col);
 8003284:	79fb      	ldrb	r3, [r7, #7]
 8003286:	00db      	lsls	r3, r3, #3
 8003288:	b2da      	uxtb	r2, r3
 800328a:	79bb      	ldrb	r3, [r7, #6]
 800328c:	4413      	add	r3, r2
 800328e:	73fb      	strb	r3, [r7, #15]

    /* Set color in buffer */
    led_buffer[index] = color;
 8003290:	7bfa      	ldrb	r2, [r7, #15]
 8003292:	4909      	ldr	r1, [pc, #36]	@ (80032b8 <WS2812B_SetPixel+0x60>)
 8003294:	4613      	mov	r3, r2
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	4413      	add	r3, r2
 800329a:	440b      	add	r3, r1
 800329c:	461a      	mov	r2, r3
 800329e:	463b      	mov	r3, r7
 80032a0:	8819      	ldrh	r1, [r3, #0]
 80032a2:	789b      	ldrb	r3, [r3, #2]
 80032a4:	8011      	strh	r1, [r2, #0]
 80032a6:	7093      	strb	r3, [r2, #2]

    return WS2812B_OK;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3714      	adds	r7, #20
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr
 80032b4:	20000028 	.word	0x20000028
 80032b8:	200013bc 	.word	0x200013bc

080032bc <WS2812B_Clear>:

/**
 * @brief Clear all LEDs
 */
WS2812B_Status_t WS2812B_Clear(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 80032c0:	4b06      	ldr	r3, [pc, #24]	@ (80032dc <WS2812B_Clear+0x20>)
 80032c2:	789b      	ldrb	r3, [r3, #2]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d101      	bne.n	80032cc <WS2812B_Clear+0x10>
        return WS2812B_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e005      	b.n	80032d8 <WS2812B_Clear+0x1c>
    }

    /* Clear LED buffer */
    memset(led_buffer, 0, sizeof(led_buffer));
 80032cc:	22c0      	movs	r2, #192	@ 0xc0
 80032ce:	2100      	movs	r1, #0
 80032d0:	4803      	ldr	r0, [pc, #12]	@ (80032e0 <WS2812B_Clear+0x24>)
 80032d2:	f003 fb65 	bl	80069a0 <memset>

    return WS2812B_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	20000028 	.word	0x20000028
 80032e0:	200013bc 	.word	0x200013bc

080032e4 <WS2812B_Update>:

/**
 * @brief Update LED matrix display
 */
WS2812B_Status_t WS2812B_Update(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	af00      	add	r7, sp, #0
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 80032e8:	4b11      	ldr	r3, [pc, #68]	@ (8003330 <WS2812B_Update+0x4c>)
 80032ea:	789b      	ldrb	r3, [r3, #2]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d101      	bne.n	80032f4 <WS2812B_Update+0x10>
        return WS2812B_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e01a      	b.n	800332a <WS2812B_Update+0x46>
    }

    /* Check if DMA is busy */
    if (ws2812b_state.is_busy) {
 80032f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003330 <WS2812B_Update+0x4c>)
 80032f6:	785b      	ldrb	r3, [r3, #1]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <WS2812B_Update+0x1c>
        return WS2812B_BUSY;
 80032fc:	2302      	movs	r3, #2
 80032fe:	e014      	b.n	800332a <WS2812B_Update+0x46>
    }

    /* Convert RGB values to PWM data */
    WS2812B_Convert_RGB_to_PWM();
 8003300:	f000 f860 	bl	80033c4 <WS2812B_Convert_RGB_to_PWM>

    /* Set busy flag */
    ws2812b_state.is_busy = 1;
 8003304:	4b0a      	ldr	r3, [pc, #40]	@ (8003330 <WS2812B_Update+0x4c>)
 8003306:	2201      	movs	r2, #1
 8003308:	705a      	strb	r2, [r3, #1]

    DEBUG_INFO("[LED] DMA Start, size=%d\r\n", WS2812B_BUFFER_SIZE);

    /* Start DMA transfer */
    if (HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*)pwm_buffer, WS2812B_BUFFER_SIZE) != HAL_OK) {
 800330a:	f44f 63c5 	mov.w	r3, #1576	@ 0x628
 800330e:	4a09      	ldr	r2, [pc, #36]	@ (8003334 <WS2812B_Update+0x50>)
 8003310:	2100      	movs	r1, #0
 8003312:	4809      	ldr	r0, [pc, #36]	@ (8003338 <WS2812B_Update+0x54>)
 8003314:	f001 fb9c 	bl	8004a50 <HAL_TIM_PWM_Start_DMA>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d004      	beq.n	8003328 <WS2812B_Update+0x44>
        ws2812b_state.is_busy = 0;
 800331e:	4b04      	ldr	r3, [pc, #16]	@ (8003330 <WS2812B_Update+0x4c>)
 8003320:	2200      	movs	r2, #0
 8003322:	705a      	strb	r2, [r3, #1]
        DEBUG_ERROR("[LED] DMA Start FAILED\r\n");
        return WS2812B_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e000      	b.n	800332a <WS2812B_Update+0x46>
    }

    return WS2812B_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	20000028 	.word	0x20000028
 8003334:	2000076c 	.word	0x2000076c
 8003338:	2000026c 	.word	0x2000026c

0800333c <WS2812B_Fill>:

/**
 * @brief Fill entire matrix with single color
 */
WS2812B_Status_t WS2812B_Fill(RGB_Color_t color)
{
 800333c:	b480      	push	{r7}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 8003344:	4b10      	ldr	r3, [pc, #64]	@ (8003388 <WS2812B_Fill+0x4c>)
 8003346:	789b      	ldrb	r3, [r3, #2]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d101      	bne.n	8003350 <WS2812B_Fill+0x14>
        return WS2812B_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e015      	b.n	800337c <WS2812B_Fill+0x40>
    }

    /* Fill all LEDs with the same color */
    for (uint8_t i = 0; i < WS2812B_LED_COUNT; i++) {
 8003350:	2300      	movs	r3, #0
 8003352:	73fb      	strb	r3, [r7, #15]
 8003354:	e00e      	b.n	8003374 <WS2812B_Fill+0x38>
        led_buffer[i] = color;
 8003356:	7bfa      	ldrb	r2, [r7, #15]
 8003358:	490c      	ldr	r1, [pc, #48]	@ (800338c <WS2812B_Fill+0x50>)
 800335a:	4613      	mov	r3, r2
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	4413      	add	r3, r2
 8003360:	440b      	add	r3, r1
 8003362:	461a      	mov	r2, r3
 8003364:	1d3b      	adds	r3, r7, #4
 8003366:	8819      	ldrh	r1, [r3, #0]
 8003368:	789b      	ldrb	r3, [r3, #2]
 800336a:	8011      	strh	r1, [r2, #0]
 800336c:	7093      	strb	r3, [r2, #2]
    for (uint8_t i = 0; i < WS2812B_LED_COUNT; i++) {
 800336e:	7bfb      	ldrb	r3, [r7, #15]
 8003370:	3301      	adds	r3, #1
 8003372:	73fb      	strb	r3, [r7, #15]
 8003374:	7bfb      	ldrb	r3, [r7, #15]
 8003376:	2b3f      	cmp	r3, #63	@ 0x3f
 8003378:	d9ed      	bls.n	8003356 <WS2812B_Fill+0x1a>
    }

    return WS2812B_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3714      	adds	r7, #20
 8003380:	46bd      	mov	sp, r7
 8003382:	bc80      	pop	{r7}
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	20000028 	.word	0x20000028
 800338c:	200013bc 	.word	0x200013bc

08003390 <WS2812B_DMA_Complete_Callback>:

/**
 * @brief DMA transfer complete callback
 */
void WS2812B_DMA_Complete_Callback(DMA_HandleTypeDef *hdma)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
    /* Check if this is our DMA channel - DMA1_Channel5 for TIM2_CH1 */
    if (hdma->Instance == DMA1_Channel5) {
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a06      	ldr	r2, [pc, #24]	@ (80033b8 <WS2812B_DMA_Complete_Callback+0x28>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d106      	bne.n	80033b0 <WS2812B_DMA_Complete_Callback+0x20>
        DEBUG_INFO("[LED] DMA Complete\r\n");

        /* Stop PWM DMA */
        HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 80033a2:	2100      	movs	r1, #0
 80033a4:	4805      	ldr	r0, [pc, #20]	@ (80033bc <WS2812B_DMA_Complete_Callback+0x2c>)
 80033a6:	f001 fcf5 	bl	8004d94 <HAL_TIM_PWM_Stop_DMA>

        /* Clear busy flag */
        ws2812b_state.is_busy = 0;
 80033aa:	4b05      	ldr	r3, [pc, #20]	@ (80033c0 <WS2812B_DMA_Complete_Callback+0x30>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	705a      	strb	r2, [r3, #1]
    }
}
 80033b0:	bf00      	nop
 80033b2:	3708      	adds	r7, #8
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40020058 	.word	0x40020058
 80033bc:	2000026c 	.word	0x2000026c
 80033c0:	20000028 	.word	0x20000028

080033c4 <WS2812B_Convert_RGB_to_PWM>:

/**
 * @brief Convert RGB buffer to PWM data buffer
 */
static void WS2812B_Convert_RGB_to_PWM(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b085      	sub	sp, #20
 80033c8:	af00      	add	r7, sp, #0
    uint16_t buffer_index = 0;
 80033ca:	2300      	movs	r3, #0
 80033cc:	81fb      	strh	r3, [r7, #14]

    /* Process each LED */
    for (uint8_t led = 0; led < WS2812B_LED_COUNT; led++) {
 80033ce:	2300      	movs	r3, #0
 80033d0:	737b      	strb	r3, [r7, #13]
 80033d2:	e066      	b.n	80034a2 <WS2812B_Convert_RGB_to_PWM+0xde>
        /* Apply brightness scaling */
        uint8_t red = APPLY_BRIGHTNESS(led_buffer[led].red, ws2812b_state.brightness);
 80033d4:	7b7a      	ldrb	r2, [r7, #13]
 80033d6:	4937      	ldr	r1, [pc, #220]	@ (80034b4 <WS2812B_Convert_RGB_to_PWM+0xf0>)
 80033d8:	4613      	mov	r3, r2
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	4413      	add	r3, r2
 80033de:	440b      	add	r3, r1
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	461a      	mov	r2, r3
 80033e4:	4b34      	ldr	r3, [pc, #208]	@ (80034b8 <WS2812B_Convert_RGB_to_PWM+0xf4>)
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	fb02 f303 	mul.w	r3, r2, r3
 80033ec:	121b      	asrs	r3, r3, #8
 80033ee:	72bb      	strb	r3, [r7, #10]
        uint8_t green = APPLY_BRIGHTNESS(led_buffer[led].green, ws2812b_state.brightness);
 80033f0:	7b7a      	ldrb	r2, [r7, #13]
 80033f2:	4930      	ldr	r1, [pc, #192]	@ (80034b4 <WS2812B_Convert_RGB_to_PWM+0xf0>)
 80033f4:	4613      	mov	r3, r2
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	4413      	add	r3, r2
 80033fa:	440b      	add	r3, r1
 80033fc:	3301      	adds	r3, #1
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	461a      	mov	r2, r3
 8003402:	4b2d      	ldr	r3, [pc, #180]	@ (80034b8 <WS2812B_Convert_RGB_to_PWM+0xf4>)
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	fb02 f303 	mul.w	r3, r2, r3
 800340a:	121b      	asrs	r3, r3, #8
 800340c:	727b      	strb	r3, [r7, #9]
        uint8_t blue = APPLY_BRIGHTNESS(led_buffer[led].blue, ws2812b_state.brightness);
 800340e:	7b7a      	ldrb	r2, [r7, #13]
 8003410:	4928      	ldr	r1, [pc, #160]	@ (80034b4 <WS2812B_Convert_RGB_to_PWM+0xf0>)
 8003412:	4613      	mov	r3, r2
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	4413      	add	r3, r2
 8003418:	440b      	add	r3, r1
 800341a:	3302      	adds	r3, #2
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	461a      	mov	r2, r3
 8003420:	4b25      	ldr	r3, [pc, #148]	@ (80034b8 <WS2812B_Convert_RGB_to_PWM+0xf4>)
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	fb02 f303 	mul.w	r3, r2, r3
 8003428:	121b      	asrs	r3, r3, #8
 800342a:	723b      	strb	r3, [r7, #8]

        /* WS2812B expects GRB order */
        uint8_t grb_data[3] = {green, red, blue};
 800342c:	7a7b      	ldrb	r3, [r7, #9]
 800342e:	713b      	strb	r3, [r7, #4]
 8003430:	7abb      	ldrb	r3, [r7, #10]
 8003432:	717b      	strb	r3, [r7, #5]
 8003434:	7a3b      	ldrb	r3, [r7, #8]
 8003436:	71bb      	strb	r3, [r7, #6]

        /* Convert each color component to PWM values */
        for (uint8_t color_byte = 0; color_byte < 3; color_byte++) {
 8003438:	2300      	movs	r3, #0
 800343a:	733b      	strb	r3, [r7, #12]
 800343c:	e02b      	b.n	8003496 <WS2812B_Convert_RGB_to_PWM+0xd2>
            for (int8_t bit = 7; bit >= 0; bit--) {
 800343e:	2307      	movs	r3, #7
 8003440:	72fb      	strb	r3, [r7, #11]
 8003442:	e021      	b.n	8003488 <WS2812B_Convert_RGB_to_PWM+0xc4>
                /* Check if bit is set */
                if (grb_data[color_byte] & (1 << bit)) {
 8003444:	7b3b      	ldrb	r3, [r7, #12]
 8003446:	3310      	adds	r3, #16
 8003448:	443b      	add	r3, r7
 800344a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800344e:	461a      	mov	r2, r3
 8003450:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003454:	fa42 f303 	asr.w	r3, r2, r3
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	2b00      	cmp	r3, #0
 800345e:	d005      	beq.n	800346c <WS2812B_Convert_RGB_to_PWM+0xa8>
                    pwm_buffer[buffer_index] = WS2812B_LOGIC_1;  /* ~0.8s high */
 8003460:	89fb      	ldrh	r3, [r7, #14]
 8003462:	4a16      	ldr	r2, [pc, #88]	@ (80034bc <WS2812B_Convert_RGB_to_PWM+0xf8>)
 8003464:	213a      	movs	r1, #58	@ 0x3a
 8003466:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800346a:	e004      	b.n	8003476 <WS2812B_Convert_RGB_to_PWM+0xb2>
                } else {
                    pwm_buffer[buffer_index] = WS2812B_LOGIC_0;  /* ~0.4s high */
 800346c:	89fb      	ldrh	r3, [r7, #14]
 800346e:	4a13      	ldr	r2, [pc, #76]	@ (80034bc <WS2812B_Convert_RGB_to_PWM+0xf8>)
 8003470:	211d      	movs	r1, #29
 8003472:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                }
                buffer_index++;
 8003476:	89fb      	ldrh	r3, [r7, #14]
 8003478:	3301      	adds	r3, #1
 800347a:	81fb      	strh	r3, [r7, #14]
            for (int8_t bit = 7; bit >= 0; bit--) {
 800347c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003480:	b2db      	uxtb	r3, r3
 8003482:	3b01      	subs	r3, #1
 8003484:	b2db      	uxtb	r3, r3
 8003486:	72fb      	strb	r3, [r7, #11]
 8003488:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800348c:	2b00      	cmp	r3, #0
 800348e:	dad9      	bge.n	8003444 <WS2812B_Convert_RGB_to_PWM+0x80>
        for (uint8_t color_byte = 0; color_byte < 3; color_byte++) {
 8003490:	7b3b      	ldrb	r3, [r7, #12]
 8003492:	3301      	adds	r3, #1
 8003494:	733b      	strb	r3, [r7, #12]
 8003496:	7b3b      	ldrb	r3, [r7, #12]
 8003498:	2b02      	cmp	r3, #2
 800349a:	d9d0      	bls.n	800343e <WS2812B_Convert_RGB_to_PWM+0x7a>
    for (uint8_t led = 0; led < WS2812B_LED_COUNT; led++) {
 800349c:	7b7b      	ldrb	r3, [r7, #13]
 800349e:	3301      	adds	r3, #1
 80034a0:	737b      	strb	r3, [r7, #13]
 80034a2:	7b7b      	ldrb	r3, [r7, #13]
 80034a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80034a6:	d995      	bls.n	80033d4 <WS2812B_Convert_RGB_to_PWM+0x10>
            }
        }
    }

    /* Reset pulse is already set during initialization */
}
 80034a8:	bf00      	nop
 80034aa:	bf00      	nop
 80034ac:	3714      	adds	r7, #20
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bc80      	pop	{r7}
 80034b2:	4770      	bx	lr
 80034b4:	200013bc 	.word	0x200013bc
 80034b8:	20000028 	.word	0x20000028
 80034bc:	2000076c 	.word	0x2000076c

080034c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80034c0:	f7ff fa4a 	bl	8002958 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80034c4:	480b      	ldr	r0, [pc, #44]	@ (80034f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80034c6:	490c      	ldr	r1, [pc, #48]	@ (80034f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80034c8:	4a0c      	ldr	r2, [pc, #48]	@ (80034fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80034ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034cc:	e002      	b.n	80034d4 <LoopCopyDataInit>

080034ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034d2:	3304      	adds	r3, #4

080034d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034d8:	d3f9      	bcc.n	80034ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034da:	4a09      	ldr	r2, [pc, #36]	@ (8003500 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80034dc:	4c09      	ldr	r4, [pc, #36]	@ (8003504 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80034de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034e0:	e001      	b.n	80034e6 <LoopFillZerobss>

080034e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034e4:	3204      	adds	r2, #4

080034e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034e8:	d3fb      	bcc.n	80034e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80034ea:	f003 fa67 	bl	80069bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80034ee:	f7fd fe3d 	bl	800116c <main>
  bx lr
 80034f2:	4770      	bx	lr
  ldr r0, =_sdata
 80034f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034f8:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80034fc:	080076e8 	.word	0x080076e8
  ldr r2, =_sbss
 8003500:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8003504:	200015c8 	.word	0x200015c8

08003508 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003508:	e7fe      	b.n	8003508 <ADC1_2_IRQHandler>
	...

0800350c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003510:	4b08      	ldr	r3, [pc, #32]	@ (8003534 <HAL_Init+0x28>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a07      	ldr	r2, [pc, #28]	@ (8003534 <HAL_Init+0x28>)
 8003516:	f043 0310 	orr.w	r3, r3, #16
 800351a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800351c:	2003      	movs	r0, #3
 800351e:	f000 f947 	bl	80037b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003522:	200f      	movs	r0, #15
 8003524:	f000 f808 	bl	8003538 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003528:	f7ff f890 	bl	800264c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	40022000 	.word	0x40022000

08003538 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003540:	4b12      	ldr	r3, [pc, #72]	@ (800358c <HAL_InitTick+0x54>)
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	4b12      	ldr	r3, [pc, #72]	@ (8003590 <HAL_InitTick+0x58>)
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	4619      	mov	r1, r3
 800354a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800354e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003552:	fbb2 f3f3 	udiv	r3, r2, r3
 8003556:	4618      	mov	r0, r3
 8003558:	f000 f95f 	bl	800381a <HAL_SYSTICK_Config>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e00e      	b.n	8003584 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2b0f      	cmp	r3, #15
 800356a:	d80a      	bhi.n	8003582 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800356c:	2200      	movs	r2, #0
 800356e:	6879      	ldr	r1, [r7, #4]
 8003570:	f04f 30ff 	mov.w	r0, #4294967295
 8003574:	f000 f927 	bl	80037c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003578:	4a06      	ldr	r2, [pc, #24]	@ (8003594 <HAL_InitTick+0x5c>)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800357e:	2300      	movs	r3, #0
 8003580:	e000      	b.n	8003584 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
}
 8003584:	4618      	mov	r0, r3
 8003586:	3708      	adds	r7, #8
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	20000024 	.word	0x20000024
 8003590:	20000030 	.word	0x20000030
 8003594:	2000002c 	.word	0x2000002c

08003598 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003598:	b480      	push	{r7}
 800359a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800359c:	4b05      	ldr	r3, [pc, #20]	@ (80035b4 <HAL_IncTick+0x1c>)
 800359e:	781b      	ldrb	r3, [r3, #0]
 80035a0:	461a      	mov	r2, r3
 80035a2:	4b05      	ldr	r3, [pc, #20]	@ (80035b8 <HAL_IncTick+0x20>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4413      	add	r3, r2
 80035a8:	4a03      	ldr	r2, [pc, #12]	@ (80035b8 <HAL_IncTick+0x20>)
 80035aa:	6013      	str	r3, [r2, #0]
}
 80035ac:	bf00      	nop
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bc80      	pop	{r7}
 80035b2:	4770      	bx	lr
 80035b4:	20000030 	.word	0x20000030
 80035b8:	2000147c 	.word	0x2000147c

080035bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  return uwTick;
 80035c0:	4b02      	ldr	r3, [pc, #8]	@ (80035cc <HAL_GetTick+0x10>)
 80035c2:	681b      	ldr	r3, [r3, #0]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bc80      	pop	{r7}
 80035ca:	4770      	bx	lr
 80035cc:	2000147c 	.word	0x2000147c

080035d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035d8:	f7ff fff0 	bl	80035bc <HAL_GetTick>
 80035dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e8:	d005      	beq.n	80035f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003614 <HAL_Delay+0x44>)
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	461a      	mov	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4413      	add	r3, r2
 80035f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80035f6:	bf00      	nop
 80035f8:	f7ff ffe0 	bl	80035bc <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	68fa      	ldr	r2, [r7, #12]
 8003604:	429a      	cmp	r2, r3
 8003606:	d8f7      	bhi.n	80035f8 <HAL_Delay+0x28>
  {
  }
}
 8003608:	bf00      	nop
 800360a:	bf00      	nop
 800360c:	3710      	adds	r7, #16
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	20000030 	.word	0x20000030

08003618 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003618:	b480      	push	{r7}
 800361a:	b085      	sub	sp, #20
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f003 0307 	and.w	r3, r3, #7
 8003626:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003628:	4b0c      	ldr	r3, [pc, #48]	@ (800365c <__NVIC_SetPriorityGrouping+0x44>)
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800362e:	68ba      	ldr	r2, [r7, #8]
 8003630:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003634:	4013      	ands	r3, r2
 8003636:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003640:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003644:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003648:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800364a:	4a04      	ldr	r2, [pc, #16]	@ (800365c <__NVIC_SetPriorityGrouping+0x44>)
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	60d3      	str	r3, [r2, #12]
}
 8003650:	bf00      	nop
 8003652:	3714      	adds	r7, #20
 8003654:	46bd      	mov	sp, r7
 8003656:	bc80      	pop	{r7}
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	e000ed00 	.word	0xe000ed00

08003660 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003664:	4b04      	ldr	r3, [pc, #16]	@ (8003678 <__NVIC_GetPriorityGrouping+0x18>)
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	0a1b      	lsrs	r3, r3, #8
 800366a:	f003 0307 	and.w	r3, r3, #7
}
 800366e:	4618      	mov	r0, r3
 8003670:	46bd      	mov	sp, r7
 8003672:	bc80      	pop	{r7}
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	e000ed00 	.word	0xe000ed00

0800367c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	4603      	mov	r3, r0
 8003684:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368a:	2b00      	cmp	r3, #0
 800368c:	db0b      	blt.n	80036a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800368e:	79fb      	ldrb	r3, [r7, #7]
 8003690:	f003 021f 	and.w	r2, r3, #31
 8003694:	4906      	ldr	r1, [pc, #24]	@ (80036b0 <__NVIC_EnableIRQ+0x34>)
 8003696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369a:	095b      	lsrs	r3, r3, #5
 800369c:	2001      	movs	r0, #1
 800369e:	fa00 f202 	lsl.w	r2, r0, r2
 80036a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80036a6:	bf00      	nop
 80036a8:	370c      	adds	r7, #12
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bc80      	pop	{r7}
 80036ae:	4770      	bx	lr
 80036b0:	e000e100 	.word	0xe000e100

080036b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	6039      	str	r1, [r7, #0]
 80036be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	db0a      	blt.n	80036de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	b2da      	uxtb	r2, r3
 80036cc:	490c      	ldr	r1, [pc, #48]	@ (8003700 <__NVIC_SetPriority+0x4c>)
 80036ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d2:	0112      	lsls	r2, r2, #4
 80036d4:	b2d2      	uxtb	r2, r2
 80036d6:	440b      	add	r3, r1
 80036d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036dc:	e00a      	b.n	80036f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	4908      	ldr	r1, [pc, #32]	@ (8003704 <__NVIC_SetPriority+0x50>)
 80036e4:	79fb      	ldrb	r3, [r7, #7]
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	3b04      	subs	r3, #4
 80036ec:	0112      	lsls	r2, r2, #4
 80036ee:	b2d2      	uxtb	r2, r2
 80036f0:	440b      	add	r3, r1
 80036f2:	761a      	strb	r2, [r3, #24]
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bc80      	pop	{r7}
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	e000e100 	.word	0xe000e100
 8003704:	e000ed00 	.word	0xe000ed00

08003708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003708:	b480      	push	{r7}
 800370a:	b089      	sub	sp, #36	@ 0x24
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f003 0307 	and.w	r3, r3, #7
 800371a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	f1c3 0307 	rsb	r3, r3, #7
 8003722:	2b04      	cmp	r3, #4
 8003724:	bf28      	it	cs
 8003726:	2304      	movcs	r3, #4
 8003728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	3304      	adds	r3, #4
 800372e:	2b06      	cmp	r3, #6
 8003730:	d902      	bls.n	8003738 <NVIC_EncodePriority+0x30>
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	3b03      	subs	r3, #3
 8003736:	e000      	b.n	800373a <NVIC_EncodePriority+0x32>
 8003738:	2300      	movs	r3, #0
 800373a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800373c:	f04f 32ff 	mov.w	r2, #4294967295
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	fa02 f303 	lsl.w	r3, r2, r3
 8003746:	43da      	mvns	r2, r3
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	401a      	ands	r2, r3
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003750:	f04f 31ff 	mov.w	r1, #4294967295
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	fa01 f303 	lsl.w	r3, r1, r3
 800375a:	43d9      	mvns	r1, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003760:	4313      	orrs	r3, r2
         );
}
 8003762:	4618      	mov	r0, r3
 8003764:	3724      	adds	r7, #36	@ 0x24
 8003766:	46bd      	mov	sp, r7
 8003768:	bc80      	pop	{r7}
 800376a:	4770      	bx	lr

0800376c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3b01      	subs	r3, #1
 8003778:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800377c:	d301      	bcc.n	8003782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800377e:	2301      	movs	r3, #1
 8003780:	e00f      	b.n	80037a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003782:	4a0a      	ldr	r2, [pc, #40]	@ (80037ac <SysTick_Config+0x40>)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3b01      	subs	r3, #1
 8003788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800378a:	210f      	movs	r1, #15
 800378c:	f04f 30ff 	mov.w	r0, #4294967295
 8003790:	f7ff ff90 	bl	80036b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003794:	4b05      	ldr	r3, [pc, #20]	@ (80037ac <SysTick_Config+0x40>)
 8003796:	2200      	movs	r2, #0
 8003798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800379a:	4b04      	ldr	r3, [pc, #16]	@ (80037ac <SysTick_Config+0x40>)
 800379c:	2207      	movs	r2, #7
 800379e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	e000e010 	.word	0xe000e010

080037b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f7ff ff2d 	bl	8003618 <__NVIC_SetPriorityGrouping>
}
 80037be:	bf00      	nop
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b086      	sub	sp, #24
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	4603      	mov	r3, r0
 80037ce:	60b9      	str	r1, [r7, #8]
 80037d0:	607a      	str	r2, [r7, #4]
 80037d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037d4:	2300      	movs	r3, #0
 80037d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037d8:	f7ff ff42 	bl	8003660 <__NVIC_GetPriorityGrouping>
 80037dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	6978      	ldr	r0, [r7, #20]
 80037e4:	f7ff ff90 	bl	8003708 <NVIC_EncodePriority>
 80037e8:	4602      	mov	r2, r0
 80037ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037ee:	4611      	mov	r1, r2
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff ff5f 	bl	80036b4 <__NVIC_SetPriority>
}
 80037f6:	bf00      	nop
 80037f8:	3718      	adds	r7, #24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b082      	sub	sp, #8
 8003802:	af00      	add	r7, sp, #0
 8003804:	4603      	mov	r3, r0
 8003806:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380c:	4618      	mov	r0, r3
 800380e:	f7ff ff35 	bl	800367c <__NVIC_EnableIRQ>
}
 8003812:	bf00      	nop
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b082      	sub	sp, #8
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f7ff ffa2 	bl	800376c <SysTick_Config>
 8003828:	4603      	mov	r3, r0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
	...

08003834 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800383c:	2300      	movs	r3, #0
 800383e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e043      	b.n	80038d2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	461a      	mov	r2, r3
 8003850:	4b22      	ldr	r3, [pc, #136]	@ (80038dc <HAL_DMA_Init+0xa8>)
 8003852:	4413      	add	r3, r2
 8003854:	4a22      	ldr	r2, [pc, #136]	@ (80038e0 <HAL_DMA_Init+0xac>)
 8003856:	fba2 2303 	umull	r2, r3, r2, r3
 800385a:	091b      	lsrs	r3, r3, #4
 800385c:	009a      	lsls	r2, r3, #2
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a1f      	ldr	r2, [pc, #124]	@ (80038e4 <HAL_DMA_Init+0xb0>)
 8003866:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2202      	movs	r2, #2
 800386c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800387e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003882:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800388c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003898:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	69db      	ldr	r3, [r3, #28]
 80038aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80038ac:	68fa      	ldr	r2, [r7, #12]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3714      	adds	r7, #20
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr
 80038dc:	bffdfff8 	.word	0xbffdfff8
 80038e0:	cccccccd 	.word	0xcccccccd
 80038e4:	40020000 	.word	0x40020000

080038e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
 80038f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038f6:	2300      	movs	r3, #0
 80038f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d101      	bne.n	8003908 <HAL_DMA_Start_IT+0x20>
 8003904:	2302      	movs	r3, #2
 8003906:	e04b      	b.n	80039a0 <HAL_DMA_Start_IT+0xb8>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b01      	cmp	r3, #1
 800391a:	d13a      	bne.n	8003992 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2202      	movs	r2, #2
 8003920:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 0201 	bic.w	r2, r2, #1
 8003938:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	68b9      	ldr	r1, [r7, #8]
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	f000 f9eb 	bl	8003d1c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800394a:	2b00      	cmp	r3, #0
 800394c:	d008      	beq.n	8003960 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f042 020e 	orr.w	r2, r2, #14
 800395c:	601a      	str	r2, [r3, #0]
 800395e:	e00f      	b.n	8003980 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f022 0204 	bic.w	r2, r2, #4
 800396e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f042 020a 	orr.w	r2, r2, #10
 800397e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f042 0201 	orr.w	r2, r2, #1
 800398e:	601a      	str	r2, [r3, #0]
 8003990:	e005      	b.n	800399e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800399a:	2302      	movs	r3, #2
 800399c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800399e:	7dfb      	ldrb	r3, [r7, #23]
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3718      	adds	r7, #24
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039b0:	2300      	movs	r3, #0
 80039b2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d008      	beq.n	80039d2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2204      	movs	r2, #4
 80039c4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e020      	b.n	8003a14 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f022 020e 	bic.w	r2, r2, #14
 80039e0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 0201 	bic.w	r2, r2, #1
 80039f0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039fa:	2101      	movs	r1, #1
 80039fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003a00:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2201      	movs	r2, #1
 8003a06:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3714      	adds	r7, #20
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bc80      	pop	{r7}
 8003a1c:	4770      	bx	lr
	...

08003a20 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d005      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2204      	movs	r2, #4
 8003a3c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	73fb      	strb	r3, [r7, #15]
 8003a42:	e051      	b.n	8003ae8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f022 020e 	bic.w	r2, r2, #14
 8003a52:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f022 0201 	bic.w	r2, r2, #1
 8003a62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a22      	ldr	r2, [pc, #136]	@ (8003af4 <HAL_DMA_Abort_IT+0xd4>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d029      	beq.n	8003ac2 <HAL_DMA_Abort_IT+0xa2>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a21      	ldr	r2, [pc, #132]	@ (8003af8 <HAL_DMA_Abort_IT+0xd8>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d022      	beq.n	8003abe <HAL_DMA_Abort_IT+0x9e>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a1f      	ldr	r2, [pc, #124]	@ (8003afc <HAL_DMA_Abort_IT+0xdc>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d01a      	beq.n	8003ab8 <HAL_DMA_Abort_IT+0x98>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a1e      	ldr	r2, [pc, #120]	@ (8003b00 <HAL_DMA_Abort_IT+0xe0>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d012      	beq.n	8003ab2 <HAL_DMA_Abort_IT+0x92>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a1c      	ldr	r2, [pc, #112]	@ (8003b04 <HAL_DMA_Abort_IT+0xe4>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d00a      	beq.n	8003aac <HAL_DMA_Abort_IT+0x8c>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a1b      	ldr	r2, [pc, #108]	@ (8003b08 <HAL_DMA_Abort_IT+0xe8>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d102      	bne.n	8003aa6 <HAL_DMA_Abort_IT+0x86>
 8003aa0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003aa4:	e00e      	b.n	8003ac4 <HAL_DMA_Abort_IT+0xa4>
 8003aa6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003aaa:	e00b      	b.n	8003ac4 <HAL_DMA_Abort_IT+0xa4>
 8003aac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003ab0:	e008      	b.n	8003ac4 <HAL_DMA_Abort_IT+0xa4>
 8003ab2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ab6:	e005      	b.n	8003ac4 <HAL_DMA_Abort_IT+0xa4>
 8003ab8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003abc:	e002      	b.n	8003ac4 <HAL_DMA_Abort_IT+0xa4>
 8003abe:	2310      	movs	r3, #16
 8003ac0:	e000      	b.n	8003ac4 <HAL_DMA_Abort_IT+0xa4>
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	4a11      	ldr	r2, [pc, #68]	@ (8003b0c <HAL_DMA_Abort_IT+0xec>)
 8003ac6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d003      	beq.n	8003ae8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	4798      	blx	r3
    } 
  }
  return status;
 8003ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3710      	adds	r7, #16
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	40020008 	.word	0x40020008
 8003af8:	4002001c 	.word	0x4002001c
 8003afc:	40020030 	.word	0x40020030
 8003b00:	40020044 	.word	0x40020044
 8003b04:	40020058 	.word	0x40020058
 8003b08:	4002006c 	.word	0x4002006c
 8003b0c:	40020000 	.word	0x40020000

08003b10 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2c:	2204      	movs	r2, #4
 8003b2e:	409a      	lsls	r2, r3
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4013      	ands	r3, r2
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d04f      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0xc8>
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	f003 0304 	and.w	r3, r3, #4
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d04a      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0320 	and.w	r3, r3, #32
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d107      	bne.n	8003b60 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0204 	bic.w	r2, r2, #4
 8003b5e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a66      	ldr	r2, [pc, #408]	@ (8003d00 <HAL_DMA_IRQHandler+0x1f0>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d029      	beq.n	8003bbe <HAL_DMA_IRQHandler+0xae>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a65      	ldr	r2, [pc, #404]	@ (8003d04 <HAL_DMA_IRQHandler+0x1f4>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d022      	beq.n	8003bba <HAL_DMA_IRQHandler+0xaa>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a63      	ldr	r2, [pc, #396]	@ (8003d08 <HAL_DMA_IRQHandler+0x1f8>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d01a      	beq.n	8003bb4 <HAL_DMA_IRQHandler+0xa4>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a62      	ldr	r2, [pc, #392]	@ (8003d0c <HAL_DMA_IRQHandler+0x1fc>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d012      	beq.n	8003bae <HAL_DMA_IRQHandler+0x9e>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a60      	ldr	r2, [pc, #384]	@ (8003d10 <HAL_DMA_IRQHandler+0x200>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d00a      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0x98>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a5f      	ldr	r2, [pc, #380]	@ (8003d14 <HAL_DMA_IRQHandler+0x204>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d102      	bne.n	8003ba2 <HAL_DMA_IRQHandler+0x92>
 8003b9c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003ba0:	e00e      	b.n	8003bc0 <HAL_DMA_IRQHandler+0xb0>
 8003ba2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003ba6:	e00b      	b.n	8003bc0 <HAL_DMA_IRQHandler+0xb0>
 8003ba8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003bac:	e008      	b.n	8003bc0 <HAL_DMA_IRQHandler+0xb0>
 8003bae:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003bb2:	e005      	b.n	8003bc0 <HAL_DMA_IRQHandler+0xb0>
 8003bb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003bb8:	e002      	b.n	8003bc0 <HAL_DMA_IRQHandler+0xb0>
 8003bba:	2340      	movs	r3, #64	@ 0x40
 8003bbc:	e000      	b.n	8003bc0 <HAL_DMA_IRQHandler+0xb0>
 8003bbe:	2304      	movs	r3, #4
 8003bc0:	4a55      	ldr	r2, [pc, #340]	@ (8003d18 <HAL_DMA_IRQHandler+0x208>)
 8003bc2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	f000 8094 	beq.w	8003cf6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003bd6:	e08e      	b.n	8003cf6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bdc:	2202      	movs	r2, #2
 8003bde:	409a      	lsls	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	4013      	ands	r3, r2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d056      	beq.n	8003c96 <HAL_DMA_IRQHandler+0x186>
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d051      	beq.n	8003c96 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0320 	and.w	r3, r3, #32
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d10b      	bne.n	8003c18 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f022 020a 	bic.w	r2, r2, #10
 8003c0e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a38      	ldr	r2, [pc, #224]	@ (8003d00 <HAL_DMA_IRQHandler+0x1f0>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d029      	beq.n	8003c76 <HAL_DMA_IRQHandler+0x166>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a37      	ldr	r2, [pc, #220]	@ (8003d04 <HAL_DMA_IRQHandler+0x1f4>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d022      	beq.n	8003c72 <HAL_DMA_IRQHandler+0x162>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a35      	ldr	r2, [pc, #212]	@ (8003d08 <HAL_DMA_IRQHandler+0x1f8>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d01a      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x15c>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a34      	ldr	r2, [pc, #208]	@ (8003d0c <HAL_DMA_IRQHandler+0x1fc>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d012      	beq.n	8003c66 <HAL_DMA_IRQHandler+0x156>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a32      	ldr	r2, [pc, #200]	@ (8003d10 <HAL_DMA_IRQHandler+0x200>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d00a      	beq.n	8003c60 <HAL_DMA_IRQHandler+0x150>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a31      	ldr	r2, [pc, #196]	@ (8003d14 <HAL_DMA_IRQHandler+0x204>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d102      	bne.n	8003c5a <HAL_DMA_IRQHandler+0x14a>
 8003c54:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003c58:	e00e      	b.n	8003c78 <HAL_DMA_IRQHandler+0x168>
 8003c5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c5e:	e00b      	b.n	8003c78 <HAL_DMA_IRQHandler+0x168>
 8003c60:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c64:	e008      	b.n	8003c78 <HAL_DMA_IRQHandler+0x168>
 8003c66:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003c6a:	e005      	b.n	8003c78 <HAL_DMA_IRQHandler+0x168>
 8003c6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c70:	e002      	b.n	8003c78 <HAL_DMA_IRQHandler+0x168>
 8003c72:	2320      	movs	r3, #32
 8003c74:	e000      	b.n	8003c78 <HAL_DMA_IRQHandler+0x168>
 8003c76:	2302      	movs	r3, #2
 8003c78:	4a27      	ldr	r2, [pc, #156]	@ (8003d18 <HAL_DMA_IRQHandler+0x208>)
 8003c7a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d034      	beq.n	8003cf6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003c94:	e02f      	b.n	8003cf6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9a:	2208      	movs	r2, #8
 8003c9c:	409a      	lsls	r2, r3
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d028      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x1e8>
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	f003 0308 	and.w	r3, r3, #8
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d023      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 020e 	bic.w	r2, r2, #14
 8003cbe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cc8:	2101      	movs	r1, #1
 8003cca:	fa01 f202 	lsl.w	r2, r1, r2
 8003cce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d004      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	4798      	blx	r3
    }
  }
  return;
 8003cf6:	bf00      	nop
 8003cf8:	bf00      	nop
}
 8003cfa:	3710      	adds	r7, #16
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	40020008 	.word	0x40020008
 8003d04:	4002001c 	.word	0x4002001c
 8003d08:	40020030 	.word	0x40020030
 8003d0c:	40020044 	.word	0x40020044
 8003d10:	40020058 	.word	0x40020058
 8003d14:	4002006c 	.word	0x4002006c
 8003d18:	40020000 	.word	0x40020000

08003d1c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	607a      	str	r2, [r7, #4]
 8003d28:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d32:	2101      	movs	r1, #1
 8003d34:	fa01 f202 	lsl.w	r2, r1, r2
 8003d38:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	2b10      	cmp	r3, #16
 8003d48:	d108      	bne.n	8003d5c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	68ba      	ldr	r2, [r7, #8]
 8003d58:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003d5a:	e007      	b.n	8003d6c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	68ba      	ldr	r2, [r7, #8]
 8003d62:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	60da      	str	r2, [r3, #12]
}
 8003d6c:	bf00      	nop
 8003d6e:	3714      	adds	r7, #20
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr
	...

08003d78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b08b      	sub	sp, #44	@ 0x2c
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d82:	2300      	movs	r3, #0
 8003d84:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003d86:	2300      	movs	r3, #0
 8003d88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d8a:	e169      	b.n	8004060 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d90:	fa02 f303 	lsl.w	r3, r2, r3
 8003d94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	69fa      	ldr	r2, [r7, #28]
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	f040 8158 	bne.w	800405a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	4a9a      	ldr	r2, [pc, #616]	@ (8004018 <HAL_GPIO_Init+0x2a0>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d05e      	beq.n	8003e72 <HAL_GPIO_Init+0xfa>
 8003db4:	4a98      	ldr	r2, [pc, #608]	@ (8004018 <HAL_GPIO_Init+0x2a0>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d875      	bhi.n	8003ea6 <HAL_GPIO_Init+0x12e>
 8003dba:	4a98      	ldr	r2, [pc, #608]	@ (800401c <HAL_GPIO_Init+0x2a4>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d058      	beq.n	8003e72 <HAL_GPIO_Init+0xfa>
 8003dc0:	4a96      	ldr	r2, [pc, #600]	@ (800401c <HAL_GPIO_Init+0x2a4>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d86f      	bhi.n	8003ea6 <HAL_GPIO_Init+0x12e>
 8003dc6:	4a96      	ldr	r2, [pc, #600]	@ (8004020 <HAL_GPIO_Init+0x2a8>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d052      	beq.n	8003e72 <HAL_GPIO_Init+0xfa>
 8003dcc:	4a94      	ldr	r2, [pc, #592]	@ (8004020 <HAL_GPIO_Init+0x2a8>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d869      	bhi.n	8003ea6 <HAL_GPIO_Init+0x12e>
 8003dd2:	4a94      	ldr	r2, [pc, #592]	@ (8004024 <HAL_GPIO_Init+0x2ac>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d04c      	beq.n	8003e72 <HAL_GPIO_Init+0xfa>
 8003dd8:	4a92      	ldr	r2, [pc, #584]	@ (8004024 <HAL_GPIO_Init+0x2ac>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d863      	bhi.n	8003ea6 <HAL_GPIO_Init+0x12e>
 8003dde:	4a92      	ldr	r2, [pc, #584]	@ (8004028 <HAL_GPIO_Init+0x2b0>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d046      	beq.n	8003e72 <HAL_GPIO_Init+0xfa>
 8003de4:	4a90      	ldr	r2, [pc, #576]	@ (8004028 <HAL_GPIO_Init+0x2b0>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d85d      	bhi.n	8003ea6 <HAL_GPIO_Init+0x12e>
 8003dea:	2b12      	cmp	r3, #18
 8003dec:	d82a      	bhi.n	8003e44 <HAL_GPIO_Init+0xcc>
 8003dee:	2b12      	cmp	r3, #18
 8003df0:	d859      	bhi.n	8003ea6 <HAL_GPIO_Init+0x12e>
 8003df2:	a201      	add	r2, pc, #4	@ (adr r2, 8003df8 <HAL_GPIO_Init+0x80>)
 8003df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df8:	08003e73 	.word	0x08003e73
 8003dfc:	08003e4d 	.word	0x08003e4d
 8003e00:	08003e5f 	.word	0x08003e5f
 8003e04:	08003ea1 	.word	0x08003ea1
 8003e08:	08003ea7 	.word	0x08003ea7
 8003e0c:	08003ea7 	.word	0x08003ea7
 8003e10:	08003ea7 	.word	0x08003ea7
 8003e14:	08003ea7 	.word	0x08003ea7
 8003e18:	08003ea7 	.word	0x08003ea7
 8003e1c:	08003ea7 	.word	0x08003ea7
 8003e20:	08003ea7 	.word	0x08003ea7
 8003e24:	08003ea7 	.word	0x08003ea7
 8003e28:	08003ea7 	.word	0x08003ea7
 8003e2c:	08003ea7 	.word	0x08003ea7
 8003e30:	08003ea7 	.word	0x08003ea7
 8003e34:	08003ea7 	.word	0x08003ea7
 8003e38:	08003ea7 	.word	0x08003ea7
 8003e3c:	08003e55 	.word	0x08003e55
 8003e40:	08003e69 	.word	0x08003e69
 8003e44:	4a79      	ldr	r2, [pc, #484]	@ (800402c <HAL_GPIO_Init+0x2b4>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d013      	beq.n	8003e72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003e4a:	e02c      	b.n	8003ea6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	623b      	str	r3, [r7, #32]
          break;
 8003e52:	e029      	b.n	8003ea8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	3304      	adds	r3, #4
 8003e5a:	623b      	str	r3, [r7, #32]
          break;
 8003e5c:	e024      	b.n	8003ea8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	3308      	adds	r3, #8
 8003e64:	623b      	str	r3, [r7, #32]
          break;
 8003e66:	e01f      	b.n	8003ea8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	330c      	adds	r3, #12
 8003e6e:	623b      	str	r3, [r7, #32]
          break;
 8003e70:	e01a      	b.n	8003ea8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d102      	bne.n	8003e80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003e7a:	2304      	movs	r3, #4
 8003e7c:	623b      	str	r3, [r7, #32]
          break;
 8003e7e:	e013      	b.n	8003ea8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d105      	bne.n	8003e94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e88:	2308      	movs	r3, #8
 8003e8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	69fa      	ldr	r2, [r7, #28]
 8003e90:	611a      	str	r2, [r3, #16]
          break;
 8003e92:	e009      	b.n	8003ea8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e94:	2308      	movs	r3, #8
 8003e96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69fa      	ldr	r2, [r7, #28]
 8003e9c:	615a      	str	r2, [r3, #20]
          break;
 8003e9e:	e003      	b.n	8003ea8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	623b      	str	r3, [r7, #32]
          break;
 8003ea4:	e000      	b.n	8003ea8 <HAL_GPIO_Init+0x130>
          break;
 8003ea6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	2bff      	cmp	r3, #255	@ 0xff
 8003eac:	d801      	bhi.n	8003eb2 <HAL_GPIO_Init+0x13a>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	e001      	b.n	8003eb6 <HAL_GPIO_Init+0x13e>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	3304      	adds	r3, #4
 8003eb6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	2bff      	cmp	r3, #255	@ 0xff
 8003ebc:	d802      	bhi.n	8003ec4 <HAL_GPIO_Init+0x14c>
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	e002      	b.n	8003eca <HAL_GPIO_Init+0x152>
 8003ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec6:	3b08      	subs	r3, #8
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	210f      	movs	r1, #15
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	401a      	ands	r2, r3
 8003edc:	6a39      	ldr	r1, [r7, #32]
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee4:	431a      	orrs	r2, r3
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	f000 80b1 	beq.w	800405a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003ef8:	4b4d      	ldr	r3, [pc, #308]	@ (8004030 <HAL_GPIO_Init+0x2b8>)
 8003efa:	699b      	ldr	r3, [r3, #24]
 8003efc:	4a4c      	ldr	r2, [pc, #304]	@ (8004030 <HAL_GPIO_Init+0x2b8>)
 8003efe:	f043 0301 	orr.w	r3, r3, #1
 8003f02:	6193      	str	r3, [r2, #24]
 8003f04:	4b4a      	ldr	r3, [pc, #296]	@ (8004030 <HAL_GPIO_Init+0x2b8>)
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	60bb      	str	r3, [r7, #8]
 8003f0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003f10:	4a48      	ldr	r2, [pc, #288]	@ (8004034 <HAL_GPIO_Init+0x2bc>)
 8003f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f14:	089b      	lsrs	r3, r3, #2
 8003f16:	3302      	adds	r3, #2
 8003f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f20:	f003 0303 	and.w	r3, r3, #3
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	220f      	movs	r2, #15
 8003f28:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2c:	43db      	mvns	r3, r3
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	4013      	ands	r3, r2
 8003f32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a40      	ldr	r2, [pc, #256]	@ (8004038 <HAL_GPIO_Init+0x2c0>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d013      	beq.n	8003f64 <HAL_GPIO_Init+0x1ec>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a3f      	ldr	r2, [pc, #252]	@ (800403c <HAL_GPIO_Init+0x2c4>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d00d      	beq.n	8003f60 <HAL_GPIO_Init+0x1e8>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	4a3e      	ldr	r2, [pc, #248]	@ (8004040 <HAL_GPIO_Init+0x2c8>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d007      	beq.n	8003f5c <HAL_GPIO_Init+0x1e4>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	4a3d      	ldr	r2, [pc, #244]	@ (8004044 <HAL_GPIO_Init+0x2cc>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d101      	bne.n	8003f58 <HAL_GPIO_Init+0x1e0>
 8003f54:	2303      	movs	r3, #3
 8003f56:	e006      	b.n	8003f66 <HAL_GPIO_Init+0x1ee>
 8003f58:	2304      	movs	r3, #4
 8003f5a:	e004      	b.n	8003f66 <HAL_GPIO_Init+0x1ee>
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	e002      	b.n	8003f66 <HAL_GPIO_Init+0x1ee>
 8003f60:	2301      	movs	r3, #1
 8003f62:	e000      	b.n	8003f66 <HAL_GPIO_Init+0x1ee>
 8003f64:	2300      	movs	r3, #0
 8003f66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f68:	f002 0203 	and.w	r2, r2, #3
 8003f6c:	0092      	lsls	r2, r2, #2
 8003f6e:	4093      	lsls	r3, r2
 8003f70:	68fa      	ldr	r2, [r7, #12]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003f76:	492f      	ldr	r1, [pc, #188]	@ (8004034 <HAL_GPIO_Init+0x2bc>)
 8003f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7a:	089b      	lsrs	r3, r3, #2
 8003f7c:	3302      	adds	r3, #2
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d006      	beq.n	8003f9e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003f90:	4b2d      	ldr	r3, [pc, #180]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 8003f92:	689a      	ldr	r2, [r3, #8]
 8003f94:	492c      	ldr	r1, [pc, #176]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	608b      	str	r3, [r1, #8]
 8003f9c:	e006      	b.n	8003fac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003f9e:	4b2a      	ldr	r3, [pc, #168]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 8003fa0:	689a      	ldr	r2, [r3, #8]
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	43db      	mvns	r3, r3
 8003fa6:	4928      	ldr	r1, [pc, #160]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 8003fa8:	4013      	ands	r3, r2
 8003faa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d006      	beq.n	8003fc6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003fb8:	4b23      	ldr	r3, [pc, #140]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 8003fba:	68da      	ldr	r2, [r3, #12]
 8003fbc:	4922      	ldr	r1, [pc, #136]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	60cb      	str	r3, [r1, #12]
 8003fc4:	e006      	b.n	8003fd4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003fc6:	4b20      	ldr	r3, [pc, #128]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 8003fc8:	68da      	ldr	r2, [r3, #12]
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	491e      	ldr	r1, [pc, #120]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d006      	beq.n	8003fee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003fe0:	4b19      	ldr	r3, [pc, #100]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	4918      	ldr	r1, [pc, #96]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	604b      	str	r3, [r1, #4]
 8003fec:	e006      	b.n	8003ffc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003fee:	4b16      	ldr	r3, [pc, #88]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 8003ff0:	685a      	ldr	r2, [r3, #4]
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	43db      	mvns	r3, r3
 8003ff6:	4914      	ldr	r1, [pc, #80]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d021      	beq.n	800404c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004008:	4b0f      	ldr	r3, [pc, #60]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	490e      	ldr	r1, [pc, #56]	@ (8004048 <HAL_GPIO_Init+0x2d0>)
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	4313      	orrs	r3, r2
 8004012:	600b      	str	r3, [r1, #0]
 8004014:	e021      	b.n	800405a <HAL_GPIO_Init+0x2e2>
 8004016:	bf00      	nop
 8004018:	10320000 	.word	0x10320000
 800401c:	10310000 	.word	0x10310000
 8004020:	10220000 	.word	0x10220000
 8004024:	10210000 	.word	0x10210000
 8004028:	10120000 	.word	0x10120000
 800402c:	10110000 	.word	0x10110000
 8004030:	40021000 	.word	0x40021000
 8004034:	40010000 	.word	0x40010000
 8004038:	40010800 	.word	0x40010800
 800403c:	40010c00 	.word	0x40010c00
 8004040:	40011000 	.word	0x40011000
 8004044:	40011400 	.word	0x40011400
 8004048:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800404c:	4b0b      	ldr	r3, [pc, #44]	@ (800407c <HAL_GPIO_Init+0x304>)
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	43db      	mvns	r3, r3
 8004054:	4909      	ldr	r1, [pc, #36]	@ (800407c <HAL_GPIO_Init+0x304>)
 8004056:	4013      	ands	r3, r2
 8004058:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800405a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405c:	3301      	adds	r3, #1
 800405e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004066:	fa22 f303 	lsr.w	r3, r2, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	f47f ae8e 	bne.w	8003d8c <HAL_GPIO_Init+0x14>
  }
}
 8004070:	bf00      	nop
 8004072:	bf00      	nop
 8004074:	372c      	adds	r7, #44	@ 0x2c
 8004076:	46bd      	mov	sp, r7
 8004078:	bc80      	pop	{r7}
 800407a:	4770      	bx	lr
 800407c:	40010400 	.word	0x40010400

08004080 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004080:	b480      	push	{r7}
 8004082:	b085      	sub	sp, #20
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	460b      	mov	r3, r1
 800408a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	689a      	ldr	r2, [r3, #8]
 8004090:	887b      	ldrh	r3, [r7, #2]
 8004092:	4013      	ands	r3, r2
 8004094:	2b00      	cmp	r3, #0
 8004096:	d002      	beq.n	800409e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004098:	2301      	movs	r3, #1
 800409a:	73fb      	strb	r3, [r7, #15]
 800409c:	e001      	b.n	80040a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800409e:	2300      	movs	r3, #0
 80040a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3714      	adds	r7, #20
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bc80      	pop	{r7}
 80040ac:	4770      	bx	lr

080040ae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040ae:	b480      	push	{r7}
 80040b0:	b083      	sub	sp, #12
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
 80040b6:	460b      	mov	r3, r1
 80040b8:	807b      	strh	r3, [r7, #2]
 80040ba:	4613      	mov	r3, r2
 80040bc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040be:	787b      	ldrb	r3, [r7, #1]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d003      	beq.n	80040cc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040c4:	887a      	ldrh	r2, [r7, #2]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80040ca:	e003      	b.n	80040d4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80040cc:	887b      	ldrh	r3, [r7, #2]
 80040ce:	041a      	lsls	r2, r3, #16
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	611a      	str	r2, [r3, #16]
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	bc80      	pop	{r7}
 80040dc:	4770      	bx	lr
	...

080040e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d101      	bne.n	80040f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e272      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	f000 8087 	beq.w	800420e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004100:	4b92      	ldr	r3, [pc, #584]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f003 030c 	and.w	r3, r3, #12
 8004108:	2b04      	cmp	r3, #4
 800410a:	d00c      	beq.n	8004126 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800410c:	4b8f      	ldr	r3, [pc, #572]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f003 030c 	and.w	r3, r3, #12
 8004114:	2b08      	cmp	r3, #8
 8004116:	d112      	bne.n	800413e <HAL_RCC_OscConfig+0x5e>
 8004118:	4b8c      	ldr	r3, [pc, #560]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004124:	d10b      	bne.n	800413e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004126:	4b89      	ldr	r3, [pc, #548]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d06c      	beq.n	800420c <HAL_RCC_OscConfig+0x12c>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d168      	bne.n	800420c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e24c      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004146:	d106      	bne.n	8004156 <HAL_RCC_OscConfig+0x76>
 8004148:	4b80      	ldr	r3, [pc, #512]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a7f      	ldr	r2, [pc, #508]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 800414e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004152:	6013      	str	r3, [r2, #0]
 8004154:	e02e      	b.n	80041b4 <HAL_RCC_OscConfig+0xd4>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d10c      	bne.n	8004178 <HAL_RCC_OscConfig+0x98>
 800415e:	4b7b      	ldr	r3, [pc, #492]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a7a      	ldr	r2, [pc, #488]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004164:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004168:	6013      	str	r3, [r2, #0]
 800416a:	4b78      	ldr	r3, [pc, #480]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a77      	ldr	r2, [pc, #476]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004170:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004174:	6013      	str	r3, [r2, #0]
 8004176:	e01d      	b.n	80041b4 <HAL_RCC_OscConfig+0xd4>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004180:	d10c      	bne.n	800419c <HAL_RCC_OscConfig+0xbc>
 8004182:	4b72      	ldr	r3, [pc, #456]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a71      	ldr	r2, [pc, #452]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004188:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800418c:	6013      	str	r3, [r2, #0]
 800418e:	4b6f      	ldr	r3, [pc, #444]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a6e      	ldr	r2, [pc, #440]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004198:	6013      	str	r3, [r2, #0]
 800419a:	e00b      	b.n	80041b4 <HAL_RCC_OscConfig+0xd4>
 800419c:	4b6b      	ldr	r3, [pc, #428]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a6a      	ldr	r2, [pc, #424]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 80041a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041a6:	6013      	str	r3, [r2, #0]
 80041a8:	4b68      	ldr	r3, [pc, #416]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a67      	ldr	r2, [pc, #412]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 80041ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d013      	beq.n	80041e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041bc:	f7ff f9fe 	bl	80035bc <HAL_GetTick>
 80041c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041c2:	e008      	b.n	80041d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041c4:	f7ff f9fa 	bl	80035bc <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	2b64      	cmp	r3, #100	@ 0x64
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e200      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041d6:	4b5d      	ldr	r3, [pc, #372]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d0f0      	beq.n	80041c4 <HAL_RCC_OscConfig+0xe4>
 80041e2:	e014      	b.n	800420e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e4:	f7ff f9ea 	bl	80035bc <HAL_GetTick>
 80041e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041ea:	e008      	b.n	80041fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041ec:	f7ff f9e6 	bl	80035bc <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	2b64      	cmp	r3, #100	@ 0x64
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e1ec      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041fe:	4b53      	ldr	r3, [pc, #332]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1f0      	bne.n	80041ec <HAL_RCC_OscConfig+0x10c>
 800420a:	e000      	b.n	800420e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800420c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d063      	beq.n	80042e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800421a:	4b4c      	ldr	r3, [pc, #304]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f003 030c 	and.w	r3, r3, #12
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00b      	beq.n	800423e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004226:	4b49      	ldr	r3, [pc, #292]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f003 030c 	and.w	r3, r3, #12
 800422e:	2b08      	cmp	r3, #8
 8004230:	d11c      	bne.n	800426c <HAL_RCC_OscConfig+0x18c>
 8004232:	4b46      	ldr	r3, [pc, #280]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d116      	bne.n	800426c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800423e:	4b43      	ldr	r3, [pc, #268]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b00      	cmp	r3, #0
 8004248:	d005      	beq.n	8004256 <HAL_RCC_OscConfig+0x176>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	691b      	ldr	r3, [r3, #16]
 800424e:	2b01      	cmp	r3, #1
 8004250:	d001      	beq.n	8004256 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e1c0      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004256:	4b3d      	ldr	r3, [pc, #244]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	00db      	lsls	r3, r3, #3
 8004264:	4939      	ldr	r1, [pc, #228]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004266:	4313      	orrs	r3, r2
 8004268:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800426a:	e03a      	b.n	80042e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	691b      	ldr	r3, [r3, #16]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d020      	beq.n	80042b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004274:	4b36      	ldr	r3, [pc, #216]	@ (8004350 <HAL_RCC_OscConfig+0x270>)
 8004276:	2201      	movs	r2, #1
 8004278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800427a:	f7ff f99f 	bl	80035bc <HAL_GetTick>
 800427e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004280:	e008      	b.n	8004294 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004282:	f7ff f99b 	bl	80035bc <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e1a1      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004294:	4b2d      	ldr	r3, [pc, #180]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d0f0      	beq.n	8004282 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042a0:	4b2a      	ldr	r3, [pc, #168]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	695b      	ldr	r3, [r3, #20]
 80042ac:	00db      	lsls	r3, r3, #3
 80042ae:	4927      	ldr	r1, [pc, #156]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 80042b0:	4313      	orrs	r3, r2
 80042b2:	600b      	str	r3, [r1, #0]
 80042b4:	e015      	b.n	80042e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042b6:	4b26      	ldr	r3, [pc, #152]	@ (8004350 <HAL_RCC_OscConfig+0x270>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042bc:	f7ff f97e 	bl	80035bc <HAL_GetTick>
 80042c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042c2:	e008      	b.n	80042d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042c4:	f7ff f97a 	bl	80035bc <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e180      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042d6:	4b1d      	ldr	r3, [pc, #116]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d1f0      	bne.n	80042c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0308 	and.w	r3, r3, #8
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d03a      	beq.n	8004364 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	699b      	ldr	r3, [r3, #24]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d019      	beq.n	800432a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042f6:	4b17      	ldr	r3, [pc, #92]	@ (8004354 <HAL_RCC_OscConfig+0x274>)
 80042f8:	2201      	movs	r2, #1
 80042fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042fc:	f7ff f95e 	bl	80035bc <HAL_GetTick>
 8004300:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004302:	e008      	b.n	8004316 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004304:	f7ff f95a 	bl	80035bc <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	2b02      	cmp	r3, #2
 8004310:	d901      	bls.n	8004316 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004312:	2303      	movs	r3, #3
 8004314:	e160      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004316:	4b0d      	ldr	r3, [pc, #52]	@ (800434c <HAL_RCC_OscConfig+0x26c>)
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	f003 0302 	and.w	r3, r3, #2
 800431e:	2b00      	cmp	r3, #0
 8004320:	d0f0      	beq.n	8004304 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004322:	2001      	movs	r0, #1
 8004324:	f000 face 	bl	80048c4 <RCC_Delay>
 8004328:	e01c      	b.n	8004364 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800432a:	4b0a      	ldr	r3, [pc, #40]	@ (8004354 <HAL_RCC_OscConfig+0x274>)
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004330:	f7ff f944 	bl	80035bc <HAL_GetTick>
 8004334:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004336:	e00f      	b.n	8004358 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004338:	f7ff f940 	bl	80035bc <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	2b02      	cmp	r3, #2
 8004344:	d908      	bls.n	8004358 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e146      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
 800434a:	bf00      	nop
 800434c:	40021000 	.word	0x40021000
 8004350:	42420000 	.word	0x42420000
 8004354:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004358:	4b92      	ldr	r3, [pc, #584]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 800435a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435c:	f003 0302 	and.w	r3, r3, #2
 8004360:	2b00      	cmp	r3, #0
 8004362:	d1e9      	bne.n	8004338 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0304 	and.w	r3, r3, #4
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 80a6 	beq.w	80044be <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004372:	2300      	movs	r3, #0
 8004374:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004376:	4b8b      	ldr	r3, [pc, #556]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004378:	69db      	ldr	r3, [r3, #28]
 800437a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d10d      	bne.n	800439e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004382:	4b88      	ldr	r3, [pc, #544]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004384:	69db      	ldr	r3, [r3, #28]
 8004386:	4a87      	ldr	r2, [pc, #540]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004388:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800438c:	61d3      	str	r3, [r2, #28]
 800438e:	4b85      	ldr	r3, [pc, #532]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004390:	69db      	ldr	r3, [r3, #28]
 8004392:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004396:	60bb      	str	r3, [r7, #8]
 8004398:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800439a:	2301      	movs	r3, #1
 800439c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800439e:	4b82      	ldr	r3, [pc, #520]	@ (80045a8 <HAL_RCC_OscConfig+0x4c8>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d118      	bne.n	80043dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043aa:	4b7f      	ldr	r3, [pc, #508]	@ (80045a8 <HAL_RCC_OscConfig+0x4c8>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a7e      	ldr	r2, [pc, #504]	@ (80045a8 <HAL_RCC_OscConfig+0x4c8>)
 80043b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043b6:	f7ff f901 	bl	80035bc <HAL_GetTick>
 80043ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043bc:	e008      	b.n	80043d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043be:	f7ff f8fd 	bl	80035bc <HAL_GetTick>
 80043c2:	4602      	mov	r2, r0
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	2b64      	cmp	r3, #100	@ 0x64
 80043ca:	d901      	bls.n	80043d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80043cc:	2303      	movs	r3, #3
 80043ce:	e103      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043d0:	4b75      	ldr	r3, [pc, #468]	@ (80045a8 <HAL_RCC_OscConfig+0x4c8>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d0f0      	beq.n	80043be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d106      	bne.n	80043f2 <HAL_RCC_OscConfig+0x312>
 80043e4:	4b6f      	ldr	r3, [pc, #444]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	4a6e      	ldr	r2, [pc, #440]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 80043ea:	f043 0301 	orr.w	r3, r3, #1
 80043ee:	6213      	str	r3, [r2, #32]
 80043f0:	e02d      	b.n	800444e <HAL_RCC_OscConfig+0x36e>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d10c      	bne.n	8004414 <HAL_RCC_OscConfig+0x334>
 80043fa:	4b6a      	ldr	r3, [pc, #424]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 80043fc:	6a1b      	ldr	r3, [r3, #32]
 80043fe:	4a69      	ldr	r2, [pc, #420]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004400:	f023 0301 	bic.w	r3, r3, #1
 8004404:	6213      	str	r3, [r2, #32]
 8004406:	4b67      	ldr	r3, [pc, #412]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	4a66      	ldr	r2, [pc, #408]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 800440c:	f023 0304 	bic.w	r3, r3, #4
 8004410:	6213      	str	r3, [r2, #32]
 8004412:	e01c      	b.n	800444e <HAL_RCC_OscConfig+0x36e>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	2b05      	cmp	r3, #5
 800441a:	d10c      	bne.n	8004436 <HAL_RCC_OscConfig+0x356>
 800441c:	4b61      	ldr	r3, [pc, #388]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 800441e:	6a1b      	ldr	r3, [r3, #32]
 8004420:	4a60      	ldr	r2, [pc, #384]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004422:	f043 0304 	orr.w	r3, r3, #4
 8004426:	6213      	str	r3, [r2, #32]
 8004428:	4b5e      	ldr	r3, [pc, #376]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 800442a:	6a1b      	ldr	r3, [r3, #32]
 800442c:	4a5d      	ldr	r2, [pc, #372]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 800442e:	f043 0301 	orr.w	r3, r3, #1
 8004432:	6213      	str	r3, [r2, #32]
 8004434:	e00b      	b.n	800444e <HAL_RCC_OscConfig+0x36e>
 8004436:	4b5b      	ldr	r3, [pc, #364]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004438:	6a1b      	ldr	r3, [r3, #32]
 800443a:	4a5a      	ldr	r2, [pc, #360]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 800443c:	f023 0301 	bic.w	r3, r3, #1
 8004440:	6213      	str	r3, [r2, #32]
 8004442:	4b58      	ldr	r3, [pc, #352]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	4a57      	ldr	r2, [pc, #348]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004448:	f023 0304 	bic.w	r3, r3, #4
 800444c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d015      	beq.n	8004482 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004456:	f7ff f8b1 	bl	80035bc <HAL_GetTick>
 800445a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800445c:	e00a      	b.n	8004474 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800445e:	f7ff f8ad 	bl	80035bc <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	f241 3288 	movw	r2, #5000	@ 0x1388
 800446c:	4293      	cmp	r3, r2
 800446e:	d901      	bls.n	8004474 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e0b1      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004474:	4b4b      	ldr	r3, [pc, #300]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004476:	6a1b      	ldr	r3, [r3, #32]
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d0ee      	beq.n	800445e <HAL_RCC_OscConfig+0x37e>
 8004480:	e014      	b.n	80044ac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004482:	f7ff f89b 	bl	80035bc <HAL_GetTick>
 8004486:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004488:	e00a      	b.n	80044a0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800448a:	f7ff f897 	bl	80035bc <HAL_GetTick>
 800448e:	4602      	mov	r2, r0
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	1ad3      	subs	r3, r2, r3
 8004494:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004498:	4293      	cmp	r3, r2
 800449a:	d901      	bls.n	80044a0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e09b      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044a0:	4b40      	ldr	r3, [pc, #256]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 80044a2:	6a1b      	ldr	r3, [r3, #32]
 80044a4:	f003 0302 	and.w	r3, r3, #2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1ee      	bne.n	800448a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80044ac:	7dfb      	ldrb	r3, [r7, #23]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d105      	bne.n	80044be <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044b2:	4b3c      	ldr	r3, [pc, #240]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 80044b4:	69db      	ldr	r3, [r3, #28]
 80044b6:	4a3b      	ldr	r2, [pc, #236]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 80044b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044bc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 8087 	beq.w	80045d6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044c8:	4b36      	ldr	r3, [pc, #216]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f003 030c 	and.w	r3, r3, #12
 80044d0:	2b08      	cmp	r3, #8
 80044d2:	d061      	beq.n	8004598 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d146      	bne.n	800456a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044dc:	4b33      	ldr	r3, [pc, #204]	@ (80045ac <HAL_RCC_OscConfig+0x4cc>)
 80044de:	2200      	movs	r2, #0
 80044e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044e2:	f7ff f86b 	bl	80035bc <HAL_GetTick>
 80044e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044e8:	e008      	b.n	80044fc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044ea:	f7ff f867 	bl	80035bc <HAL_GetTick>
 80044ee:	4602      	mov	r2, r0
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d901      	bls.n	80044fc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e06d      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044fc:	4b29      	ldr	r3, [pc, #164]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1f0      	bne.n	80044ea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a1b      	ldr	r3, [r3, #32]
 800450c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004510:	d108      	bne.n	8004524 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004512:	4b24      	ldr	r3, [pc, #144]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	4921      	ldr	r1, [pc, #132]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004520:	4313      	orrs	r3, r2
 8004522:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004524:	4b1f      	ldr	r3, [pc, #124]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6a19      	ldr	r1, [r3, #32]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004534:	430b      	orrs	r3, r1
 8004536:	491b      	ldr	r1, [pc, #108]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 8004538:	4313      	orrs	r3, r2
 800453a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800453c:	4b1b      	ldr	r3, [pc, #108]	@ (80045ac <HAL_RCC_OscConfig+0x4cc>)
 800453e:	2201      	movs	r2, #1
 8004540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004542:	f7ff f83b 	bl	80035bc <HAL_GetTick>
 8004546:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004548:	e008      	b.n	800455c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800454a:	f7ff f837 	bl	80035bc <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	2b02      	cmp	r3, #2
 8004556:	d901      	bls.n	800455c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	e03d      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800455c:	4b11      	ldr	r3, [pc, #68]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004564:	2b00      	cmp	r3, #0
 8004566:	d0f0      	beq.n	800454a <HAL_RCC_OscConfig+0x46a>
 8004568:	e035      	b.n	80045d6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800456a:	4b10      	ldr	r3, [pc, #64]	@ (80045ac <HAL_RCC_OscConfig+0x4cc>)
 800456c:	2200      	movs	r2, #0
 800456e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004570:	f7ff f824 	bl	80035bc <HAL_GetTick>
 8004574:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004576:	e008      	b.n	800458a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004578:	f7ff f820 	bl	80035bc <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	2b02      	cmp	r3, #2
 8004584:	d901      	bls.n	800458a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e026      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800458a:	4b06      	ldr	r3, [pc, #24]	@ (80045a4 <HAL_RCC_OscConfig+0x4c4>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1f0      	bne.n	8004578 <HAL_RCC_OscConfig+0x498>
 8004596:	e01e      	b.n	80045d6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	69db      	ldr	r3, [r3, #28]
 800459c:	2b01      	cmp	r3, #1
 800459e:	d107      	bne.n	80045b0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e019      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
 80045a4:	40021000 	.word	0x40021000
 80045a8:	40007000 	.word	0x40007000
 80045ac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80045b0:	4b0b      	ldr	r3, [pc, #44]	@ (80045e0 <HAL_RCC_OscConfig+0x500>)
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a1b      	ldr	r3, [r3, #32]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d106      	bne.n	80045d2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d001      	beq.n	80045d6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80045d6:	2300      	movs	r3, #0
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3718      	adds	r7, #24
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	40021000 	.word	0x40021000

080045e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d101      	bne.n	80045f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e0d0      	b.n	800479a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045f8:	4b6a      	ldr	r3, [pc, #424]	@ (80047a4 <HAL_RCC_ClockConfig+0x1c0>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 0307 	and.w	r3, r3, #7
 8004600:	683a      	ldr	r2, [r7, #0]
 8004602:	429a      	cmp	r2, r3
 8004604:	d910      	bls.n	8004628 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004606:	4b67      	ldr	r3, [pc, #412]	@ (80047a4 <HAL_RCC_ClockConfig+0x1c0>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f023 0207 	bic.w	r2, r3, #7
 800460e:	4965      	ldr	r1, [pc, #404]	@ (80047a4 <HAL_RCC_ClockConfig+0x1c0>)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	4313      	orrs	r3, r2
 8004614:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004616:	4b63      	ldr	r3, [pc, #396]	@ (80047a4 <HAL_RCC_ClockConfig+0x1c0>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0307 	and.w	r3, r3, #7
 800461e:	683a      	ldr	r2, [r7, #0]
 8004620:	429a      	cmp	r2, r3
 8004622:	d001      	beq.n	8004628 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e0b8      	b.n	800479a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0302 	and.w	r3, r3, #2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d020      	beq.n	8004676 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0304 	and.w	r3, r3, #4
 800463c:	2b00      	cmp	r3, #0
 800463e:	d005      	beq.n	800464c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004640:	4b59      	ldr	r3, [pc, #356]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	4a58      	ldr	r2, [pc, #352]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004646:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800464a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0308 	and.w	r3, r3, #8
 8004654:	2b00      	cmp	r3, #0
 8004656:	d005      	beq.n	8004664 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004658:	4b53      	ldr	r3, [pc, #332]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	4a52      	ldr	r2, [pc, #328]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 800465e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004662:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004664:	4b50      	ldr	r3, [pc, #320]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	494d      	ldr	r1, [pc, #308]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004672:	4313      	orrs	r3, r2
 8004674:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b00      	cmp	r3, #0
 8004680:	d040      	beq.n	8004704 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d107      	bne.n	800469a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800468a:	4b47      	ldr	r3, [pc, #284]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d115      	bne.n	80046c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e07f      	b.n	800479a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d107      	bne.n	80046b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046a2:	4b41      	ldr	r3, [pc, #260]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d109      	bne.n	80046c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e073      	b.n	800479a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046b2:	4b3d      	ldr	r3, [pc, #244]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d101      	bne.n	80046c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e06b      	b.n	800479a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046c2:	4b39      	ldr	r3, [pc, #228]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f023 0203 	bic.w	r2, r3, #3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	4936      	ldr	r1, [pc, #216]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 80046d0:	4313      	orrs	r3, r2
 80046d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046d4:	f7fe ff72 	bl	80035bc <HAL_GetTick>
 80046d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046da:	e00a      	b.n	80046f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046dc:	f7fe ff6e 	bl	80035bc <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d901      	bls.n	80046f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	e053      	b.n	800479a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046f2:	4b2d      	ldr	r3, [pc, #180]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f003 020c 	and.w	r2, r3, #12
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	429a      	cmp	r2, r3
 8004702:	d1eb      	bne.n	80046dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004704:	4b27      	ldr	r3, [pc, #156]	@ (80047a4 <HAL_RCC_ClockConfig+0x1c0>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0307 	and.w	r3, r3, #7
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	429a      	cmp	r2, r3
 8004710:	d210      	bcs.n	8004734 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004712:	4b24      	ldr	r3, [pc, #144]	@ (80047a4 <HAL_RCC_ClockConfig+0x1c0>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f023 0207 	bic.w	r2, r3, #7
 800471a:	4922      	ldr	r1, [pc, #136]	@ (80047a4 <HAL_RCC_ClockConfig+0x1c0>)
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	4313      	orrs	r3, r2
 8004720:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004722:	4b20      	ldr	r3, [pc, #128]	@ (80047a4 <HAL_RCC_ClockConfig+0x1c0>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0307 	and.w	r3, r3, #7
 800472a:	683a      	ldr	r2, [r7, #0]
 800472c:	429a      	cmp	r2, r3
 800472e:	d001      	beq.n	8004734 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e032      	b.n	800479a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	2b00      	cmp	r3, #0
 800473e:	d008      	beq.n	8004752 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004740:	4b19      	ldr	r3, [pc, #100]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	4916      	ldr	r1, [pc, #88]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 800474e:	4313      	orrs	r3, r2
 8004750:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0308 	and.w	r3, r3, #8
 800475a:	2b00      	cmp	r3, #0
 800475c:	d009      	beq.n	8004772 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800475e:	4b12      	ldr	r3, [pc, #72]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	00db      	lsls	r3, r3, #3
 800476c:	490e      	ldr	r1, [pc, #56]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 800476e:	4313      	orrs	r3, r2
 8004770:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004772:	f000 f821 	bl	80047b8 <HAL_RCC_GetSysClockFreq>
 8004776:	4602      	mov	r2, r0
 8004778:	4b0b      	ldr	r3, [pc, #44]	@ (80047a8 <HAL_RCC_ClockConfig+0x1c4>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	091b      	lsrs	r3, r3, #4
 800477e:	f003 030f 	and.w	r3, r3, #15
 8004782:	490a      	ldr	r1, [pc, #40]	@ (80047ac <HAL_RCC_ClockConfig+0x1c8>)
 8004784:	5ccb      	ldrb	r3, [r1, r3]
 8004786:	fa22 f303 	lsr.w	r3, r2, r3
 800478a:	4a09      	ldr	r2, [pc, #36]	@ (80047b0 <HAL_RCC_ClockConfig+0x1cc>)
 800478c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800478e:	4b09      	ldr	r3, [pc, #36]	@ (80047b4 <HAL_RCC_ClockConfig+0x1d0>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4618      	mov	r0, r3
 8004794:	f7fe fed0 	bl	8003538 <HAL_InitTick>

  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	40022000 	.word	0x40022000
 80047a8:	40021000 	.word	0x40021000
 80047ac:	08007578 	.word	0x08007578
 80047b0:	20000024 	.word	0x20000024
 80047b4:	2000002c 	.word	0x2000002c

080047b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b087      	sub	sp, #28
 80047bc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80047be:	2300      	movs	r3, #0
 80047c0:	60fb      	str	r3, [r7, #12]
 80047c2:	2300      	movs	r3, #0
 80047c4:	60bb      	str	r3, [r7, #8]
 80047c6:	2300      	movs	r3, #0
 80047c8:	617b      	str	r3, [r7, #20]
 80047ca:	2300      	movs	r3, #0
 80047cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80047ce:	2300      	movs	r3, #0
 80047d0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80047d2:	4b1e      	ldr	r3, [pc, #120]	@ (800484c <HAL_RCC_GetSysClockFreq+0x94>)
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f003 030c 	and.w	r3, r3, #12
 80047de:	2b04      	cmp	r3, #4
 80047e0:	d002      	beq.n	80047e8 <HAL_RCC_GetSysClockFreq+0x30>
 80047e2:	2b08      	cmp	r3, #8
 80047e4:	d003      	beq.n	80047ee <HAL_RCC_GetSysClockFreq+0x36>
 80047e6:	e027      	b.n	8004838 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80047e8:	4b19      	ldr	r3, [pc, #100]	@ (8004850 <HAL_RCC_GetSysClockFreq+0x98>)
 80047ea:	613b      	str	r3, [r7, #16]
      break;
 80047ec:	e027      	b.n	800483e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	0c9b      	lsrs	r3, r3, #18
 80047f2:	f003 030f 	and.w	r3, r3, #15
 80047f6:	4a17      	ldr	r2, [pc, #92]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x9c>)
 80047f8:	5cd3      	ldrb	r3, [r2, r3]
 80047fa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d010      	beq.n	8004828 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004806:	4b11      	ldr	r3, [pc, #68]	@ (800484c <HAL_RCC_GetSysClockFreq+0x94>)
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	0c5b      	lsrs	r3, r3, #17
 800480c:	f003 0301 	and.w	r3, r3, #1
 8004810:	4a11      	ldr	r2, [pc, #68]	@ (8004858 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004812:	5cd3      	ldrb	r3, [r2, r3]
 8004814:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a0d      	ldr	r2, [pc, #52]	@ (8004850 <HAL_RCC_GetSysClockFreq+0x98>)
 800481a:	fb03 f202 	mul.w	r2, r3, r2
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	fbb2 f3f3 	udiv	r3, r2, r3
 8004824:	617b      	str	r3, [r7, #20]
 8004826:	e004      	b.n	8004832 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a0c      	ldr	r2, [pc, #48]	@ (800485c <HAL_RCC_GetSysClockFreq+0xa4>)
 800482c:	fb02 f303 	mul.w	r3, r2, r3
 8004830:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	613b      	str	r3, [r7, #16]
      break;
 8004836:	e002      	b.n	800483e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004838:	4b05      	ldr	r3, [pc, #20]	@ (8004850 <HAL_RCC_GetSysClockFreq+0x98>)
 800483a:	613b      	str	r3, [r7, #16]
      break;
 800483c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800483e:	693b      	ldr	r3, [r7, #16]
}
 8004840:	4618      	mov	r0, r3
 8004842:	371c      	adds	r7, #28
 8004844:	46bd      	mov	sp, r7
 8004846:	bc80      	pop	{r7}
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	40021000 	.word	0x40021000
 8004850:	007a1200 	.word	0x007a1200
 8004854:	08007590 	.word	0x08007590
 8004858:	080075a0 	.word	0x080075a0
 800485c:	003d0900 	.word	0x003d0900

08004860 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004860:	b480      	push	{r7}
 8004862:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004864:	4b02      	ldr	r3, [pc, #8]	@ (8004870 <HAL_RCC_GetHCLKFreq+0x10>)
 8004866:	681b      	ldr	r3, [r3, #0]
}
 8004868:	4618      	mov	r0, r3
 800486a:	46bd      	mov	sp, r7
 800486c:	bc80      	pop	{r7}
 800486e:	4770      	bx	lr
 8004870:	20000024 	.word	0x20000024

08004874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004878:	f7ff fff2 	bl	8004860 <HAL_RCC_GetHCLKFreq>
 800487c:	4602      	mov	r2, r0
 800487e:	4b05      	ldr	r3, [pc, #20]	@ (8004894 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	0a1b      	lsrs	r3, r3, #8
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	4903      	ldr	r1, [pc, #12]	@ (8004898 <HAL_RCC_GetPCLK1Freq+0x24>)
 800488a:	5ccb      	ldrb	r3, [r1, r3]
 800488c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004890:	4618      	mov	r0, r3
 8004892:	bd80      	pop	{r7, pc}
 8004894:	40021000 	.word	0x40021000
 8004898:	08007588 	.word	0x08007588

0800489c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048a0:	f7ff ffde 	bl	8004860 <HAL_RCC_GetHCLKFreq>
 80048a4:	4602      	mov	r2, r0
 80048a6:	4b05      	ldr	r3, [pc, #20]	@ (80048bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	0adb      	lsrs	r3, r3, #11
 80048ac:	f003 0307 	and.w	r3, r3, #7
 80048b0:	4903      	ldr	r1, [pc, #12]	@ (80048c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048b2:	5ccb      	ldrb	r3, [r1, r3]
 80048b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	40021000 	.word	0x40021000
 80048c0:	08007588 	.word	0x08007588

080048c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80048cc:	4b0a      	ldr	r3, [pc, #40]	@ (80048f8 <RCC_Delay+0x34>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a0a      	ldr	r2, [pc, #40]	@ (80048fc <RCC_Delay+0x38>)
 80048d2:	fba2 2303 	umull	r2, r3, r2, r3
 80048d6:	0a5b      	lsrs	r3, r3, #9
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	fb02 f303 	mul.w	r3, r2, r3
 80048de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80048e0:	bf00      	nop
  }
  while (Delay --);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	1e5a      	subs	r2, r3, #1
 80048e6:	60fa      	str	r2, [r7, #12]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d1f9      	bne.n	80048e0 <RCC_Delay+0x1c>
}
 80048ec:	bf00      	nop
 80048ee:	bf00      	nop
 80048f0:	3714      	adds	r7, #20
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bc80      	pop	{r7}
 80048f6:	4770      	bx	lr
 80048f8:	20000024 	.word	0x20000024
 80048fc:	10624dd3 	.word	0x10624dd3

08004900 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d101      	bne.n	8004912 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e041      	b.n	8004996 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004918:	b2db      	uxtb	r3, r3
 800491a:	2b00      	cmp	r3, #0
 800491c:	d106      	bne.n	800492c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f7fd fec2 	bl	80026b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2202      	movs	r2, #2
 8004930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	3304      	adds	r3, #4
 800493c:	4619      	mov	r1, r3
 800493e:	4610      	mov	r0, r2
 8004940:	f000 fe6e 	bl	8005620 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3708      	adds	r7, #8
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b082      	sub	sp, #8
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d101      	bne.n	80049b0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e041      	b.n	8004a34 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d106      	bne.n	80049ca <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f000 f839 	bl	8004a3c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2202      	movs	r2, #2
 80049ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	3304      	adds	r3, #4
 80049da:	4619      	mov	r1, r3
 80049dc:	4610      	mov	r0, r2
 80049de:	f000 fe1f 	bl	8005620 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2201      	movs	r2, #1
 80049e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2201      	movs	r2, #1
 80049f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2201      	movs	r2, #1
 8004a16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3708      	adds	r7, #8
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a44:	bf00      	nop
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bc80      	pop	{r7}
 8004a4c:	4770      	bx	lr
	...

08004a50 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	607a      	str	r2, [r7, #4]
 8004a5c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d109      	bne.n	8004a7c <HAL_TIM_PWM_Start_DMA+0x2c>
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	bf0c      	ite	eq
 8004a74:	2301      	moveq	r3, #1
 8004a76:	2300      	movne	r3, #0
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	e022      	b.n	8004ac2 <HAL_TIM_PWM_Start_DMA+0x72>
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	2b04      	cmp	r3, #4
 8004a80:	d109      	bne.n	8004a96 <HAL_TIM_PWM_Start_DMA+0x46>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	bf0c      	ite	eq
 8004a8e:	2301      	moveq	r3, #1
 8004a90:	2300      	movne	r3, #0
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	e015      	b.n	8004ac2 <HAL_TIM_PWM_Start_DMA+0x72>
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	2b08      	cmp	r3, #8
 8004a9a:	d109      	bne.n	8004ab0 <HAL_TIM_PWM_Start_DMA+0x60>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	bf0c      	ite	eq
 8004aa8:	2301      	moveq	r3, #1
 8004aaa:	2300      	movne	r3, #0
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	e008      	b.n	8004ac2 <HAL_TIM_PWM_Start_DMA+0x72>
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	bf0c      	ite	eq
 8004abc:	2301      	moveq	r3, #1
 8004abe:	2300      	movne	r3, #0
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8004ac6:	2302      	movs	r3, #2
 8004ac8:	e153      	b.n	8004d72 <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d109      	bne.n	8004ae4 <HAL_TIM_PWM_Start_DMA+0x94>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	bf0c      	ite	eq
 8004adc:	2301      	moveq	r3, #1
 8004ade:	2300      	movne	r3, #0
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	e022      	b.n	8004b2a <HAL_TIM_PWM_Start_DMA+0xda>
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	2b04      	cmp	r3, #4
 8004ae8:	d109      	bne.n	8004afe <HAL_TIM_PWM_Start_DMA+0xae>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	bf0c      	ite	eq
 8004af6:	2301      	moveq	r3, #1
 8004af8:	2300      	movne	r3, #0
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	e015      	b.n	8004b2a <HAL_TIM_PWM_Start_DMA+0xda>
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	2b08      	cmp	r3, #8
 8004b02:	d109      	bne.n	8004b18 <HAL_TIM_PWM_Start_DMA+0xc8>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	bf0c      	ite	eq
 8004b10:	2301      	moveq	r3, #1
 8004b12:	2300      	movne	r3, #0
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	e008      	b.n	8004b2a <HAL_TIM_PWM_Start_DMA+0xda>
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	bf0c      	ite	eq
 8004b24:	2301      	moveq	r3, #1
 8004b26:	2300      	movne	r3, #0
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d024      	beq.n	8004b78 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d002      	beq.n	8004b3a <HAL_TIM_PWM_Start_DMA+0xea>
 8004b34:	887b      	ldrh	r3, [r7, #2]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e119      	b.n	8004d72 <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d104      	bne.n	8004b4e <HAL_TIM_PWM_Start_DMA+0xfe>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2202      	movs	r2, #2
 8004b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b4c:	e016      	b.n	8004b7c <HAL_TIM_PWM_Start_DMA+0x12c>
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	2b04      	cmp	r3, #4
 8004b52:	d104      	bne.n	8004b5e <HAL_TIM_PWM_Start_DMA+0x10e>
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2202      	movs	r2, #2
 8004b58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b5c:	e00e      	b.n	8004b7c <HAL_TIM_PWM_Start_DMA+0x12c>
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	2b08      	cmp	r3, #8
 8004b62:	d104      	bne.n	8004b6e <HAL_TIM_PWM_Start_DMA+0x11e>
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2202      	movs	r2, #2
 8004b68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b6c:	e006      	b.n	8004b7c <HAL_TIM_PWM_Start_DMA+0x12c>
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2202      	movs	r2, #2
 8004b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b76:	e001      	b.n	8004b7c <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e0fa      	b.n	8004d72 <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	2b0c      	cmp	r3, #12
 8004b80:	f200 80ae 	bhi.w	8004ce0 <HAL_TIM_PWM_Start_DMA+0x290>
 8004b84:	a201      	add	r2, pc, #4	@ (adr r2, 8004b8c <HAL_TIM_PWM_Start_DMA+0x13c>)
 8004b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b8a:	bf00      	nop
 8004b8c:	08004bc1 	.word	0x08004bc1
 8004b90:	08004ce1 	.word	0x08004ce1
 8004b94:	08004ce1 	.word	0x08004ce1
 8004b98:	08004ce1 	.word	0x08004ce1
 8004b9c:	08004c09 	.word	0x08004c09
 8004ba0:	08004ce1 	.word	0x08004ce1
 8004ba4:	08004ce1 	.word	0x08004ce1
 8004ba8:	08004ce1 	.word	0x08004ce1
 8004bac:	08004c51 	.word	0x08004c51
 8004bb0:	08004ce1 	.word	0x08004ce1
 8004bb4:	08004ce1 	.word	0x08004ce1
 8004bb8:	08004ce1 	.word	0x08004ce1
 8004bbc:	08004c99 	.word	0x08004c99
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc4:	4a6d      	ldr	r2, [pc, #436]	@ (8004d7c <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004bc6:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bcc:	4a6c      	ldr	r2, [pc, #432]	@ (8004d80 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004bce:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd4:	4a6b      	ldr	r2, [pc, #428]	@ (8004d84 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004bd6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004bdc:	6879      	ldr	r1, [r7, #4]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	3334      	adds	r3, #52	@ 0x34
 8004be4:	461a      	mov	r2, r3
 8004be6:	887b      	ldrh	r3, [r7, #2]
 8004be8:	f7fe fe7e 	bl	80038e8 <HAL_DMA_Start_IT>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d001      	beq.n	8004bf6 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e0bd      	b.n	8004d72 <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68da      	ldr	r2, [r3, #12]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c04:	60da      	str	r2, [r3, #12]
      break;
 8004c06:	e06e      	b.n	8004ce6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c0c:	4a5b      	ldr	r2, [pc, #364]	@ (8004d7c <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004c0e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c14:	4a5a      	ldr	r2, [pc, #360]	@ (8004d80 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004c16:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c1c:	4a59      	ldr	r2, [pc, #356]	@ (8004d84 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004c1e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004c24:	6879      	ldr	r1, [r7, #4]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	3338      	adds	r3, #56	@ 0x38
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	887b      	ldrh	r3, [r7, #2]
 8004c30:	f7fe fe5a 	bl	80038e8 <HAL_DMA_Start_IT>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d001      	beq.n	8004c3e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e099      	b.n	8004d72 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	68da      	ldr	r2, [r3, #12]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c4c:	60da      	str	r2, [r3, #12]
      break;
 8004c4e:	e04a      	b.n	8004ce6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c54:	4a49      	ldr	r2, [pc, #292]	@ (8004d7c <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004c56:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c5c:	4a48      	ldr	r2, [pc, #288]	@ (8004d80 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004c5e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c64:	4a47      	ldr	r2, [pc, #284]	@ (8004d84 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004c66:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8004c6c:	6879      	ldr	r1, [r7, #4]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	333c      	adds	r3, #60	@ 0x3c
 8004c74:	461a      	mov	r2, r3
 8004c76:	887b      	ldrh	r3, [r7, #2]
 8004c78:	f7fe fe36 	bl	80038e8 <HAL_DMA_Start_IT>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d001      	beq.n	8004c86 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e075      	b.n	8004d72 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68da      	ldr	r2, [r3, #12]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c94:	60da      	str	r2, [r3, #12]
      break;
 8004c96:	e026      	b.n	8004ce6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c9c:	4a37      	ldr	r2, [pc, #220]	@ (8004d7c <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004c9e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca4:	4a36      	ldr	r2, [pc, #216]	@ (8004d80 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004ca6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cac:	4a35      	ldr	r2, [pc, #212]	@ (8004d84 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004cae:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004cb4:	6879      	ldr	r1, [r7, #4]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	3340      	adds	r3, #64	@ 0x40
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	887b      	ldrh	r3, [r7, #2]
 8004cc0:	f7fe fe12 	bl	80038e8 <HAL_DMA_Start_IT>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d001      	beq.n	8004cce <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e051      	b.n	8004d72 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	68da      	ldr	r2, [r3, #12]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004cdc:	60da      	str	r2, [r3, #12]
      break;
 8004cde:	e002      	b.n	8004ce6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	75fb      	strb	r3, [r7, #23]
      break;
 8004ce4:	bf00      	nop
  }

  if (status == HAL_OK)
 8004ce6:	7dfb      	ldrb	r3, [r7, #23]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d141      	bne.n	8004d70 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	68b9      	ldr	r1, [r7, #8]
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f000 ff1f 	bl	8005b38 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a22      	ldr	r2, [pc, #136]	@ (8004d88 <HAL_TIM_PWM_Start_DMA+0x338>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d107      	bne.n	8004d14 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d12:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a1b      	ldr	r2, [pc, #108]	@ (8004d88 <HAL_TIM_PWM_Start_DMA+0x338>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d00e      	beq.n	8004d3c <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d26:	d009      	beq.n	8004d3c <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a17      	ldr	r2, [pc, #92]	@ (8004d8c <HAL_TIM_PWM_Start_DMA+0x33c>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d004      	beq.n	8004d3c <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a16      	ldr	r2, [pc, #88]	@ (8004d90 <HAL_TIM_PWM_Start_DMA+0x340>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d111      	bne.n	8004d60 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	f003 0307 	and.w	r3, r3, #7
 8004d46:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	2b06      	cmp	r3, #6
 8004d4c:	d010      	beq.n	8004d70 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f042 0201 	orr.w	r2, r2, #1
 8004d5c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d5e:	e007      	b.n	8004d70 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f042 0201 	orr.w	r2, r2, #1
 8004d6e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004d70:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3718      	adds	r7, #24
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	08005511 	.word	0x08005511
 8004d80:	080055b9 	.word	0x080055b9
 8004d84:	0800547f 	.word	0x0800547f
 8004d88:	40012c00 	.word	0x40012c00
 8004d8c:	40000400 	.word	0x40000400
 8004d90:	40000800 	.word	0x40000800

08004d94 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	2b0c      	cmp	r3, #12
 8004da6:	d855      	bhi.n	8004e54 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004da8:	a201      	add	r2, pc, #4	@ (adr r2, 8004db0 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8004daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dae:	bf00      	nop
 8004db0:	08004de5 	.word	0x08004de5
 8004db4:	08004e55 	.word	0x08004e55
 8004db8:	08004e55 	.word	0x08004e55
 8004dbc:	08004e55 	.word	0x08004e55
 8004dc0:	08004e01 	.word	0x08004e01
 8004dc4:	08004e55 	.word	0x08004e55
 8004dc8:	08004e55 	.word	0x08004e55
 8004dcc:	08004e55 	.word	0x08004e55
 8004dd0:	08004e1d 	.word	0x08004e1d
 8004dd4:	08004e55 	.word	0x08004e55
 8004dd8:	08004e55 	.word	0x08004e55
 8004ddc:	08004e55 	.word	0x08004e55
 8004de0:	08004e39 	.word	0x08004e39
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68da      	ldr	r2, [r3, #12]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004df2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f7fe fe11 	bl	8003a20 <HAL_DMA_Abort_IT>
      break;
 8004dfe:	e02c      	b.n	8004e5a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68da      	ldr	r2, [r3, #12]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e0e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e14:	4618      	mov	r0, r3
 8004e16:	f7fe fe03 	bl	8003a20 <HAL_DMA_Abort_IT>
      break;
 8004e1a:	e01e      	b.n	8004e5a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68da      	ldr	r2, [r3, #12]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e2a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e30:	4618      	mov	r0, r3
 8004e32:	f7fe fdf5 	bl	8003a20 <HAL_DMA_Abort_IT>
      break;
 8004e36:	e010      	b.n	8004e5a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68da      	ldr	r2, [r3, #12]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e46:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f7fe fde7 	bl	8003a20 <HAL_DMA_Abort_IT>
      break;
 8004e52:	e002      	b.n	8004e5a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	73fb      	strb	r3, [r7, #15]
      break;
 8004e58:	bf00      	nop
  }

  if (status == HAL_OK)
 8004e5a:	7bfb      	ldrb	r3, [r7, #15]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d157      	bne.n	8004f10 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2200      	movs	r2, #0
 8004e66:	6839      	ldr	r1, [r7, #0]
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f000 fe65 	bl	8005b38 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a2a      	ldr	r2, [pc, #168]	@ (8004f1c <HAL_TIM_PWM_Stop_DMA+0x188>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d117      	bne.n	8004ea8 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	6a1a      	ldr	r2, [r3, #32]
 8004e7e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e82:	4013      	ands	r3, r2
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d10f      	bne.n	8004ea8 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	6a1a      	ldr	r2, [r3, #32]
 8004e8e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004e92:	4013      	ands	r3, r2
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d107      	bne.n	8004ea8 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004ea6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6a1a      	ldr	r2, [r3, #32]
 8004eae:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d10f      	bne.n	8004ed8 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	6a1a      	ldr	r2, [r3, #32]
 8004ebe:	f240 4344 	movw	r3, #1092	@ 0x444
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d107      	bne.n	8004ed8 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f022 0201 	bic.w	r2, r2, #1
 8004ed6:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d104      	bne.n	8004ee8 <HAL_TIM_PWM_Stop_DMA+0x154>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ee6:	e013      	b.n	8004f10 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	2b04      	cmp	r3, #4
 8004eec:	d104      	bne.n	8004ef8 <HAL_TIM_PWM_Stop_DMA+0x164>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ef6:	e00b      	b.n	8004f10 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	2b08      	cmp	r3, #8
 8004efc:	d104      	bne.n	8004f08 <HAL_TIM_PWM_Stop_DMA+0x174>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f06:	e003      	b.n	8004f10 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8004f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3710      	adds	r7, #16
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	40012c00 	.word	0x40012c00

08004f20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	f003 0302 	and.w	r3, r3, #2
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d020      	beq.n	8004f84 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f003 0302 	and.w	r3, r3, #2
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d01b      	beq.n	8004f84 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f06f 0202 	mvn.w	r2, #2
 8004f54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2201      	movs	r2, #1
 8004f5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	f003 0303 	and.w	r3, r3, #3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d003      	beq.n	8004f72 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 fa63 	bl	8005436 <HAL_TIM_IC_CaptureCallback>
 8004f70:	e005      	b.n	8004f7e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 fa56 	bl	8005424 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	f7fc fad1 	bl	8001520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	f003 0304 	and.w	r3, r3, #4
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d020      	beq.n	8004fd0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f003 0304 	and.w	r3, r3, #4
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d01b      	beq.n	8004fd0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f06f 0204 	mvn.w	r2, #4
 8004fa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2202      	movs	r2, #2
 8004fa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d003      	beq.n	8004fbe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 fa3d 	bl	8005436 <HAL_TIM_IC_CaptureCallback>
 8004fbc:	e005      	b.n	8004fca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 fa30 	bl	8005424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f7fc faab 	bl	8001520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	f003 0308 	and.w	r3, r3, #8
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d020      	beq.n	800501c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f003 0308 	and.w	r3, r3, #8
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d01b      	beq.n	800501c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f06f 0208 	mvn.w	r2, #8
 8004fec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2204      	movs	r2, #4
 8004ff2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	69db      	ldr	r3, [r3, #28]
 8004ffa:	f003 0303 	and.w	r3, r3, #3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d003      	beq.n	800500a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 fa17 	bl	8005436 <HAL_TIM_IC_CaptureCallback>
 8005008:	e005      	b.n	8005016 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 fa0a 	bl	8005424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f7fc fa85 	bl	8001520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	f003 0310 	and.w	r3, r3, #16
 8005022:	2b00      	cmp	r3, #0
 8005024:	d020      	beq.n	8005068 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f003 0310 	and.w	r3, r3, #16
 800502c:	2b00      	cmp	r3, #0
 800502e:	d01b      	beq.n	8005068 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f06f 0210 	mvn.w	r2, #16
 8005038:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2208      	movs	r2, #8
 800503e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	69db      	ldr	r3, [r3, #28]
 8005046:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800504a:	2b00      	cmp	r3, #0
 800504c:	d003      	beq.n	8005056 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 f9f1 	bl	8005436 <HAL_TIM_IC_CaptureCallback>
 8005054:	e005      	b.n	8005062 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 f9e4 	bl	8005424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f7fc fa5f 	bl	8001520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00c      	beq.n	800508c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f003 0301 	and.w	r3, r3, #1
 8005078:	2b00      	cmp	r3, #0
 800507a:	d007      	beq.n	800508c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f06f 0201 	mvn.w	r2, #1
 8005084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 f9c3 	bl	8005412 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00c      	beq.n	80050b0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800509c:	2b00      	cmp	r3, #0
 800509e:	d007      	beq.n	80050b0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80050a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 fdcf 	bl	8005c4e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d00c      	beq.n	80050d4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d007      	beq.n	80050d4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80050cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 f9c3 	bl	800545a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	f003 0320 	and.w	r3, r3, #32
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00c      	beq.n	80050f8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	f003 0320 	and.w	r3, r3, #32
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d007      	beq.n	80050f8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f06f 0220 	mvn.w	r2, #32
 80050f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 fda2 	bl	8005c3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050f8:	bf00      	nop
 80050fa:	3710      	adds	r7, #16
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b086      	sub	sp, #24
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800510c:	2300      	movs	r3, #0
 800510e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005116:	2b01      	cmp	r3, #1
 8005118:	d101      	bne.n	800511e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800511a:	2302      	movs	r3, #2
 800511c:	e0ae      	b.n	800527c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2201      	movs	r2, #1
 8005122:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2b0c      	cmp	r3, #12
 800512a:	f200 809f 	bhi.w	800526c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800512e:	a201      	add	r2, pc, #4	@ (adr r2, 8005134 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005134:	08005169 	.word	0x08005169
 8005138:	0800526d 	.word	0x0800526d
 800513c:	0800526d 	.word	0x0800526d
 8005140:	0800526d 	.word	0x0800526d
 8005144:	080051a9 	.word	0x080051a9
 8005148:	0800526d 	.word	0x0800526d
 800514c:	0800526d 	.word	0x0800526d
 8005150:	0800526d 	.word	0x0800526d
 8005154:	080051eb 	.word	0x080051eb
 8005158:	0800526d 	.word	0x0800526d
 800515c:	0800526d 	.word	0x0800526d
 8005160:	0800526d 	.word	0x0800526d
 8005164:	0800522b 	.word	0x0800522b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68b9      	ldr	r1, [r7, #8]
 800516e:	4618      	mov	r0, r3
 8005170:	f000 fac4 	bl	80056fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	699a      	ldr	r2, [r3, #24]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f042 0208 	orr.w	r2, r2, #8
 8005182:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	699a      	ldr	r2, [r3, #24]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f022 0204 	bic.w	r2, r2, #4
 8005192:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	6999      	ldr	r1, [r3, #24]
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	691a      	ldr	r2, [r3, #16]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	430a      	orrs	r2, r1
 80051a4:	619a      	str	r2, [r3, #24]
      break;
 80051a6:	e064      	b.n	8005272 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68b9      	ldr	r1, [r7, #8]
 80051ae:	4618      	mov	r0, r3
 80051b0:	f000 fb0a 	bl	80057c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	699a      	ldr	r2, [r3, #24]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	699a      	ldr	r2, [r3, #24]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	6999      	ldr	r1, [r3, #24]
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	021a      	lsls	r2, r3, #8
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	430a      	orrs	r2, r1
 80051e6:	619a      	str	r2, [r3, #24]
      break;
 80051e8:	e043      	b.n	8005272 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68b9      	ldr	r1, [r7, #8]
 80051f0:	4618      	mov	r0, r3
 80051f2:	f000 fb53 	bl	800589c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	69da      	ldr	r2, [r3, #28]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f042 0208 	orr.w	r2, r2, #8
 8005204:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	69da      	ldr	r2, [r3, #28]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f022 0204 	bic.w	r2, r2, #4
 8005214:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	69d9      	ldr	r1, [r3, #28]
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	691a      	ldr	r2, [r3, #16]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	430a      	orrs	r2, r1
 8005226:	61da      	str	r2, [r3, #28]
      break;
 8005228:	e023      	b.n	8005272 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68b9      	ldr	r1, [r7, #8]
 8005230:	4618      	mov	r0, r3
 8005232:	f000 fb9d 	bl	8005970 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	69da      	ldr	r2, [r3, #28]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005244:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	69da      	ldr	r2, [r3, #28]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005254:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	69d9      	ldr	r1, [r3, #28]
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	691b      	ldr	r3, [r3, #16]
 8005260:	021a      	lsls	r2, r3, #8
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	430a      	orrs	r2, r1
 8005268:	61da      	str	r2, [r3, #28]
      break;
 800526a:	e002      	b.n	8005272 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	75fb      	strb	r3, [r7, #23]
      break;
 8005270:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800527a:	7dfb      	ldrb	r3, [r7, #23]
}
 800527c:	4618      	mov	r0, r3
 800527e:	3718      	adds	r7, #24
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}

08005284 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b084      	sub	sp, #16
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
 800528c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800528e:	2300      	movs	r3, #0
 8005290:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005298:	2b01      	cmp	r3, #1
 800529a:	d101      	bne.n	80052a0 <HAL_TIM_ConfigClockSource+0x1c>
 800529c:	2302      	movs	r3, #2
 800529e:	e0b4      	b.n	800540a <HAL_TIM_ConfigClockSource+0x186>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2202      	movs	r2, #2
 80052ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80052be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80052c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68ba      	ldr	r2, [r7, #8]
 80052ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052d8:	d03e      	beq.n	8005358 <HAL_TIM_ConfigClockSource+0xd4>
 80052da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052de:	f200 8087 	bhi.w	80053f0 <HAL_TIM_ConfigClockSource+0x16c>
 80052e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052e6:	f000 8086 	beq.w	80053f6 <HAL_TIM_ConfigClockSource+0x172>
 80052ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052ee:	d87f      	bhi.n	80053f0 <HAL_TIM_ConfigClockSource+0x16c>
 80052f0:	2b70      	cmp	r3, #112	@ 0x70
 80052f2:	d01a      	beq.n	800532a <HAL_TIM_ConfigClockSource+0xa6>
 80052f4:	2b70      	cmp	r3, #112	@ 0x70
 80052f6:	d87b      	bhi.n	80053f0 <HAL_TIM_ConfigClockSource+0x16c>
 80052f8:	2b60      	cmp	r3, #96	@ 0x60
 80052fa:	d050      	beq.n	800539e <HAL_TIM_ConfigClockSource+0x11a>
 80052fc:	2b60      	cmp	r3, #96	@ 0x60
 80052fe:	d877      	bhi.n	80053f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005300:	2b50      	cmp	r3, #80	@ 0x50
 8005302:	d03c      	beq.n	800537e <HAL_TIM_ConfigClockSource+0xfa>
 8005304:	2b50      	cmp	r3, #80	@ 0x50
 8005306:	d873      	bhi.n	80053f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005308:	2b40      	cmp	r3, #64	@ 0x40
 800530a:	d058      	beq.n	80053be <HAL_TIM_ConfigClockSource+0x13a>
 800530c:	2b40      	cmp	r3, #64	@ 0x40
 800530e:	d86f      	bhi.n	80053f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005310:	2b30      	cmp	r3, #48	@ 0x30
 8005312:	d064      	beq.n	80053de <HAL_TIM_ConfigClockSource+0x15a>
 8005314:	2b30      	cmp	r3, #48	@ 0x30
 8005316:	d86b      	bhi.n	80053f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005318:	2b20      	cmp	r3, #32
 800531a:	d060      	beq.n	80053de <HAL_TIM_ConfigClockSource+0x15a>
 800531c:	2b20      	cmp	r3, #32
 800531e:	d867      	bhi.n	80053f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005320:	2b00      	cmp	r3, #0
 8005322:	d05c      	beq.n	80053de <HAL_TIM_ConfigClockSource+0x15a>
 8005324:	2b10      	cmp	r3, #16
 8005326:	d05a      	beq.n	80053de <HAL_TIM_ConfigClockSource+0x15a>
 8005328:	e062      	b.n	80053f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800533a:	f000 fbde 	bl	8005afa <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800534c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68ba      	ldr	r2, [r7, #8]
 8005354:	609a      	str	r2, [r3, #8]
      break;
 8005356:	e04f      	b.n	80053f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005368:	f000 fbc7 	bl	8005afa <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	689a      	ldr	r2, [r3, #8]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800537a:	609a      	str	r2, [r3, #8]
      break;
 800537c:	e03c      	b.n	80053f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800538a:	461a      	mov	r2, r3
 800538c:	f000 fb3e 	bl	8005a0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2150      	movs	r1, #80	@ 0x50
 8005396:	4618      	mov	r0, r3
 8005398:	f000 fb95 	bl	8005ac6 <TIM_ITRx_SetConfig>
      break;
 800539c:	e02c      	b.n	80053f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80053aa:	461a      	mov	r2, r3
 80053ac:	f000 fb5c 	bl	8005a68 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2160      	movs	r1, #96	@ 0x60
 80053b6:	4618      	mov	r0, r3
 80053b8:	f000 fb85 	bl	8005ac6 <TIM_ITRx_SetConfig>
      break;
 80053bc:	e01c      	b.n	80053f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053ca:	461a      	mov	r2, r3
 80053cc:	f000 fb1e 	bl	8005a0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	2140      	movs	r1, #64	@ 0x40
 80053d6:	4618      	mov	r0, r3
 80053d8:	f000 fb75 	bl	8005ac6 <TIM_ITRx_SetConfig>
      break;
 80053dc:	e00c      	b.n	80053f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4619      	mov	r1, r3
 80053e8:	4610      	mov	r0, r2
 80053ea:	f000 fb6c 	bl	8005ac6 <TIM_ITRx_SetConfig>
      break;
 80053ee:	e003      	b.n	80053f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	73fb      	strb	r3, [r7, #15]
      break;
 80053f4:	e000      	b.n	80053f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80053f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005408:	7bfb      	ldrb	r3, [r7, #15]
}
 800540a:	4618      	mov	r0, r3
 800540c:	3710      	adds	r7, #16
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}

08005412 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005412:	b480      	push	{r7}
 8005414:	b083      	sub	sp, #12
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800541a:	bf00      	nop
 800541c:	370c      	adds	r7, #12
 800541e:	46bd      	mov	sp, r7
 8005420:	bc80      	pop	{r7}
 8005422:	4770      	bx	lr

08005424 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005424:	b480      	push	{r7}
 8005426:	b083      	sub	sp, #12
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800542c:	bf00      	nop
 800542e:	370c      	adds	r7, #12
 8005430:	46bd      	mov	sp, r7
 8005432:	bc80      	pop	{r7}
 8005434:	4770      	bx	lr

08005436 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005436:	b480      	push	{r7}
 8005438:	b083      	sub	sp, #12
 800543a:	af00      	add	r7, sp, #0
 800543c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800543e:	bf00      	nop
 8005440:	370c      	adds	r7, #12
 8005442:	46bd      	mov	sp, r7
 8005444:	bc80      	pop	{r7}
 8005446:	4770      	bx	lr

08005448 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005448:	b480      	push	{r7}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8005450:	bf00      	nop
 8005452:	370c      	adds	r7, #12
 8005454:	46bd      	mov	sp, r7
 8005456:	bc80      	pop	{r7}
 8005458:	4770      	bx	lr

0800545a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800545a:	b480      	push	{r7}
 800545c:	b083      	sub	sp, #12
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005462:	bf00      	nop
 8005464:	370c      	adds	r7, #12
 8005466:	46bd      	mov	sp, r7
 8005468:	bc80      	pop	{r7}
 800546a:	4770      	bx	lr

0800546c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005474:	bf00      	nop
 8005476:	370c      	adds	r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	bc80      	pop	{r7}
 800547c:	4770      	bx	lr

0800547e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800547e:	b580      	push	{r7, lr}
 8005480:	b084      	sub	sp, #16
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800548a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	429a      	cmp	r2, r3
 8005494:	d107      	bne.n	80054a6 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2201      	movs	r2, #1
 800549a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054a4:	e02a      	b.n	80054fc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d107      	bne.n	80054c0 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2202      	movs	r2, #2
 80054b4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2201      	movs	r2, #1
 80054ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054be:	e01d      	b.n	80054fc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d107      	bne.n	80054da <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2204      	movs	r2, #4
 80054ce:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054d8:	e010      	b.n	80054fc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d107      	bne.n	80054f4 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2208      	movs	r2, #8
 80054e8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80054f2:	e003      	b.n	80054fc <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80054fc:	68f8      	ldr	r0, [r7, #12]
 80054fe:	f7ff ffb5 	bl	800546c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	771a      	strb	r2, [r3, #28]
}
 8005508:	bf00      	nop
 800550a:	3710      	adds	r7, #16
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}

08005510 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800551c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	429a      	cmp	r2, r3
 8005526:	d10b      	bne.n	8005540 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2201      	movs	r2, #1
 800552c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	699b      	ldr	r3, [r3, #24]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d136      	bne.n	80055a4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2201      	movs	r2, #1
 800553a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800553e:	e031      	b.n	80055a4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	429a      	cmp	r2, r3
 8005548:	d10b      	bne.n	8005562 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2202      	movs	r2, #2
 800554e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d125      	bne.n	80055a4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005560:	e020      	b.n	80055a4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	429a      	cmp	r2, r3
 800556a:	d10b      	bne.n	8005584 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2204      	movs	r2, #4
 8005570:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	699b      	ldr	r3, [r3, #24]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d114      	bne.n	80055a4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2201      	movs	r2, #1
 800557e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005582:	e00f      	b.n	80055a4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	429a      	cmp	r2, r3
 800558c:	d10a      	bne.n	80055a4 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2208      	movs	r2, #8
 8005592:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	699b      	ldr	r3, [r3, #24]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d103      	bne.n	80055a4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f7fb ffbb 	bl	8001520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	771a      	strb	r2, [r3, #28]
}
 80055b0:	bf00      	nop
 80055b2:	3710      	adds	r7, #16
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d103      	bne.n	80055d8 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2201      	movs	r2, #1
 80055d4:	771a      	strb	r2, [r3, #28]
 80055d6:	e019      	b.n	800560c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d103      	bne.n	80055ea <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2202      	movs	r2, #2
 80055e6:	771a      	strb	r2, [r3, #28]
 80055e8:	e010      	b.n	800560c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d103      	bne.n	80055fc <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2204      	movs	r2, #4
 80055f8:	771a      	strb	r2, [r3, #28]
 80055fa:	e007      	b.n	800560c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	429a      	cmp	r2, r3
 8005604:	d102      	bne.n	800560c <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2208      	movs	r2, #8
 800560a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800560c:	68f8      	ldr	r0, [r7, #12]
 800560e:	f7ff ff1b 	bl	8005448 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2200      	movs	r2, #0
 8005616:	771a      	strb	r2, [r3, #28]
}
 8005618:	bf00      	nop
 800561a:	3710      	adds	r7, #16
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}

08005620 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005620:	b480      	push	{r7}
 8005622:	b085      	sub	sp, #20
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a2f      	ldr	r2, [pc, #188]	@ (80056f0 <TIM_Base_SetConfig+0xd0>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d00b      	beq.n	8005650 <TIM_Base_SetConfig+0x30>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800563e:	d007      	beq.n	8005650 <TIM_Base_SetConfig+0x30>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a2c      	ldr	r2, [pc, #176]	@ (80056f4 <TIM_Base_SetConfig+0xd4>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d003      	beq.n	8005650 <TIM_Base_SetConfig+0x30>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a2b      	ldr	r2, [pc, #172]	@ (80056f8 <TIM_Base_SetConfig+0xd8>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d108      	bne.n	8005662 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005656:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	68fa      	ldr	r2, [r7, #12]
 800565e:	4313      	orrs	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a22      	ldr	r2, [pc, #136]	@ (80056f0 <TIM_Base_SetConfig+0xd0>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d00b      	beq.n	8005682 <TIM_Base_SetConfig+0x62>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005670:	d007      	beq.n	8005682 <TIM_Base_SetConfig+0x62>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a1f      	ldr	r2, [pc, #124]	@ (80056f4 <TIM_Base_SetConfig+0xd4>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d003      	beq.n	8005682 <TIM_Base_SetConfig+0x62>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a1e      	ldr	r2, [pc, #120]	@ (80056f8 <TIM_Base_SetConfig+0xd8>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d108      	bne.n	8005694 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005688:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	68db      	ldr	r3, [r3, #12]
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	4313      	orrs	r3, r2
 8005692:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	695b      	ldr	r3, [r3, #20]
 800569e:	4313      	orrs	r3, r2
 80056a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	689a      	ldr	r2, [r3, #8]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	4a0d      	ldr	r2, [pc, #52]	@ (80056f0 <TIM_Base_SetConfig+0xd0>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d103      	bne.n	80056c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	691a      	ldr	r2, [r3, #16]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	f003 0301 	and.w	r3, r3, #1
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d005      	beq.n	80056e6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	691b      	ldr	r3, [r3, #16]
 80056de:	f023 0201 	bic.w	r2, r3, #1
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	611a      	str	r2, [r3, #16]
  }
}
 80056e6:	bf00      	nop
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bc80      	pop	{r7}
 80056ee:	4770      	bx	lr
 80056f0:	40012c00 	.word	0x40012c00
 80056f4:	40000400 	.word	0x40000400
 80056f8:	40000800 	.word	0x40000800

080056fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b087      	sub	sp, #28
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6a1b      	ldr	r3, [r3, #32]
 800570a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a1b      	ldr	r3, [r3, #32]
 8005710:	f023 0201 	bic.w	r2, r3, #1
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800572a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f023 0303 	bic.w	r3, r3, #3
 8005732:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	68fa      	ldr	r2, [r7, #12]
 800573a:	4313      	orrs	r3, r2
 800573c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	f023 0302 	bic.w	r3, r3, #2
 8005744:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	4313      	orrs	r3, r2
 800574e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4a1c      	ldr	r2, [pc, #112]	@ (80057c4 <TIM_OC1_SetConfig+0xc8>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d10c      	bne.n	8005772 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	f023 0308 	bic.w	r3, r3, #8
 800575e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	697a      	ldr	r2, [r7, #20]
 8005766:	4313      	orrs	r3, r2
 8005768:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	f023 0304 	bic.w	r3, r3, #4
 8005770:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a13      	ldr	r2, [pc, #76]	@ (80057c4 <TIM_OC1_SetConfig+0xc8>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d111      	bne.n	800579e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005780:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005788:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	695b      	ldr	r3, [r3, #20]
 800578e:	693a      	ldr	r2, [r7, #16]
 8005790:	4313      	orrs	r3, r2
 8005792:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	699b      	ldr	r3, [r3, #24]
 8005798:	693a      	ldr	r2, [r7, #16]
 800579a:	4313      	orrs	r3, r2
 800579c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	693a      	ldr	r2, [r7, #16]
 80057a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	685a      	ldr	r2, [r3, #4]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	697a      	ldr	r2, [r7, #20]
 80057b6:	621a      	str	r2, [r3, #32]
}
 80057b8:	bf00      	nop
 80057ba:	371c      	adds	r7, #28
 80057bc:	46bd      	mov	sp, r7
 80057be:	bc80      	pop	{r7}
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	40012c00 	.word	0x40012c00

080057c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b087      	sub	sp, #28
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a1b      	ldr	r3, [r3, #32]
 80057d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a1b      	ldr	r3, [r3, #32]
 80057dc:	f023 0210 	bic.w	r2, r3, #16
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	699b      	ldr	r3, [r3, #24]
 80057ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	021b      	lsls	r3, r3, #8
 8005806:	68fa      	ldr	r2, [r7, #12]
 8005808:	4313      	orrs	r3, r2
 800580a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	f023 0320 	bic.w	r3, r3, #32
 8005812:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	011b      	lsls	r3, r3, #4
 800581a:	697a      	ldr	r2, [r7, #20]
 800581c:	4313      	orrs	r3, r2
 800581e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4a1d      	ldr	r2, [pc, #116]	@ (8005898 <TIM_OC2_SetConfig+0xd0>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d10d      	bne.n	8005844 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800582e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	011b      	lsls	r3, r3, #4
 8005836:	697a      	ldr	r2, [r7, #20]
 8005838:	4313      	orrs	r3, r2
 800583a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005842:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a14      	ldr	r2, [pc, #80]	@ (8005898 <TIM_OC2_SetConfig+0xd0>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d113      	bne.n	8005874 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005852:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800585a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	695b      	ldr	r3, [r3, #20]
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	693a      	ldr	r2, [r7, #16]
 8005864:	4313      	orrs	r3, r2
 8005866:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	693a      	ldr	r2, [r7, #16]
 8005870:	4313      	orrs	r3, r2
 8005872:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	693a      	ldr	r2, [r7, #16]
 8005878:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	685a      	ldr	r2, [r3, #4]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	621a      	str	r2, [r3, #32]
}
 800588e:	bf00      	nop
 8005890:	371c      	adds	r7, #28
 8005892:	46bd      	mov	sp, r7
 8005894:	bc80      	pop	{r7}
 8005896:	4770      	bx	lr
 8005898:	40012c00 	.word	0x40012c00

0800589c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800589c:	b480      	push	{r7}
 800589e:	b087      	sub	sp, #28
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a1b      	ldr	r3, [r3, #32]
 80058aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a1b      	ldr	r3, [r3, #32]
 80058b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	69db      	ldr	r3, [r3, #28]
 80058c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f023 0303 	bic.w	r3, r3, #3
 80058d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	68fa      	ldr	r2, [r7, #12]
 80058da:	4313      	orrs	r3, r2
 80058dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	021b      	lsls	r3, r3, #8
 80058ec:	697a      	ldr	r2, [r7, #20]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4a1d      	ldr	r2, [pc, #116]	@ (800596c <TIM_OC3_SetConfig+0xd0>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d10d      	bne.n	8005916 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005900:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	021b      	lsls	r3, r3, #8
 8005908:	697a      	ldr	r2, [r7, #20]
 800590a:	4313      	orrs	r3, r2
 800590c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005914:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a14      	ldr	r2, [pc, #80]	@ (800596c <TIM_OC3_SetConfig+0xd0>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d113      	bne.n	8005946 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005924:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800592c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	011b      	lsls	r3, r3, #4
 8005934:	693a      	ldr	r2, [r7, #16]
 8005936:	4313      	orrs	r3, r2
 8005938:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	699b      	ldr	r3, [r3, #24]
 800593e:	011b      	lsls	r3, r3, #4
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	4313      	orrs	r3, r2
 8005944:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	693a      	ldr	r2, [r7, #16]
 800594a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	685a      	ldr	r2, [r3, #4]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	621a      	str	r2, [r3, #32]
}
 8005960:	bf00      	nop
 8005962:	371c      	adds	r7, #28
 8005964:	46bd      	mov	sp, r7
 8005966:	bc80      	pop	{r7}
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	40012c00 	.word	0x40012c00

08005970 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005970:	b480      	push	{r7}
 8005972:	b087      	sub	sp, #28
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a1b      	ldr	r3, [r3, #32]
 8005984:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	69db      	ldr	r3, [r3, #28]
 8005996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800599e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	021b      	lsls	r3, r3, #8
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80059ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	031b      	lsls	r3, r3, #12
 80059c2:	693a      	ldr	r2, [r7, #16]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a0f      	ldr	r2, [pc, #60]	@ (8005a08 <TIM_OC4_SetConfig+0x98>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d109      	bne.n	80059e4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	695b      	ldr	r3, [r3, #20]
 80059dc:	019b      	lsls	r3, r3, #6
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	4313      	orrs	r3, r2
 80059e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	685a      	ldr	r2, [r3, #4]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	693a      	ldr	r2, [r7, #16]
 80059fc:	621a      	str	r2, [r3, #32]
}
 80059fe:	bf00      	nop
 8005a00:	371c      	adds	r7, #28
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bc80      	pop	{r7}
 8005a06:	4770      	bx	lr
 8005a08:	40012c00 	.word	0x40012c00

08005a0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b087      	sub	sp, #28
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	60b9      	str	r1, [r7, #8]
 8005a16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6a1b      	ldr	r3, [r3, #32]
 8005a1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	f023 0201 	bic.w	r2, r3, #1
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	011b      	lsls	r3, r3, #4
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	f023 030a 	bic.w	r3, r3, #10
 8005a48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a4a:	697a      	ldr	r2, [r7, #20]
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	693a      	ldr	r2, [r7, #16]
 8005a56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	697a      	ldr	r2, [r7, #20]
 8005a5c:	621a      	str	r2, [r3, #32]
}
 8005a5e:	bf00      	nop
 8005a60:	371c      	adds	r7, #28
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bc80      	pop	{r7}
 8005a66:	4770      	bx	lr

08005a68 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b087      	sub	sp, #28
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6a1b      	ldr	r3, [r3, #32]
 8005a78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6a1b      	ldr	r3, [r3, #32]
 8005a7e:	f023 0210 	bic.w	r2, r3, #16
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	699b      	ldr	r3, [r3, #24]
 8005a8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	031b      	lsls	r3, r3, #12
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005aa4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	011b      	lsls	r3, r3, #4
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	693a      	ldr	r2, [r7, #16]
 8005ab4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	697a      	ldr	r2, [r7, #20]
 8005aba:	621a      	str	r2, [r3, #32]
}
 8005abc:	bf00      	nop
 8005abe:	371c      	adds	r7, #28
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bc80      	pop	{r7}
 8005ac4:	4770      	bx	lr

08005ac6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ac6:	b480      	push	{r7}
 8005ac8:	b085      	sub	sp, #20
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	6078      	str	r0, [r7, #4]
 8005ace:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005adc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ade:	683a      	ldr	r2, [r7, #0]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	f043 0307 	orr.w	r3, r3, #7
 8005ae8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	68fa      	ldr	r2, [r7, #12]
 8005aee:	609a      	str	r2, [r3, #8]
}
 8005af0:	bf00      	nop
 8005af2:	3714      	adds	r7, #20
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bc80      	pop	{r7}
 8005af8:	4770      	bx	lr

08005afa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005afa:	b480      	push	{r7}
 8005afc:	b087      	sub	sp, #28
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	60f8      	str	r0, [r7, #12]
 8005b02:	60b9      	str	r1, [r7, #8]
 8005b04:	607a      	str	r2, [r7, #4]
 8005b06:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b14:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	021a      	lsls	r2, r3, #8
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	431a      	orrs	r2, r3
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	697a      	ldr	r2, [r7, #20]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	697a      	ldr	r2, [r7, #20]
 8005b2c:	609a      	str	r2, [r3, #8]
}
 8005b2e:	bf00      	nop
 8005b30:	371c      	adds	r7, #28
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bc80      	pop	{r7}
 8005b36:	4770      	bx	lr

08005b38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b087      	sub	sp, #28
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	f003 031f 	and.w	r3, r3, #31
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	6a1a      	ldr	r2, [r3, #32]
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	43db      	mvns	r3, r3
 8005b5a:	401a      	ands	r2, r3
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	6a1a      	ldr	r2, [r3, #32]
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	f003 031f 	and.w	r3, r3, #31
 8005b6a:	6879      	ldr	r1, [r7, #4]
 8005b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8005b70:	431a      	orrs	r2, r3
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	621a      	str	r2, [r3, #32]
}
 8005b76:	bf00      	nop
 8005b78:	371c      	adds	r7, #28
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bc80      	pop	{r7}
 8005b7e:	4770      	bx	lr

08005b80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b085      	sub	sp, #20
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d101      	bne.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b94:	2302      	movs	r3, #2
 8005b96:	e046      	b.n	8005c26 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68fa      	ldr	r2, [r7, #12]
 8005bd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a16      	ldr	r2, [pc, #88]	@ (8005c30 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d00e      	beq.n	8005bfa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005be4:	d009      	beq.n	8005bfa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a12      	ldr	r2, [pc, #72]	@ (8005c34 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d004      	beq.n	8005bfa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a10      	ldr	r2, [pc, #64]	@ (8005c38 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d10c      	bne.n	8005c14 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	68ba      	ldr	r2, [r7, #8]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68ba      	ldr	r2, [r7, #8]
 8005c12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3714      	adds	r7, #20
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bc80      	pop	{r7}
 8005c2e:	4770      	bx	lr
 8005c30:	40012c00 	.word	0x40012c00
 8005c34:	40000400 	.word	0x40000400
 8005c38:	40000800 	.word	0x40000800

08005c3c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c44:	bf00      	nop
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bc80      	pop	{r7}
 8005c4c:	4770      	bx	lr

08005c4e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b083      	sub	sp, #12
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c56:	bf00      	nop
 8005c58:	370c      	adds	r7, #12
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bc80      	pop	{r7}
 8005c5e:	4770      	bx	lr

08005c60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b082      	sub	sp, #8
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d101      	bne.n	8005c72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e042      	b.n	8005cf8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d106      	bne.n	8005c8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f7fc fd92 	bl	80027b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2224      	movs	r2, #36	@ 0x24
 8005c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	68da      	ldr	r2, [r3, #12]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ca2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f000 fdb7 	bl	8006818 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	691a      	ldr	r2, [r3, #16]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005cb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	695a      	ldr	r2, [r3, #20]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005cc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68da      	ldr	r2, [r3, #12]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005cd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2220      	movs	r2, #32
 8005cec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005cf6:	2300      	movs	r3, #0
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3708      	adds	r7, #8
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}

08005d00 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b08a      	sub	sp, #40	@ 0x28
 8005d04:	af02      	add	r7, sp, #8
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	603b      	str	r3, [r7, #0]
 8005d0c:	4613      	mov	r3, r2
 8005d0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d10:	2300      	movs	r3, #0
 8005d12:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	2b20      	cmp	r3, #32
 8005d1e:	d175      	bne.n	8005e0c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d002      	beq.n	8005d2c <HAL_UART_Transmit+0x2c>
 8005d26:	88fb      	ldrh	r3, [r7, #6]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d101      	bne.n	8005d30 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e06e      	b.n	8005e0e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2200      	movs	r2, #0
 8005d34:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2221      	movs	r2, #33	@ 0x21
 8005d3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d3e:	f7fd fc3d 	bl	80035bc <HAL_GetTick>
 8005d42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	88fa      	ldrh	r2, [r7, #6]
 8005d48:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	88fa      	ldrh	r2, [r7, #6]
 8005d4e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d58:	d108      	bne.n	8005d6c <HAL_UART_Transmit+0x6c>
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	691b      	ldr	r3, [r3, #16]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d104      	bne.n	8005d6c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005d62:	2300      	movs	r3, #0
 8005d64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	61bb      	str	r3, [r7, #24]
 8005d6a:	e003      	b.n	8005d74 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d70:	2300      	movs	r3, #0
 8005d72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005d74:	e02e      	b.n	8005dd4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	9300      	str	r3, [sp, #0]
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	2180      	movs	r1, #128	@ 0x80
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f000 fb1c 	bl	80063be <UART_WaitOnFlagUntilTimeout>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d005      	beq.n	8005d98 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2220      	movs	r2, #32
 8005d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005d94:	2303      	movs	r3, #3
 8005d96:	e03a      	b.n	8005e0e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005d98:	69fb      	ldr	r3, [r7, #28]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d10b      	bne.n	8005db6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	881b      	ldrh	r3, [r3, #0]
 8005da2:	461a      	mov	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005dac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	3302      	adds	r3, #2
 8005db2:	61bb      	str	r3, [r7, #24]
 8005db4:	e007      	b.n	8005dc6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005db6:	69fb      	ldr	r3, [r7, #28]
 8005db8:	781a      	ldrb	r2, [r3, #0]
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	3301      	adds	r3, #1
 8005dc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d1cb      	bne.n	8005d76 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	9300      	str	r3, [sp, #0]
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	2200      	movs	r2, #0
 8005de6:	2140      	movs	r1, #64	@ 0x40
 8005de8:	68f8      	ldr	r0, [r7, #12]
 8005dea:	f000 fae8 	bl	80063be <UART_WaitOnFlagUntilTimeout>
 8005dee:	4603      	mov	r3, r0
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d005      	beq.n	8005e00 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2220      	movs	r2, #32
 8005df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e006      	b.n	8005e0e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2220      	movs	r2, #32
 8005e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	e000      	b.n	8005e0e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005e0c:	2302      	movs	r3, #2
  }
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3720      	adds	r7, #32
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}

08005e16 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b084      	sub	sp, #16
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	60f8      	str	r0, [r7, #12]
 8005e1e:	60b9      	str	r1, [r7, #8]
 8005e20:	4613      	mov	r3, r2
 8005e22:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b20      	cmp	r3, #32
 8005e2e:	d112      	bne.n	8005e56 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d002      	beq.n	8005e3c <HAL_UART_Receive_IT+0x26>
 8005e36:	88fb      	ldrh	r3, [r7, #6]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d101      	bne.n	8005e40 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e00b      	b.n	8005e58 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2200      	movs	r2, #0
 8005e44:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005e46:	88fb      	ldrh	r3, [r7, #6]
 8005e48:	461a      	mov	r2, r3
 8005e4a:	68b9      	ldr	r1, [r7, #8]
 8005e4c:	68f8      	ldr	r0, [r7, #12]
 8005e4e:	f000 fb0f 	bl	8006470 <UART_Start_Receive_IT>
 8005e52:	4603      	mov	r3, r0
 8005e54:	e000      	b.n	8005e58 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005e56:	2302      	movs	r3, #2
  }
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b0ba      	sub	sp, #232	@ 0xe8
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005e86:	2300      	movs	r3, #0
 8005e88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e96:	f003 030f 	and.w	r3, r3, #15
 8005e9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005e9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d10f      	bne.n	8005ec6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ea6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005eaa:	f003 0320 	and.w	r3, r3, #32
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d009      	beq.n	8005ec6 <HAL_UART_IRQHandler+0x66>
 8005eb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005eb6:	f003 0320 	and.w	r3, r3, #32
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d003      	beq.n	8005ec6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 fbec 	bl	800669c <UART_Receive_IT>
      return;
 8005ec4:	e25b      	b.n	800637e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ec6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	f000 80de 	beq.w	800608c <HAL_UART_IRQHandler+0x22c>
 8005ed0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ed4:	f003 0301 	and.w	r3, r3, #1
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d106      	bne.n	8005eea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005edc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ee0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f000 80d1 	beq.w	800608c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005eee:	f003 0301 	and.w	r3, r3, #1
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d00b      	beq.n	8005f0e <HAL_UART_IRQHandler+0xae>
 8005ef6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005efa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d005      	beq.n	8005f0e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f06:	f043 0201 	orr.w	r2, r3, #1
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f12:	f003 0304 	and.w	r3, r3, #4
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d00b      	beq.n	8005f32 <HAL_UART_IRQHandler+0xd2>
 8005f1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f1e:	f003 0301 	and.w	r3, r3, #1
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d005      	beq.n	8005f32 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f2a:	f043 0202 	orr.w	r2, r3, #2
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f36:	f003 0302 	and.w	r3, r3, #2
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d00b      	beq.n	8005f56 <HAL_UART_IRQHandler+0xf6>
 8005f3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f42:	f003 0301 	and.w	r3, r3, #1
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d005      	beq.n	8005f56 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f4e:	f043 0204 	orr.w	r2, r3, #4
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f5a:	f003 0308 	and.w	r3, r3, #8
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d011      	beq.n	8005f86 <HAL_UART_IRQHandler+0x126>
 8005f62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f66:	f003 0320 	and.w	r3, r3, #32
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d105      	bne.n	8005f7a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005f6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f72:	f003 0301 	and.w	r3, r3, #1
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d005      	beq.n	8005f86 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7e:	f043 0208 	orr.w	r2, r3, #8
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	f000 81f2 	beq.w	8006374 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f94:	f003 0320 	and.w	r3, r3, #32
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d008      	beq.n	8005fae <HAL_UART_IRQHandler+0x14e>
 8005f9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fa0:	f003 0320 	and.w	r3, r3, #32
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d002      	beq.n	8005fae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f000 fb77 	bl	800669c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	695b      	ldr	r3, [r3, #20]
 8005fb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	bf14      	ite	ne
 8005fbc:	2301      	movne	r3, #1
 8005fbe:	2300      	moveq	r3, #0
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fca:	f003 0308 	and.w	r3, r3, #8
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d103      	bne.n	8005fda <HAL_UART_IRQHandler+0x17a>
 8005fd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d04f      	beq.n	800607a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 fa81 	bl	80064e2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	695b      	ldr	r3, [r3, #20]
 8005fe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d041      	beq.n	8006072 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	3314      	adds	r3, #20
 8005ff4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005ffc:	e853 3f00 	ldrex	r3, [r3]
 8006000:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006004:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006008:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800600c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	3314      	adds	r3, #20
 8006016:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800601a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800601e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006022:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006026:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800602a:	e841 2300 	strex	r3, r2, [r1]
 800602e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006032:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1d9      	bne.n	8005fee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800603e:	2b00      	cmp	r3, #0
 8006040:	d013      	beq.n	800606a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006046:	4a7e      	ldr	r2, [pc, #504]	@ (8006240 <HAL_UART_IRQHandler+0x3e0>)
 8006048:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800604e:	4618      	mov	r0, r3
 8006050:	f7fd fce6 	bl	8003a20 <HAL_DMA_Abort_IT>
 8006054:	4603      	mov	r3, r0
 8006056:	2b00      	cmp	r3, #0
 8006058:	d016      	beq.n	8006088 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800605e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006060:	687a      	ldr	r2, [r7, #4]
 8006062:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006064:	4610      	mov	r0, r2
 8006066:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006068:	e00e      	b.n	8006088 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f000 f993 	bl	8006396 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006070:	e00a      	b.n	8006088 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 f98f 	bl	8006396 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006078:	e006      	b.n	8006088 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 f98b 	bl	8006396 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006086:	e175      	b.n	8006374 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006088:	bf00      	nop
    return;
 800608a:	e173      	b.n	8006374 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006090:	2b01      	cmp	r3, #1
 8006092:	f040 814f 	bne.w	8006334 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006096:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800609a:	f003 0310 	and.w	r3, r3, #16
 800609e:	2b00      	cmp	r3, #0
 80060a0:	f000 8148 	beq.w	8006334 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80060a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060a8:	f003 0310 	and.w	r3, r3, #16
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	f000 8141 	beq.w	8006334 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060b2:	2300      	movs	r3, #0
 80060b4:	60bb      	str	r3, [r7, #8]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	60bb      	str	r3, [r7, #8]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	60bb      	str	r3, [r7, #8]
 80060c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	695b      	ldr	r3, [r3, #20]
 80060ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f000 80b6 	beq.w	8006244 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80060e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	f000 8145 	beq.w	8006378 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80060f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80060f6:	429a      	cmp	r2, r3
 80060f8:	f080 813e 	bcs.w	8006378 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006102:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006108:	699b      	ldr	r3, [r3, #24]
 800610a:	2b20      	cmp	r3, #32
 800610c:	f000 8088 	beq.w	8006220 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	330c      	adds	r3, #12
 8006116:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800611a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800611e:	e853 3f00 	ldrex	r3, [r3]
 8006122:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006126:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800612a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800612e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	330c      	adds	r3, #12
 8006138:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800613c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006140:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006144:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006148:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800614c:	e841 2300 	strex	r3, r2, [r1]
 8006150:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006154:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006158:	2b00      	cmp	r3, #0
 800615a:	d1d9      	bne.n	8006110 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	3314      	adds	r3, #20
 8006162:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006164:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006166:	e853 3f00 	ldrex	r3, [r3]
 800616a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800616c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800616e:	f023 0301 	bic.w	r3, r3, #1
 8006172:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	3314      	adds	r3, #20
 800617c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006180:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006184:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006186:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006188:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800618c:	e841 2300 	strex	r3, r2, [r1]
 8006190:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006192:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006194:	2b00      	cmp	r3, #0
 8006196:	d1e1      	bne.n	800615c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	3314      	adds	r3, #20
 800619e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061a2:	e853 3f00 	ldrex	r3, [r3]
 80061a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80061a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	3314      	adds	r3, #20
 80061b8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80061bc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80061be:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80061c2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80061c4:	e841 2300 	strex	r3, r2, [r1]
 80061c8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80061ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1e3      	bne.n	8006198 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2220      	movs	r2, #32
 80061d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	330c      	adds	r3, #12
 80061e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061e8:	e853 3f00 	ldrex	r3, [r3]
 80061ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80061ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80061f0:	f023 0310 	bic.w	r3, r3, #16
 80061f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	330c      	adds	r3, #12
 80061fe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006202:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006204:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006206:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006208:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800620a:	e841 2300 	strex	r3, r2, [r1]
 800620e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006210:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006212:	2b00      	cmp	r3, #0
 8006214:	d1e3      	bne.n	80061de <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800621a:	4618      	mov	r0, r3
 800621c:	f7fd fbc4 	bl	80039a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2202      	movs	r2, #2
 8006224:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800622e:	b29b      	uxth	r3, r3
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	b29b      	uxth	r3, r3
 8006234:	4619      	mov	r1, r3
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 f8b6 	bl	80063a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800623c:	e09c      	b.n	8006378 <HAL_UART_IRQHandler+0x518>
 800623e:	bf00      	nop
 8006240:	080065a7 	.word	0x080065a7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800624c:	b29b      	uxth	r3, r3
 800624e:	1ad3      	subs	r3, r2, r3
 8006250:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006258:	b29b      	uxth	r3, r3
 800625a:	2b00      	cmp	r3, #0
 800625c:	f000 808e 	beq.w	800637c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006260:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006264:	2b00      	cmp	r3, #0
 8006266:	f000 8089 	beq.w	800637c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	330c      	adds	r3, #12
 8006270:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006274:	e853 3f00 	ldrex	r3, [r3]
 8006278:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800627a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800627c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006280:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	330c      	adds	r3, #12
 800628a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800628e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006290:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006292:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006294:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006296:	e841 2300 	strex	r3, r2, [r1]
 800629a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800629c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d1e3      	bne.n	800626a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	3314      	adds	r3, #20
 80062a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ac:	e853 3f00 	ldrex	r3, [r3]
 80062b0:	623b      	str	r3, [r7, #32]
   return(result);
 80062b2:	6a3b      	ldr	r3, [r7, #32]
 80062b4:	f023 0301 	bic.w	r3, r3, #1
 80062b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	3314      	adds	r3, #20
 80062c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80062c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80062c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062ce:	e841 2300 	strex	r3, r2, [r1]
 80062d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80062d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d1e3      	bne.n	80062a2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2220      	movs	r2, #32
 80062de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	330c      	adds	r3, #12
 80062ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	e853 3f00 	ldrex	r3, [r3]
 80062f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f023 0310 	bic.w	r3, r3, #16
 80062fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	330c      	adds	r3, #12
 8006308:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800630c:	61fa      	str	r2, [r7, #28]
 800630e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006310:	69b9      	ldr	r1, [r7, #24]
 8006312:	69fa      	ldr	r2, [r7, #28]
 8006314:	e841 2300 	strex	r3, r2, [r1]
 8006318:	617b      	str	r3, [r7, #20]
   return(result);
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d1e3      	bne.n	80062e8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2202      	movs	r2, #2
 8006324:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006326:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800632a:	4619      	mov	r1, r3
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f000 f83b 	bl	80063a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006332:	e023      	b.n	800637c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006338:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800633c:	2b00      	cmp	r3, #0
 800633e:	d009      	beq.n	8006354 <HAL_UART_IRQHandler+0x4f4>
 8006340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006344:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006348:	2b00      	cmp	r3, #0
 800634a:	d003      	beq.n	8006354 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 f93e 	bl	80065ce <UART_Transmit_IT>
    return;
 8006352:	e014      	b.n	800637e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006354:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006358:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800635c:	2b00      	cmp	r3, #0
 800635e:	d00e      	beq.n	800637e <HAL_UART_IRQHandler+0x51e>
 8006360:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006368:	2b00      	cmp	r3, #0
 800636a:	d008      	beq.n	800637e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f000 f97d 	bl	800666c <UART_EndTransmit_IT>
    return;
 8006372:	e004      	b.n	800637e <HAL_UART_IRQHandler+0x51e>
    return;
 8006374:	bf00      	nop
 8006376:	e002      	b.n	800637e <HAL_UART_IRQHandler+0x51e>
      return;
 8006378:	bf00      	nop
 800637a:	e000      	b.n	800637e <HAL_UART_IRQHandler+0x51e>
      return;
 800637c:	bf00      	nop
  }
}
 800637e:	37e8      	adds	r7, #232	@ 0xe8
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}

08006384 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800638c:	bf00      	nop
 800638e:	370c      	adds	r7, #12
 8006390:	46bd      	mov	sp, r7
 8006392:	bc80      	pop	{r7}
 8006394:	4770      	bx	lr

08006396 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006396:	b480      	push	{r7}
 8006398:	b083      	sub	sp, #12
 800639a:	af00      	add	r7, sp, #0
 800639c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800639e:	bf00      	nop
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bc80      	pop	{r7}
 80063a6:	4770      	bx	lr

080063a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b083      	sub	sp, #12
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	460b      	mov	r3, r1
 80063b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80063b4:	bf00      	nop
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bc80      	pop	{r7}
 80063bc:	4770      	bx	lr

080063be <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80063be:	b580      	push	{r7, lr}
 80063c0:	b086      	sub	sp, #24
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	60f8      	str	r0, [r7, #12]
 80063c6:	60b9      	str	r1, [r7, #8]
 80063c8:	603b      	str	r3, [r7, #0]
 80063ca:	4613      	mov	r3, r2
 80063cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063ce:	e03b      	b.n	8006448 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063d0:	6a3b      	ldr	r3, [r7, #32]
 80063d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063d6:	d037      	beq.n	8006448 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063d8:	f7fd f8f0 	bl	80035bc <HAL_GetTick>
 80063dc:	4602      	mov	r2, r0
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	1ad3      	subs	r3, r2, r3
 80063e2:	6a3a      	ldr	r2, [r7, #32]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d302      	bcc.n	80063ee <UART_WaitOnFlagUntilTimeout+0x30>
 80063e8:	6a3b      	ldr	r3, [r7, #32]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d101      	bne.n	80063f2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80063ee:	2303      	movs	r3, #3
 80063f0:	e03a      	b.n	8006468 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	f003 0304 	and.w	r3, r3, #4
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d023      	beq.n	8006448 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	2b80      	cmp	r3, #128	@ 0x80
 8006404:	d020      	beq.n	8006448 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2b40      	cmp	r3, #64	@ 0x40
 800640a:	d01d      	beq.n	8006448 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0308 	and.w	r3, r3, #8
 8006416:	2b08      	cmp	r3, #8
 8006418:	d116      	bne.n	8006448 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800641a:	2300      	movs	r3, #0
 800641c:	617b      	str	r3, [r7, #20]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	617b      	str	r3, [r7, #20]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	617b      	str	r3, [r7, #20]
 800642e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006430:	68f8      	ldr	r0, [r7, #12]
 8006432:	f000 f856 	bl	80064e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2208      	movs	r2, #8
 800643a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2200      	movs	r2, #0
 8006440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	e00f      	b.n	8006468 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	4013      	ands	r3, r2
 8006452:	68ba      	ldr	r2, [r7, #8]
 8006454:	429a      	cmp	r2, r3
 8006456:	bf0c      	ite	eq
 8006458:	2301      	moveq	r3, #1
 800645a:	2300      	movne	r3, #0
 800645c:	b2db      	uxtb	r3, r3
 800645e:	461a      	mov	r2, r3
 8006460:	79fb      	ldrb	r3, [r7, #7]
 8006462:	429a      	cmp	r2, r3
 8006464:	d0b4      	beq.n	80063d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006466:	2300      	movs	r3, #0
}
 8006468:	4618      	mov	r0, r3
 800646a:	3718      	adds	r7, #24
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}

08006470 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006470:	b480      	push	{r7}
 8006472:	b085      	sub	sp, #20
 8006474:	af00      	add	r7, sp, #0
 8006476:	60f8      	str	r0, [r7, #12]
 8006478:	60b9      	str	r1, [r7, #8]
 800647a:	4613      	mov	r3, r2
 800647c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	68ba      	ldr	r2, [r7, #8]
 8006482:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	88fa      	ldrh	r2, [r7, #6]
 8006488:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	88fa      	ldrh	r2, [r7, #6]
 800648e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2222      	movs	r2, #34	@ 0x22
 800649a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d007      	beq.n	80064b6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68da      	ldr	r2, [r3, #12]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80064b4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	695a      	ldr	r2, [r3, #20]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f042 0201 	orr.w	r2, r2, #1
 80064c4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	68da      	ldr	r2, [r3, #12]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f042 0220 	orr.w	r2, r2, #32
 80064d4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80064d6:	2300      	movs	r3, #0
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3714      	adds	r7, #20
 80064dc:	46bd      	mov	sp, r7
 80064de:	bc80      	pop	{r7}
 80064e0:	4770      	bx	lr

080064e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064e2:	b480      	push	{r7}
 80064e4:	b095      	sub	sp, #84	@ 0x54
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	330c      	adds	r3, #12
 80064f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064f4:	e853 3f00 	ldrex	r3, [r3]
 80064f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80064fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006500:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	330c      	adds	r3, #12
 8006508:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800650a:	643a      	str	r2, [r7, #64]	@ 0x40
 800650c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006510:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006512:	e841 2300 	strex	r3, r2, [r1]
 8006516:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800651a:	2b00      	cmp	r3, #0
 800651c:	d1e5      	bne.n	80064ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	3314      	adds	r3, #20
 8006524:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006526:	6a3b      	ldr	r3, [r7, #32]
 8006528:	e853 3f00 	ldrex	r3, [r3]
 800652c:	61fb      	str	r3, [r7, #28]
   return(result);
 800652e:	69fb      	ldr	r3, [r7, #28]
 8006530:	f023 0301 	bic.w	r3, r3, #1
 8006534:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	3314      	adds	r3, #20
 800653c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800653e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006540:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006542:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006544:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006546:	e841 2300 	strex	r3, r2, [r1]
 800654a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800654c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654e:	2b00      	cmp	r3, #0
 8006550:	d1e5      	bne.n	800651e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006556:	2b01      	cmp	r3, #1
 8006558:	d119      	bne.n	800658e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	330c      	adds	r3, #12
 8006560:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	e853 3f00 	ldrex	r3, [r3]
 8006568:	60bb      	str	r3, [r7, #8]
   return(result);
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	f023 0310 	bic.w	r3, r3, #16
 8006570:	647b      	str	r3, [r7, #68]	@ 0x44
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	330c      	adds	r3, #12
 8006578:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800657a:	61ba      	str	r2, [r7, #24]
 800657c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657e:	6979      	ldr	r1, [r7, #20]
 8006580:	69ba      	ldr	r2, [r7, #24]
 8006582:	e841 2300 	strex	r3, r2, [r1]
 8006586:	613b      	str	r3, [r7, #16]
   return(result);
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d1e5      	bne.n	800655a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2220      	movs	r2, #32
 8006592:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800659c:	bf00      	nop
 800659e:	3754      	adds	r7, #84	@ 0x54
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bc80      	pop	{r7}
 80065a4:	4770      	bx	lr

080065a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b084      	sub	sp, #16
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2200      	movs	r2, #0
 80065b8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065c0:	68f8      	ldr	r0, [r7, #12]
 80065c2:	f7ff fee8 	bl	8006396 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065c6:	bf00      	nop
 80065c8:	3710      	adds	r7, #16
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}

080065ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80065ce:	b480      	push	{r7}
 80065d0:	b085      	sub	sp, #20
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	2b21      	cmp	r3, #33	@ 0x21
 80065e0:	d13e      	bne.n	8006660 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065ea:	d114      	bne.n	8006616 <UART_Transmit_IT+0x48>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	691b      	ldr	r3, [r3, #16]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d110      	bne.n	8006616 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a1b      	ldr	r3, [r3, #32]
 80065f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	881b      	ldrh	r3, [r3, #0]
 80065fe:	461a      	mov	r2, r3
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006608:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a1b      	ldr	r3, [r3, #32]
 800660e:	1c9a      	adds	r2, r3, #2
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	621a      	str	r2, [r3, #32]
 8006614:	e008      	b.n	8006628 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a1b      	ldr	r3, [r3, #32]
 800661a:	1c59      	adds	r1, r3, #1
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	6211      	str	r1, [r2, #32]
 8006620:	781a      	ldrb	r2, [r3, #0]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800662c:	b29b      	uxth	r3, r3
 800662e:	3b01      	subs	r3, #1
 8006630:	b29b      	uxth	r3, r3
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	4619      	mov	r1, r3
 8006636:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006638:	2b00      	cmp	r3, #0
 800663a:	d10f      	bne.n	800665c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68da      	ldr	r2, [r3, #12]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800664a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68da      	ldr	r2, [r3, #12]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800665a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800665c:	2300      	movs	r3, #0
 800665e:	e000      	b.n	8006662 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006660:	2302      	movs	r3, #2
  }
}
 8006662:	4618      	mov	r0, r3
 8006664:	3714      	adds	r7, #20
 8006666:	46bd      	mov	sp, r7
 8006668:	bc80      	pop	{r7}
 800666a:	4770      	bx	lr

0800666c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b082      	sub	sp, #8
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68da      	ldr	r2, [r3, #12]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006682:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2220      	movs	r2, #32
 8006688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f7ff fe79 	bl	8006384 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	3708      	adds	r7, #8
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}

0800669c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b08c      	sub	sp, #48	@ 0x30
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	2b22      	cmp	r3, #34	@ 0x22
 80066ae:	f040 80ae 	bne.w	800680e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066ba:	d117      	bne.n	80066ec <UART_Receive_IT+0x50>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	691b      	ldr	r3, [r3, #16]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d113      	bne.n	80066ec <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80066c4:	2300      	movs	r3, #0
 80066c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066cc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066da:	b29a      	uxth	r2, r3
 80066dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e4:	1c9a      	adds	r2, r3, #2
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80066ea:	e026      	b.n	800673a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80066f2:	2300      	movs	r3, #0
 80066f4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066fe:	d007      	beq.n	8006710 <UART_Receive_IT+0x74>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d10a      	bne.n	800671e <UART_Receive_IT+0x82>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	691b      	ldr	r3, [r3, #16]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d106      	bne.n	800671e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	b2da      	uxtb	r2, r3
 8006718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800671a:	701a      	strb	r2, [r3, #0]
 800671c:	e008      	b.n	8006730 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	b2db      	uxtb	r3, r3
 8006726:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800672a:	b2da      	uxtb	r2, r3
 800672c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800672e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006734:	1c5a      	adds	r2, r3, #1
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800673e:	b29b      	uxth	r3, r3
 8006740:	3b01      	subs	r3, #1
 8006742:	b29b      	uxth	r3, r3
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	4619      	mov	r1, r3
 8006748:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800674a:	2b00      	cmp	r3, #0
 800674c:	d15d      	bne.n	800680a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68da      	ldr	r2, [r3, #12]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f022 0220 	bic.w	r2, r2, #32
 800675c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68da      	ldr	r2, [r3, #12]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800676c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	695a      	ldr	r2, [r3, #20]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f022 0201 	bic.w	r2, r2, #1
 800677c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2220      	movs	r2, #32
 8006782:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006790:	2b01      	cmp	r3, #1
 8006792:	d135      	bne.n	8006800 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	330c      	adds	r3, #12
 80067a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	e853 3f00 	ldrex	r3, [r3]
 80067a8:	613b      	str	r3, [r7, #16]
   return(result);
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	f023 0310 	bic.w	r3, r3, #16
 80067b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	330c      	adds	r3, #12
 80067b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067ba:	623a      	str	r2, [r7, #32]
 80067bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067be:	69f9      	ldr	r1, [r7, #28]
 80067c0:	6a3a      	ldr	r2, [r7, #32]
 80067c2:	e841 2300 	strex	r3, r2, [r1]
 80067c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80067c8:	69bb      	ldr	r3, [r7, #24]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d1e5      	bne.n	800679a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f003 0310 	and.w	r3, r3, #16
 80067d8:	2b10      	cmp	r3, #16
 80067da:	d10a      	bne.n	80067f2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80067dc:	2300      	movs	r3, #0
 80067de:	60fb      	str	r3, [r7, #12]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	60fb      	str	r3, [r7, #12]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	60fb      	str	r3, [r7, #12]
 80067f0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067f6:	4619      	mov	r1, r3
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f7ff fdd5 	bl	80063a8 <HAL_UARTEx_RxEventCallback>
 80067fe:	e002      	b.n	8006806 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f7fb fb13 	bl	8001e2c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006806:	2300      	movs	r3, #0
 8006808:	e002      	b.n	8006810 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800680a:	2300      	movs	r3, #0
 800680c:	e000      	b.n	8006810 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800680e:	2302      	movs	r3, #2
  }
}
 8006810:	4618      	mov	r0, r3
 8006812:	3730      	adds	r7, #48	@ 0x30
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b084      	sub	sp, #16
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	68da      	ldr	r2, [r3, #12]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	430a      	orrs	r2, r1
 8006834:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	689a      	ldr	r2, [r3, #8]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	431a      	orrs	r2, r3
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	695b      	ldr	r3, [r3, #20]
 8006844:	4313      	orrs	r3, r2
 8006846:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006852:	f023 030c 	bic.w	r3, r3, #12
 8006856:	687a      	ldr	r2, [r7, #4]
 8006858:	6812      	ldr	r2, [r2, #0]
 800685a:	68b9      	ldr	r1, [r7, #8]
 800685c:	430b      	orrs	r3, r1
 800685e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	695b      	ldr	r3, [r3, #20]
 8006866:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	699a      	ldr	r2, [r3, #24]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	430a      	orrs	r2, r1
 8006874:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a2c      	ldr	r2, [pc, #176]	@ (800692c <UART_SetConfig+0x114>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d103      	bne.n	8006888 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006880:	f7fe f80c 	bl	800489c <HAL_RCC_GetPCLK2Freq>
 8006884:	60f8      	str	r0, [r7, #12]
 8006886:	e002      	b.n	800688e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006888:	f7fd fff4 	bl	8004874 <HAL_RCC_GetPCLK1Freq>
 800688c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	4613      	mov	r3, r2
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	4413      	add	r3, r2
 8006896:	009a      	lsls	r2, r3, #2
 8006898:	441a      	add	r2, r3
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80068a4:	4a22      	ldr	r2, [pc, #136]	@ (8006930 <UART_SetConfig+0x118>)
 80068a6:	fba2 2303 	umull	r2, r3, r2, r3
 80068aa:	095b      	lsrs	r3, r3, #5
 80068ac:	0119      	lsls	r1, r3, #4
 80068ae:	68fa      	ldr	r2, [r7, #12]
 80068b0:	4613      	mov	r3, r2
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	4413      	add	r3, r2
 80068b6:	009a      	lsls	r2, r3, #2
 80068b8:	441a      	add	r2, r3
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	009b      	lsls	r3, r3, #2
 80068c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80068c4:	4b1a      	ldr	r3, [pc, #104]	@ (8006930 <UART_SetConfig+0x118>)
 80068c6:	fba3 0302 	umull	r0, r3, r3, r2
 80068ca:	095b      	lsrs	r3, r3, #5
 80068cc:	2064      	movs	r0, #100	@ 0x64
 80068ce:	fb00 f303 	mul.w	r3, r0, r3
 80068d2:	1ad3      	subs	r3, r2, r3
 80068d4:	011b      	lsls	r3, r3, #4
 80068d6:	3332      	adds	r3, #50	@ 0x32
 80068d8:	4a15      	ldr	r2, [pc, #84]	@ (8006930 <UART_SetConfig+0x118>)
 80068da:	fba2 2303 	umull	r2, r3, r2, r3
 80068de:	095b      	lsrs	r3, r3, #5
 80068e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80068e4:	4419      	add	r1, r3
 80068e6:	68fa      	ldr	r2, [r7, #12]
 80068e8:	4613      	mov	r3, r2
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	4413      	add	r3, r2
 80068ee:	009a      	lsls	r2, r3, #2
 80068f0:	441a      	add	r2, r3
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	009b      	lsls	r3, r3, #2
 80068f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80068fc:	4b0c      	ldr	r3, [pc, #48]	@ (8006930 <UART_SetConfig+0x118>)
 80068fe:	fba3 0302 	umull	r0, r3, r3, r2
 8006902:	095b      	lsrs	r3, r3, #5
 8006904:	2064      	movs	r0, #100	@ 0x64
 8006906:	fb00 f303 	mul.w	r3, r0, r3
 800690a:	1ad3      	subs	r3, r2, r3
 800690c:	011b      	lsls	r3, r3, #4
 800690e:	3332      	adds	r3, #50	@ 0x32
 8006910:	4a07      	ldr	r2, [pc, #28]	@ (8006930 <UART_SetConfig+0x118>)
 8006912:	fba2 2303 	umull	r2, r3, r2, r3
 8006916:	095b      	lsrs	r3, r3, #5
 8006918:	f003 020f 	and.w	r2, r3, #15
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	440a      	add	r2, r1
 8006922:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006924:	bf00      	nop
 8006926:	3710      	adds	r7, #16
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	40013800 	.word	0x40013800
 8006930:	51eb851f 	.word	0x51eb851f

08006934 <sniprintf>:
 8006934:	b40c      	push	{r2, r3}
 8006936:	b530      	push	{r4, r5, lr}
 8006938:	4b18      	ldr	r3, [pc, #96]	@ (800699c <sniprintf+0x68>)
 800693a:	1e0c      	subs	r4, r1, #0
 800693c:	681d      	ldr	r5, [r3, #0]
 800693e:	b09d      	sub	sp, #116	@ 0x74
 8006940:	da08      	bge.n	8006954 <sniprintf+0x20>
 8006942:	238b      	movs	r3, #139	@ 0x8b
 8006944:	f04f 30ff 	mov.w	r0, #4294967295
 8006948:	602b      	str	r3, [r5, #0]
 800694a:	b01d      	add	sp, #116	@ 0x74
 800694c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006950:	b002      	add	sp, #8
 8006952:	4770      	bx	lr
 8006954:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006958:	f8ad 3014 	strh.w	r3, [sp, #20]
 800695c:	f04f 0300 	mov.w	r3, #0
 8006960:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006962:	bf0c      	ite	eq
 8006964:	4623      	moveq	r3, r4
 8006966:	f104 33ff 	addne.w	r3, r4, #4294967295
 800696a:	9304      	str	r3, [sp, #16]
 800696c:	9307      	str	r3, [sp, #28]
 800696e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006972:	9002      	str	r0, [sp, #8]
 8006974:	9006      	str	r0, [sp, #24]
 8006976:	f8ad 3016 	strh.w	r3, [sp, #22]
 800697a:	4628      	mov	r0, r5
 800697c:	ab21      	add	r3, sp, #132	@ 0x84
 800697e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006980:	a902      	add	r1, sp, #8
 8006982:	9301      	str	r3, [sp, #4]
 8006984:	f000 f9a0 	bl	8006cc8 <_svfiprintf_r>
 8006988:	1c43      	adds	r3, r0, #1
 800698a:	bfbc      	itt	lt
 800698c:	238b      	movlt	r3, #139	@ 0x8b
 800698e:	602b      	strlt	r3, [r5, #0]
 8006990:	2c00      	cmp	r4, #0
 8006992:	d0da      	beq.n	800694a <sniprintf+0x16>
 8006994:	2200      	movs	r2, #0
 8006996:	9b02      	ldr	r3, [sp, #8]
 8006998:	701a      	strb	r2, [r3, #0]
 800699a:	e7d6      	b.n	800694a <sniprintf+0x16>
 800699c:	20000034 	.word	0x20000034

080069a0 <memset>:
 80069a0:	4603      	mov	r3, r0
 80069a2:	4402      	add	r2, r0
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d100      	bne.n	80069aa <memset+0xa>
 80069a8:	4770      	bx	lr
 80069aa:	f803 1b01 	strb.w	r1, [r3], #1
 80069ae:	e7f9      	b.n	80069a4 <memset+0x4>

080069b0 <__errno>:
 80069b0:	4b01      	ldr	r3, [pc, #4]	@ (80069b8 <__errno+0x8>)
 80069b2:	6818      	ldr	r0, [r3, #0]
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	20000034 	.word	0x20000034

080069bc <__libc_init_array>:
 80069bc:	b570      	push	{r4, r5, r6, lr}
 80069be:	2600      	movs	r6, #0
 80069c0:	4d0c      	ldr	r5, [pc, #48]	@ (80069f4 <__libc_init_array+0x38>)
 80069c2:	4c0d      	ldr	r4, [pc, #52]	@ (80069f8 <__libc_init_array+0x3c>)
 80069c4:	1b64      	subs	r4, r4, r5
 80069c6:	10a4      	asrs	r4, r4, #2
 80069c8:	42a6      	cmp	r6, r4
 80069ca:	d109      	bne.n	80069e0 <__libc_init_array+0x24>
 80069cc:	f000 fc76 	bl	80072bc <_init>
 80069d0:	2600      	movs	r6, #0
 80069d2:	4d0a      	ldr	r5, [pc, #40]	@ (80069fc <__libc_init_array+0x40>)
 80069d4:	4c0a      	ldr	r4, [pc, #40]	@ (8006a00 <__libc_init_array+0x44>)
 80069d6:	1b64      	subs	r4, r4, r5
 80069d8:	10a4      	asrs	r4, r4, #2
 80069da:	42a6      	cmp	r6, r4
 80069dc:	d105      	bne.n	80069ea <__libc_init_array+0x2e>
 80069de:	bd70      	pop	{r4, r5, r6, pc}
 80069e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80069e4:	4798      	blx	r3
 80069e6:	3601      	adds	r6, #1
 80069e8:	e7ee      	b.n	80069c8 <__libc_init_array+0xc>
 80069ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80069ee:	4798      	blx	r3
 80069f0:	3601      	adds	r6, #1
 80069f2:	e7f2      	b.n	80069da <__libc_init_array+0x1e>
 80069f4:	080076e0 	.word	0x080076e0
 80069f8:	080076e0 	.word	0x080076e0
 80069fc:	080076e0 	.word	0x080076e0
 8006a00:	080076e4 	.word	0x080076e4

08006a04 <__retarget_lock_acquire_recursive>:
 8006a04:	4770      	bx	lr

08006a06 <__retarget_lock_release_recursive>:
 8006a06:	4770      	bx	lr

08006a08 <memcpy>:
 8006a08:	440a      	add	r2, r1
 8006a0a:	4291      	cmp	r1, r2
 8006a0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a10:	d100      	bne.n	8006a14 <memcpy+0xc>
 8006a12:	4770      	bx	lr
 8006a14:	b510      	push	{r4, lr}
 8006a16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a1a:	4291      	cmp	r1, r2
 8006a1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a20:	d1f9      	bne.n	8006a16 <memcpy+0xe>
 8006a22:	bd10      	pop	{r4, pc}

08006a24 <_free_r>:
 8006a24:	b538      	push	{r3, r4, r5, lr}
 8006a26:	4605      	mov	r5, r0
 8006a28:	2900      	cmp	r1, #0
 8006a2a:	d040      	beq.n	8006aae <_free_r+0x8a>
 8006a2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a30:	1f0c      	subs	r4, r1, #4
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	bfb8      	it	lt
 8006a36:	18e4      	addlt	r4, r4, r3
 8006a38:	f000 f8de 	bl	8006bf8 <__malloc_lock>
 8006a3c:	4a1c      	ldr	r2, [pc, #112]	@ (8006ab0 <_free_r+0x8c>)
 8006a3e:	6813      	ldr	r3, [r2, #0]
 8006a40:	b933      	cbnz	r3, 8006a50 <_free_r+0x2c>
 8006a42:	6063      	str	r3, [r4, #4]
 8006a44:	6014      	str	r4, [r2, #0]
 8006a46:	4628      	mov	r0, r5
 8006a48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a4c:	f000 b8da 	b.w	8006c04 <__malloc_unlock>
 8006a50:	42a3      	cmp	r3, r4
 8006a52:	d908      	bls.n	8006a66 <_free_r+0x42>
 8006a54:	6820      	ldr	r0, [r4, #0]
 8006a56:	1821      	adds	r1, r4, r0
 8006a58:	428b      	cmp	r3, r1
 8006a5a:	bf01      	itttt	eq
 8006a5c:	6819      	ldreq	r1, [r3, #0]
 8006a5e:	685b      	ldreq	r3, [r3, #4]
 8006a60:	1809      	addeq	r1, r1, r0
 8006a62:	6021      	streq	r1, [r4, #0]
 8006a64:	e7ed      	b.n	8006a42 <_free_r+0x1e>
 8006a66:	461a      	mov	r2, r3
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	b10b      	cbz	r3, 8006a70 <_free_r+0x4c>
 8006a6c:	42a3      	cmp	r3, r4
 8006a6e:	d9fa      	bls.n	8006a66 <_free_r+0x42>
 8006a70:	6811      	ldr	r1, [r2, #0]
 8006a72:	1850      	adds	r0, r2, r1
 8006a74:	42a0      	cmp	r0, r4
 8006a76:	d10b      	bne.n	8006a90 <_free_r+0x6c>
 8006a78:	6820      	ldr	r0, [r4, #0]
 8006a7a:	4401      	add	r1, r0
 8006a7c:	1850      	adds	r0, r2, r1
 8006a7e:	4283      	cmp	r3, r0
 8006a80:	6011      	str	r1, [r2, #0]
 8006a82:	d1e0      	bne.n	8006a46 <_free_r+0x22>
 8006a84:	6818      	ldr	r0, [r3, #0]
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	4408      	add	r0, r1
 8006a8a:	6010      	str	r0, [r2, #0]
 8006a8c:	6053      	str	r3, [r2, #4]
 8006a8e:	e7da      	b.n	8006a46 <_free_r+0x22>
 8006a90:	d902      	bls.n	8006a98 <_free_r+0x74>
 8006a92:	230c      	movs	r3, #12
 8006a94:	602b      	str	r3, [r5, #0]
 8006a96:	e7d6      	b.n	8006a46 <_free_r+0x22>
 8006a98:	6820      	ldr	r0, [r4, #0]
 8006a9a:	1821      	adds	r1, r4, r0
 8006a9c:	428b      	cmp	r3, r1
 8006a9e:	bf01      	itttt	eq
 8006aa0:	6819      	ldreq	r1, [r3, #0]
 8006aa2:	685b      	ldreq	r3, [r3, #4]
 8006aa4:	1809      	addeq	r1, r1, r0
 8006aa6:	6021      	streq	r1, [r4, #0]
 8006aa8:	6063      	str	r3, [r4, #4]
 8006aaa:	6054      	str	r4, [r2, #4]
 8006aac:	e7cb      	b.n	8006a46 <_free_r+0x22>
 8006aae:	bd38      	pop	{r3, r4, r5, pc}
 8006ab0:	200015c4 	.word	0x200015c4

08006ab4 <sbrk_aligned>:
 8006ab4:	b570      	push	{r4, r5, r6, lr}
 8006ab6:	4e0f      	ldr	r6, [pc, #60]	@ (8006af4 <sbrk_aligned+0x40>)
 8006ab8:	460c      	mov	r4, r1
 8006aba:	6831      	ldr	r1, [r6, #0]
 8006abc:	4605      	mov	r5, r0
 8006abe:	b911      	cbnz	r1, 8006ac6 <sbrk_aligned+0x12>
 8006ac0:	f000 fba8 	bl	8007214 <_sbrk_r>
 8006ac4:	6030      	str	r0, [r6, #0]
 8006ac6:	4621      	mov	r1, r4
 8006ac8:	4628      	mov	r0, r5
 8006aca:	f000 fba3 	bl	8007214 <_sbrk_r>
 8006ace:	1c43      	adds	r3, r0, #1
 8006ad0:	d103      	bne.n	8006ada <sbrk_aligned+0x26>
 8006ad2:	f04f 34ff 	mov.w	r4, #4294967295
 8006ad6:	4620      	mov	r0, r4
 8006ad8:	bd70      	pop	{r4, r5, r6, pc}
 8006ada:	1cc4      	adds	r4, r0, #3
 8006adc:	f024 0403 	bic.w	r4, r4, #3
 8006ae0:	42a0      	cmp	r0, r4
 8006ae2:	d0f8      	beq.n	8006ad6 <sbrk_aligned+0x22>
 8006ae4:	1a21      	subs	r1, r4, r0
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	f000 fb94 	bl	8007214 <_sbrk_r>
 8006aec:	3001      	adds	r0, #1
 8006aee:	d1f2      	bne.n	8006ad6 <sbrk_aligned+0x22>
 8006af0:	e7ef      	b.n	8006ad2 <sbrk_aligned+0x1e>
 8006af2:	bf00      	nop
 8006af4:	200015c0 	.word	0x200015c0

08006af8 <_malloc_r>:
 8006af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006afc:	1ccd      	adds	r5, r1, #3
 8006afe:	f025 0503 	bic.w	r5, r5, #3
 8006b02:	3508      	adds	r5, #8
 8006b04:	2d0c      	cmp	r5, #12
 8006b06:	bf38      	it	cc
 8006b08:	250c      	movcc	r5, #12
 8006b0a:	2d00      	cmp	r5, #0
 8006b0c:	4606      	mov	r6, r0
 8006b0e:	db01      	blt.n	8006b14 <_malloc_r+0x1c>
 8006b10:	42a9      	cmp	r1, r5
 8006b12:	d904      	bls.n	8006b1e <_malloc_r+0x26>
 8006b14:	230c      	movs	r3, #12
 8006b16:	6033      	str	r3, [r6, #0]
 8006b18:	2000      	movs	r0, #0
 8006b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006bf4 <_malloc_r+0xfc>
 8006b22:	f000 f869 	bl	8006bf8 <__malloc_lock>
 8006b26:	f8d8 3000 	ldr.w	r3, [r8]
 8006b2a:	461c      	mov	r4, r3
 8006b2c:	bb44      	cbnz	r4, 8006b80 <_malloc_r+0x88>
 8006b2e:	4629      	mov	r1, r5
 8006b30:	4630      	mov	r0, r6
 8006b32:	f7ff ffbf 	bl	8006ab4 <sbrk_aligned>
 8006b36:	1c43      	adds	r3, r0, #1
 8006b38:	4604      	mov	r4, r0
 8006b3a:	d158      	bne.n	8006bee <_malloc_r+0xf6>
 8006b3c:	f8d8 4000 	ldr.w	r4, [r8]
 8006b40:	4627      	mov	r7, r4
 8006b42:	2f00      	cmp	r7, #0
 8006b44:	d143      	bne.n	8006bce <_malloc_r+0xd6>
 8006b46:	2c00      	cmp	r4, #0
 8006b48:	d04b      	beq.n	8006be2 <_malloc_r+0xea>
 8006b4a:	6823      	ldr	r3, [r4, #0]
 8006b4c:	4639      	mov	r1, r7
 8006b4e:	4630      	mov	r0, r6
 8006b50:	eb04 0903 	add.w	r9, r4, r3
 8006b54:	f000 fb5e 	bl	8007214 <_sbrk_r>
 8006b58:	4581      	cmp	r9, r0
 8006b5a:	d142      	bne.n	8006be2 <_malloc_r+0xea>
 8006b5c:	6821      	ldr	r1, [r4, #0]
 8006b5e:	4630      	mov	r0, r6
 8006b60:	1a6d      	subs	r5, r5, r1
 8006b62:	4629      	mov	r1, r5
 8006b64:	f7ff ffa6 	bl	8006ab4 <sbrk_aligned>
 8006b68:	3001      	adds	r0, #1
 8006b6a:	d03a      	beq.n	8006be2 <_malloc_r+0xea>
 8006b6c:	6823      	ldr	r3, [r4, #0]
 8006b6e:	442b      	add	r3, r5
 8006b70:	6023      	str	r3, [r4, #0]
 8006b72:	f8d8 3000 	ldr.w	r3, [r8]
 8006b76:	685a      	ldr	r2, [r3, #4]
 8006b78:	bb62      	cbnz	r2, 8006bd4 <_malloc_r+0xdc>
 8006b7a:	f8c8 7000 	str.w	r7, [r8]
 8006b7e:	e00f      	b.n	8006ba0 <_malloc_r+0xa8>
 8006b80:	6822      	ldr	r2, [r4, #0]
 8006b82:	1b52      	subs	r2, r2, r5
 8006b84:	d420      	bmi.n	8006bc8 <_malloc_r+0xd0>
 8006b86:	2a0b      	cmp	r2, #11
 8006b88:	d917      	bls.n	8006bba <_malloc_r+0xc2>
 8006b8a:	1961      	adds	r1, r4, r5
 8006b8c:	42a3      	cmp	r3, r4
 8006b8e:	6025      	str	r5, [r4, #0]
 8006b90:	bf18      	it	ne
 8006b92:	6059      	strne	r1, [r3, #4]
 8006b94:	6863      	ldr	r3, [r4, #4]
 8006b96:	bf08      	it	eq
 8006b98:	f8c8 1000 	streq.w	r1, [r8]
 8006b9c:	5162      	str	r2, [r4, r5]
 8006b9e:	604b      	str	r3, [r1, #4]
 8006ba0:	4630      	mov	r0, r6
 8006ba2:	f000 f82f 	bl	8006c04 <__malloc_unlock>
 8006ba6:	f104 000b 	add.w	r0, r4, #11
 8006baa:	1d23      	adds	r3, r4, #4
 8006bac:	f020 0007 	bic.w	r0, r0, #7
 8006bb0:	1ac2      	subs	r2, r0, r3
 8006bb2:	bf1c      	itt	ne
 8006bb4:	1a1b      	subne	r3, r3, r0
 8006bb6:	50a3      	strne	r3, [r4, r2]
 8006bb8:	e7af      	b.n	8006b1a <_malloc_r+0x22>
 8006bba:	6862      	ldr	r2, [r4, #4]
 8006bbc:	42a3      	cmp	r3, r4
 8006bbe:	bf0c      	ite	eq
 8006bc0:	f8c8 2000 	streq.w	r2, [r8]
 8006bc4:	605a      	strne	r2, [r3, #4]
 8006bc6:	e7eb      	b.n	8006ba0 <_malloc_r+0xa8>
 8006bc8:	4623      	mov	r3, r4
 8006bca:	6864      	ldr	r4, [r4, #4]
 8006bcc:	e7ae      	b.n	8006b2c <_malloc_r+0x34>
 8006bce:	463c      	mov	r4, r7
 8006bd0:	687f      	ldr	r7, [r7, #4]
 8006bd2:	e7b6      	b.n	8006b42 <_malloc_r+0x4a>
 8006bd4:	461a      	mov	r2, r3
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	42a3      	cmp	r3, r4
 8006bda:	d1fb      	bne.n	8006bd4 <_malloc_r+0xdc>
 8006bdc:	2300      	movs	r3, #0
 8006bde:	6053      	str	r3, [r2, #4]
 8006be0:	e7de      	b.n	8006ba0 <_malloc_r+0xa8>
 8006be2:	230c      	movs	r3, #12
 8006be4:	4630      	mov	r0, r6
 8006be6:	6033      	str	r3, [r6, #0]
 8006be8:	f000 f80c 	bl	8006c04 <__malloc_unlock>
 8006bec:	e794      	b.n	8006b18 <_malloc_r+0x20>
 8006bee:	6005      	str	r5, [r0, #0]
 8006bf0:	e7d6      	b.n	8006ba0 <_malloc_r+0xa8>
 8006bf2:	bf00      	nop
 8006bf4:	200015c4 	.word	0x200015c4

08006bf8 <__malloc_lock>:
 8006bf8:	4801      	ldr	r0, [pc, #4]	@ (8006c00 <__malloc_lock+0x8>)
 8006bfa:	f7ff bf03 	b.w	8006a04 <__retarget_lock_acquire_recursive>
 8006bfe:	bf00      	nop
 8006c00:	200015bc 	.word	0x200015bc

08006c04 <__malloc_unlock>:
 8006c04:	4801      	ldr	r0, [pc, #4]	@ (8006c0c <__malloc_unlock+0x8>)
 8006c06:	f7ff befe 	b.w	8006a06 <__retarget_lock_release_recursive>
 8006c0a:	bf00      	nop
 8006c0c:	200015bc 	.word	0x200015bc

08006c10 <__ssputs_r>:
 8006c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c14:	461f      	mov	r7, r3
 8006c16:	688e      	ldr	r6, [r1, #8]
 8006c18:	4682      	mov	sl, r0
 8006c1a:	42be      	cmp	r6, r7
 8006c1c:	460c      	mov	r4, r1
 8006c1e:	4690      	mov	r8, r2
 8006c20:	680b      	ldr	r3, [r1, #0]
 8006c22:	d82d      	bhi.n	8006c80 <__ssputs_r+0x70>
 8006c24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006c28:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006c2c:	d026      	beq.n	8006c7c <__ssputs_r+0x6c>
 8006c2e:	6965      	ldr	r5, [r4, #20]
 8006c30:	6909      	ldr	r1, [r1, #16]
 8006c32:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006c36:	eba3 0901 	sub.w	r9, r3, r1
 8006c3a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006c3e:	1c7b      	adds	r3, r7, #1
 8006c40:	444b      	add	r3, r9
 8006c42:	106d      	asrs	r5, r5, #1
 8006c44:	429d      	cmp	r5, r3
 8006c46:	bf38      	it	cc
 8006c48:	461d      	movcc	r5, r3
 8006c4a:	0553      	lsls	r3, r2, #21
 8006c4c:	d527      	bpl.n	8006c9e <__ssputs_r+0x8e>
 8006c4e:	4629      	mov	r1, r5
 8006c50:	f7ff ff52 	bl	8006af8 <_malloc_r>
 8006c54:	4606      	mov	r6, r0
 8006c56:	b360      	cbz	r0, 8006cb2 <__ssputs_r+0xa2>
 8006c58:	464a      	mov	r2, r9
 8006c5a:	6921      	ldr	r1, [r4, #16]
 8006c5c:	f7ff fed4 	bl	8006a08 <memcpy>
 8006c60:	89a3      	ldrh	r3, [r4, #12]
 8006c62:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006c66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c6a:	81a3      	strh	r3, [r4, #12]
 8006c6c:	6126      	str	r6, [r4, #16]
 8006c6e:	444e      	add	r6, r9
 8006c70:	6026      	str	r6, [r4, #0]
 8006c72:	463e      	mov	r6, r7
 8006c74:	6165      	str	r5, [r4, #20]
 8006c76:	eba5 0509 	sub.w	r5, r5, r9
 8006c7a:	60a5      	str	r5, [r4, #8]
 8006c7c:	42be      	cmp	r6, r7
 8006c7e:	d900      	bls.n	8006c82 <__ssputs_r+0x72>
 8006c80:	463e      	mov	r6, r7
 8006c82:	4632      	mov	r2, r6
 8006c84:	4641      	mov	r1, r8
 8006c86:	6820      	ldr	r0, [r4, #0]
 8006c88:	f000 faaa 	bl	80071e0 <memmove>
 8006c8c:	2000      	movs	r0, #0
 8006c8e:	68a3      	ldr	r3, [r4, #8]
 8006c90:	1b9b      	subs	r3, r3, r6
 8006c92:	60a3      	str	r3, [r4, #8]
 8006c94:	6823      	ldr	r3, [r4, #0]
 8006c96:	4433      	add	r3, r6
 8006c98:	6023      	str	r3, [r4, #0]
 8006c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c9e:	462a      	mov	r2, r5
 8006ca0:	f000 fad6 	bl	8007250 <_realloc_r>
 8006ca4:	4606      	mov	r6, r0
 8006ca6:	2800      	cmp	r0, #0
 8006ca8:	d1e0      	bne.n	8006c6c <__ssputs_r+0x5c>
 8006caa:	4650      	mov	r0, sl
 8006cac:	6921      	ldr	r1, [r4, #16]
 8006cae:	f7ff feb9 	bl	8006a24 <_free_r>
 8006cb2:	230c      	movs	r3, #12
 8006cb4:	f8ca 3000 	str.w	r3, [sl]
 8006cb8:	89a3      	ldrh	r3, [r4, #12]
 8006cba:	f04f 30ff 	mov.w	r0, #4294967295
 8006cbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cc2:	81a3      	strh	r3, [r4, #12]
 8006cc4:	e7e9      	b.n	8006c9a <__ssputs_r+0x8a>
	...

08006cc8 <_svfiprintf_r>:
 8006cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ccc:	4698      	mov	r8, r3
 8006cce:	898b      	ldrh	r3, [r1, #12]
 8006cd0:	4607      	mov	r7, r0
 8006cd2:	061b      	lsls	r3, r3, #24
 8006cd4:	460d      	mov	r5, r1
 8006cd6:	4614      	mov	r4, r2
 8006cd8:	b09d      	sub	sp, #116	@ 0x74
 8006cda:	d510      	bpl.n	8006cfe <_svfiprintf_r+0x36>
 8006cdc:	690b      	ldr	r3, [r1, #16]
 8006cde:	b973      	cbnz	r3, 8006cfe <_svfiprintf_r+0x36>
 8006ce0:	2140      	movs	r1, #64	@ 0x40
 8006ce2:	f7ff ff09 	bl	8006af8 <_malloc_r>
 8006ce6:	6028      	str	r0, [r5, #0]
 8006ce8:	6128      	str	r0, [r5, #16]
 8006cea:	b930      	cbnz	r0, 8006cfa <_svfiprintf_r+0x32>
 8006cec:	230c      	movs	r3, #12
 8006cee:	603b      	str	r3, [r7, #0]
 8006cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf4:	b01d      	add	sp, #116	@ 0x74
 8006cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cfa:	2340      	movs	r3, #64	@ 0x40
 8006cfc:	616b      	str	r3, [r5, #20]
 8006cfe:	2300      	movs	r3, #0
 8006d00:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d02:	2320      	movs	r3, #32
 8006d04:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d08:	2330      	movs	r3, #48	@ 0x30
 8006d0a:	f04f 0901 	mov.w	r9, #1
 8006d0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d12:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006eac <_svfiprintf_r+0x1e4>
 8006d16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006d1a:	4623      	mov	r3, r4
 8006d1c:	469a      	mov	sl, r3
 8006d1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d22:	b10a      	cbz	r2, 8006d28 <_svfiprintf_r+0x60>
 8006d24:	2a25      	cmp	r2, #37	@ 0x25
 8006d26:	d1f9      	bne.n	8006d1c <_svfiprintf_r+0x54>
 8006d28:	ebba 0b04 	subs.w	fp, sl, r4
 8006d2c:	d00b      	beq.n	8006d46 <_svfiprintf_r+0x7e>
 8006d2e:	465b      	mov	r3, fp
 8006d30:	4622      	mov	r2, r4
 8006d32:	4629      	mov	r1, r5
 8006d34:	4638      	mov	r0, r7
 8006d36:	f7ff ff6b 	bl	8006c10 <__ssputs_r>
 8006d3a:	3001      	adds	r0, #1
 8006d3c:	f000 80a7 	beq.w	8006e8e <_svfiprintf_r+0x1c6>
 8006d40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d42:	445a      	add	r2, fp
 8006d44:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d46:	f89a 3000 	ldrb.w	r3, [sl]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	f000 809f 	beq.w	8006e8e <_svfiprintf_r+0x1c6>
 8006d50:	2300      	movs	r3, #0
 8006d52:	f04f 32ff 	mov.w	r2, #4294967295
 8006d56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d5a:	f10a 0a01 	add.w	sl, sl, #1
 8006d5e:	9304      	str	r3, [sp, #16]
 8006d60:	9307      	str	r3, [sp, #28]
 8006d62:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006d66:	931a      	str	r3, [sp, #104]	@ 0x68
 8006d68:	4654      	mov	r4, sl
 8006d6a:	2205      	movs	r2, #5
 8006d6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d70:	484e      	ldr	r0, [pc, #312]	@ (8006eac <_svfiprintf_r+0x1e4>)
 8006d72:	f000 fa5f 	bl	8007234 <memchr>
 8006d76:	9a04      	ldr	r2, [sp, #16]
 8006d78:	b9d8      	cbnz	r0, 8006db2 <_svfiprintf_r+0xea>
 8006d7a:	06d0      	lsls	r0, r2, #27
 8006d7c:	bf44      	itt	mi
 8006d7e:	2320      	movmi	r3, #32
 8006d80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d84:	0711      	lsls	r1, r2, #28
 8006d86:	bf44      	itt	mi
 8006d88:	232b      	movmi	r3, #43	@ 0x2b
 8006d8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d8e:	f89a 3000 	ldrb.w	r3, [sl]
 8006d92:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d94:	d015      	beq.n	8006dc2 <_svfiprintf_r+0xfa>
 8006d96:	4654      	mov	r4, sl
 8006d98:	2000      	movs	r0, #0
 8006d9a:	f04f 0c0a 	mov.w	ip, #10
 8006d9e:	9a07      	ldr	r2, [sp, #28]
 8006da0:	4621      	mov	r1, r4
 8006da2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006da6:	3b30      	subs	r3, #48	@ 0x30
 8006da8:	2b09      	cmp	r3, #9
 8006daa:	d94b      	bls.n	8006e44 <_svfiprintf_r+0x17c>
 8006dac:	b1b0      	cbz	r0, 8006ddc <_svfiprintf_r+0x114>
 8006dae:	9207      	str	r2, [sp, #28]
 8006db0:	e014      	b.n	8006ddc <_svfiprintf_r+0x114>
 8006db2:	eba0 0308 	sub.w	r3, r0, r8
 8006db6:	fa09 f303 	lsl.w	r3, r9, r3
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	46a2      	mov	sl, r4
 8006dbe:	9304      	str	r3, [sp, #16]
 8006dc0:	e7d2      	b.n	8006d68 <_svfiprintf_r+0xa0>
 8006dc2:	9b03      	ldr	r3, [sp, #12]
 8006dc4:	1d19      	adds	r1, r3, #4
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	9103      	str	r1, [sp, #12]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	bfbb      	ittet	lt
 8006dce:	425b      	neglt	r3, r3
 8006dd0:	f042 0202 	orrlt.w	r2, r2, #2
 8006dd4:	9307      	strge	r3, [sp, #28]
 8006dd6:	9307      	strlt	r3, [sp, #28]
 8006dd8:	bfb8      	it	lt
 8006dda:	9204      	strlt	r2, [sp, #16]
 8006ddc:	7823      	ldrb	r3, [r4, #0]
 8006dde:	2b2e      	cmp	r3, #46	@ 0x2e
 8006de0:	d10a      	bne.n	8006df8 <_svfiprintf_r+0x130>
 8006de2:	7863      	ldrb	r3, [r4, #1]
 8006de4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006de6:	d132      	bne.n	8006e4e <_svfiprintf_r+0x186>
 8006de8:	9b03      	ldr	r3, [sp, #12]
 8006dea:	3402      	adds	r4, #2
 8006dec:	1d1a      	adds	r2, r3, #4
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	9203      	str	r2, [sp, #12]
 8006df2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006df6:	9305      	str	r3, [sp, #20]
 8006df8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006eb0 <_svfiprintf_r+0x1e8>
 8006dfc:	2203      	movs	r2, #3
 8006dfe:	4650      	mov	r0, sl
 8006e00:	7821      	ldrb	r1, [r4, #0]
 8006e02:	f000 fa17 	bl	8007234 <memchr>
 8006e06:	b138      	cbz	r0, 8006e18 <_svfiprintf_r+0x150>
 8006e08:	2240      	movs	r2, #64	@ 0x40
 8006e0a:	9b04      	ldr	r3, [sp, #16]
 8006e0c:	eba0 000a 	sub.w	r0, r0, sl
 8006e10:	4082      	lsls	r2, r0
 8006e12:	4313      	orrs	r3, r2
 8006e14:	3401      	adds	r4, #1
 8006e16:	9304      	str	r3, [sp, #16]
 8006e18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e1c:	2206      	movs	r2, #6
 8006e1e:	4825      	ldr	r0, [pc, #148]	@ (8006eb4 <_svfiprintf_r+0x1ec>)
 8006e20:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e24:	f000 fa06 	bl	8007234 <memchr>
 8006e28:	2800      	cmp	r0, #0
 8006e2a:	d036      	beq.n	8006e9a <_svfiprintf_r+0x1d2>
 8006e2c:	4b22      	ldr	r3, [pc, #136]	@ (8006eb8 <_svfiprintf_r+0x1f0>)
 8006e2e:	bb1b      	cbnz	r3, 8006e78 <_svfiprintf_r+0x1b0>
 8006e30:	9b03      	ldr	r3, [sp, #12]
 8006e32:	3307      	adds	r3, #7
 8006e34:	f023 0307 	bic.w	r3, r3, #7
 8006e38:	3308      	adds	r3, #8
 8006e3a:	9303      	str	r3, [sp, #12]
 8006e3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e3e:	4433      	add	r3, r6
 8006e40:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e42:	e76a      	b.n	8006d1a <_svfiprintf_r+0x52>
 8006e44:	460c      	mov	r4, r1
 8006e46:	2001      	movs	r0, #1
 8006e48:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e4c:	e7a8      	b.n	8006da0 <_svfiprintf_r+0xd8>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	f04f 0c0a 	mov.w	ip, #10
 8006e54:	4619      	mov	r1, r3
 8006e56:	3401      	adds	r4, #1
 8006e58:	9305      	str	r3, [sp, #20]
 8006e5a:	4620      	mov	r0, r4
 8006e5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e60:	3a30      	subs	r2, #48	@ 0x30
 8006e62:	2a09      	cmp	r2, #9
 8006e64:	d903      	bls.n	8006e6e <_svfiprintf_r+0x1a6>
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d0c6      	beq.n	8006df8 <_svfiprintf_r+0x130>
 8006e6a:	9105      	str	r1, [sp, #20]
 8006e6c:	e7c4      	b.n	8006df8 <_svfiprintf_r+0x130>
 8006e6e:	4604      	mov	r4, r0
 8006e70:	2301      	movs	r3, #1
 8006e72:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e76:	e7f0      	b.n	8006e5a <_svfiprintf_r+0x192>
 8006e78:	ab03      	add	r3, sp, #12
 8006e7a:	9300      	str	r3, [sp, #0]
 8006e7c:	462a      	mov	r2, r5
 8006e7e:	4638      	mov	r0, r7
 8006e80:	4b0e      	ldr	r3, [pc, #56]	@ (8006ebc <_svfiprintf_r+0x1f4>)
 8006e82:	a904      	add	r1, sp, #16
 8006e84:	f3af 8000 	nop.w
 8006e88:	1c42      	adds	r2, r0, #1
 8006e8a:	4606      	mov	r6, r0
 8006e8c:	d1d6      	bne.n	8006e3c <_svfiprintf_r+0x174>
 8006e8e:	89ab      	ldrh	r3, [r5, #12]
 8006e90:	065b      	lsls	r3, r3, #25
 8006e92:	f53f af2d 	bmi.w	8006cf0 <_svfiprintf_r+0x28>
 8006e96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e98:	e72c      	b.n	8006cf4 <_svfiprintf_r+0x2c>
 8006e9a:	ab03      	add	r3, sp, #12
 8006e9c:	9300      	str	r3, [sp, #0]
 8006e9e:	462a      	mov	r2, r5
 8006ea0:	4638      	mov	r0, r7
 8006ea2:	4b06      	ldr	r3, [pc, #24]	@ (8006ebc <_svfiprintf_r+0x1f4>)
 8006ea4:	a904      	add	r1, sp, #16
 8006ea6:	f000 f87d 	bl	8006fa4 <_printf_i>
 8006eaa:	e7ed      	b.n	8006e88 <_svfiprintf_r+0x1c0>
 8006eac:	080076a3 	.word	0x080076a3
 8006eb0:	080076a9 	.word	0x080076a9
 8006eb4:	080076ad 	.word	0x080076ad
 8006eb8:	00000000 	.word	0x00000000
 8006ebc:	08006c11 	.word	0x08006c11

08006ec0 <_printf_common>:
 8006ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ec4:	4616      	mov	r6, r2
 8006ec6:	4698      	mov	r8, r3
 8006ec8:	688a      	ldr	r2, [r1, #8]
 8006eca:	690b      	ldr	r3, [r1, #16]
 8006ecc:	4607      	mov	r7, r0
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	bfb8      	it	lt
 8006ed2:	4613      	movlt	r3, r2
 8006ed4:	6033      	str	r3, [r6, #0]
 8006ed6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006eda:	460c      	mov	r4, r1
 8006edc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006ee0:	b10a      	cbz	r2, 8006ee6 <_printf_common+0x26>
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	6033      	str	r3, [r6, #0]
 8006ee6:	6823      	ldr	r3, [r4, #0]
 8006ee8:	0699      	lsls	r1, r3, #26
 8006eea:	bf42      	ittt	mi
 8006eec:	6833      	ldrmi	r3, [r6, #0]
 8006eee:	3302      	addmi	r3, #2
 8006ef0:	6033      	strmi	r3, [r6, #0]
 8006ef2:	6825      	ldr	r5, [r4, #0]
 8006ef4:	f015 0506 	ands.w	r5, r5, #6
 8006ef8:	d106      	bne.n	8006f08 <_printf_common+0x48>
 8006efa:	f104 0a19 	add.w	sl, r4, #25
 8006efe:	68e3      	ldr	r3, [r4, #12]
 8006f00:	6832      	ldr	r2, [r6, #0]
 8006f02:	1a9b      	subs	r3, r3, r2
 8006f04:	42ab      	cmp	r3, r5
 8006f06:	dc2b      	bgt.n	8006f60 <_printf_common+0xa0>
 8006f08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006f0c:	6822      	ldr	r2, [r4, #0]
 8006f0e:	3b00      	subs	r3, #0
 8006f10:	bf18      	it	ne
 8006f12:	2301      	movne	r3, #1
 8006f14:	0692      	lsls	r2, r2, #26
 8006f16:	d430      	bmi.n	8006f7a <_printf_common+0xba>
 8006f18:	4641      	mov	r1, r8
 8006f1a:	4638      	mov	r0, r7
 8006f1c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006f20:	47c8      	blx	r9
 8006f22:	3001      	adds	r0, #1
 8006f24:	d023      	beq.n	8006f6e <_printf_common+0xae>
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	6922      	ldr	r2, [r4, #16]
 8006f2a:	f003 0306 	and.w	r3, r3, #6
 8006f2e:	2b04      	cmp	r3, #4
 8006f30:	bf14      	ite	ne
 8006f32:	2500      	movne	r5, #0
 8006f34:	6833      	ldreq	r3, [r6, #0]
 8006f36:	f04f 0600 	mov.w	r6, #0
 8006f3a:	bf08      	it	eq
 8006f3c:	68e5      	ldreq	r5, [r4, #12]
 8006f3e:	f104 041a 	add.w	r4, r4, #26
 8006f42:	bf08      	it	eq
 8006f44:	1aed      	subeq	r5, r5, r3
 8006f46:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006f4a:	bf08      	it	eq
 8006f4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f50:	4293      	cmp	r3, r2
 8006f52:	bfc4      	itt	gt
 8006f54:	1a9b      	subgt	r3, r3, r2
 8006f56:	18ed      	addgt	r5, r5, r3
 8006f58:	42b5      	cmp	r5, r6
 8006f5a:	d11a      	bne.n	8006f92 <_printf_common+0xd2>
 8006f5c:	2000      	movs	r0, #0
 8006f5e:	e008      	b.n	8006f72 <_printf_common+0xb2>
 8006f60:	2301      	movs	r3, #1
 8006f62:	4652      	mov	r2, sl
 8006f64:	4641      	mov	r1, r8
 8006f66:	4638      	mov	r0, r7
 8006f68:	47c8      	blx	r9
 8006f6a:	3001      	adds	r0, #1
 8006f6c:	d103      	bne.n	8006f76 <_printf_common+0xb6>
 8006f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f76:	3501      	adds	r5, #1
 8006f78:	e7c1      	b.n	8006efe <_printf_common+0x3e>
 8006f7a:	2030      	movs	r0, #48	@ 0x30
 8006f7c:	18e1      	adds	r1, r4, r3
 8006f7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006f82:	1c5a      	adds	r2, r3, #1
 8006f84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006f88:	4422      	add	r2, r4
 8006f8a:	3302      	adds	r3, #2
 8006f8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006f90:	e7c2      	b.n	8006f18 <_printf_common+0x58>
 8006f92:	2301      	movs	r3, #1
 8006f94:	4622      	mov	r2, r4
 8006f96:	4641      	mov	r1, r8
 8006f98:	4638      	mov	r0, r7
 8006f9a:	47c8      	blx	r9
 8006f9c:	3001      	adds	r0, #1
 8006f9e:	d0e6      	beq.n	8006f6e <_printf_common+0xae>
 8006fa0:	3601      	adds	r6, #1
 8006fa2:	e7d9      	b.n	8006f58 <_printf_common+0x98>

08006fa4 <_printf_i>:
 8006fa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fa8:	7e0f      	ldrb	r7, [r1, #24]
 8006faa:	4691      	mov	r9, r2
 8006fac:	2f78      	cmp	r7, #120	@ 0x78
 8006fae:	4680      	mov	r8, r0
 8006fb0:	460c      	mov	r4, r1
 8006fb2:	469a      	mov	sl, r3
 8006fb4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006fb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006fba:	d807      	bhi.n	8006fcc <_printf_i+0x28>
 8006fbc:	2f62      	cmp	r7, #98	@ 0x62
 8006fbe:	d80a      	bhi.n	8006fd6 <_printf_i+0x32>
 8006fc0:	2f00      	cmp	r7, #0
 8006fc2:	f000 80d1 	beq.w	8007168 <_printf_i+0x1c4>
 8006fc6:	2f58      	cmp	r7, #88	@ 0x58
 8006fc8:	f000 80b8 	beq.w	800713c <_printf_i+0x198>
 8006fcc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006fd0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006fd4:	e03a      	b.n	800704c <_printf_i+0xa8>
 8006fd6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006fda:	2b15      	cmp	r3, #21
 8006fdc:	d8f6      	bhi.n	8006fcc <_printf_i+0x28>
 8006fde:	a101      	add	r1, pc, #4	@ (adr r1, 8006fe4 <_printf_i+0x40>)
 8006fe0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006fe4:	0800703d 	.word	0x0800703d
 8006fe8:	08007051 	.word	0x08007051
 8006fec:	08006fcd 	.word	0x08006fcd
 8006ff0:	08006fcd 	.word	0x08006fcd
 8006ff4:	08006fcd 	.word	0x08006fcd
 8006ff8:	08006fcd 	.word	0x08006fcd
 8006ffc:	08007051 	.word	0x08007051
 8007000:	08006fcd 	.word	0x08006fcd
 8007004:	08006fcd 	.word	0x08006fcd
 8007008:	08006fcd 	.word	0x08006fcd
 800700c:	08006fcd 	.word	0x08006fcd
 8007010:	0800714f 	.word	0x0800714f
 8007014:	0800707b 	.word	0x0800707b
 8007018:	08007109 	.word	0x08007109
 800701c:	08006fcd 	.word	0x08006fcd
 8007020:	08006fcd 	.word	0x08006fcd
 8007024:	08007171 	.word	0x08007171
 8007028:	08006fcd 	.word	0x08006fcd
 800702c:	0800707b 	.word	0x0800707b
 8007030:	08006fcd 	.word	0x08006fcd
 8007034:	08006fcd 	.word	0x08006fcd
 8007038:	08007111 	.word	0x08007111
 800703c:	6833      	ldr	r3, [r6, #0]
 800703e:	1d1a      	adds	r2, r3, #4
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	6032      	str	r2, [r6, #0]
 8007044:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007048:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800704c:	2301      	movs	r3, #1
 800704e:	e09c      	b.n	800718a <_printf_i+0x1e6>
 8007050:	6833      	ldr	r3, [r6, #0]
 8007052:	6820      	ldr	r0, [r4, #0]
 8007054:	1d19      	adds	r1, r3, #4
 8007056:	6031      	str	r1, [r6, #0]
 8007058:	0606      	lsls	r6, r0, #24
 800705a:	d501      	bpl.n	8007060 <_printf_i+0xbc>
 800705c:	681d      	ldr	r5, [r3, #0]
 800705e:	e003      	b.n	8007068 <_printf_i+0xc4>
 8007060:	0645      	lsls	r5, r0, #25
 8007062:	d5fb      	bpl.n	800705c <_printf_i+0xb8>
 8007064:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007068:	2d00      	cmp	r5, #0
 800706a:	da03      	bge.n	8007074 <_printf_i+0xd0>
 800706c:	232d      	movs	r3, #45	@ 0x2d
 800706e:	426d      	negs	r5, r5
 8007070:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007074:	230a      	movs	r3, #10
 8007076:	4858      	ldr	r0, [pc, #352]	@ (80071d8 <_printf_i+0x234>)
 8007078:	e011      	b.n	800709e <_printf_i+0xfa>
 800707a:	6821      	ldr	r1, [r4, #0]
 800707c:	6833      	ldr	r3, [r6, #0]
 800707e:	0608      	lsls	r0, r1, #24
 8007080:	f853 5b04 	ldr.w	r5, [r3], #4
 8007084:	d402      	bmi.n	800708c <_printf_i+0xe8>
 8007086:	0649      	lsls	r1, r1, #25
 8007088:	bf48      	it	mi
 800708a:	b2ad      	uxthmi	r5, r5
 800708c:	2f6f      	cmp	r7, #111	@ 0x6f
 800708e:	6033      	str	r3, [r6, #0]
 8007090:	bf14      	ite	ne
 8007092:	230a      	movne	r3, #10
 8007094:	2308      	moveq	r3, #8
 8007096:	4850      	ldr	r0, [pc, #320]	@ (80071d8 <_printf_i+0x234>)
 8007098:	2100      	movs	r1, #0
 800709a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800709e:	6866      	ldr	r6, [r4, #4]
 80070a0:	2e00      	cmp	r6, #0
 80070a2:	60a6      	str	r6, [r4, #8]
 80070a4:	db05      	blt.n	80070b2 <_printf_i+0x10e>
 80070a6:	6821      	ldr	r1, [r4, #0]
 80070a8:	432e      	orrs	r6, r5
 80070aa:	f021 0104 	bic.w	r1, r1, #4
 80070ae:	6021      	str	r1, [r4, #0]
 80070b0:	d04b      	beq.n	800714a <_printf_i+0x1a6>
 80070b2:	4616      	mov	r6, r2
 80070b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80070b8:	fb03 5711 	mls	r7, r3, r1, r5
 80070bc:	5dc7      	ldrb	r7, [r0, r7]
 80070be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80070c2:	462f      	mov	r7, r5
 80070c4:	42bb      	cmp	r3, r7
 80070c6:	460d      	mov	r5, r1
 80070c8:	d9f4      	bls.n	80070b4 <_printf_i+0x110>
 80070ca:	2b08      	cmp	r3, #8
 80070cc:	d10b      	bne.n	80070e6 <_printf_i+0x142>
 80070ce:	6823      	ldr	r3, [r4, #0]
 80070d0:	07df      	lsls	r7, r3, #31
 80070d2:	d508      	bpl.n	80070e6 <_printf_i+0x142>
 80070d4:	6923      	ldr	r3, [r4, #16]
 80070d6:	6861      	ldr	r1, [r4, #4]
 80070d8:	4299      	cmp	r1, r3
 80070da:	bfde      	ittt	le
 80070dc:	2330      	movle	r3, #48	@ 0x30
 80070de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80070e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80070e6:	1b92      	subs	r2, r2, r6
 80070e8:	6122      	str	r2, [r4, #16]
 80070ea:	464b      	mov	r3, r9
 80070ec:	4621      	mov	r1, r4
 80070ee:	4640      	mov	r0, r8
 80070f0:	f8cd a000 	str.w	sl, [sp]
 80070f4:	aa03      	add	r2, sp, #12
 80070f6:	f7ff fee3 	bl	8006ec0 <_printf_common>
 80070fa:	3001      	adds	r0, #1
 80070fc:	d14a      	bne.n	8007194 <_printf_i+0x1f0>
 80070fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007102:	b004      	add	sp, #16
 8007104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007108:	6823      	ldr	r3, [r4, #0]
 800710a:	f043 0320 	orr.w	r3, r3, #32
 800710e:	6023      	str	r3, [r4, #0]
 8007110:	2778      	movs	r7, #120	@ 0x78
 8007112:	4832      	ldr	r0, [pc, #200]	@ (80071dc <_printf_i+0x238>)
 8007114:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007118:	6823      	ldr	r3, [r4, #0]
 800711a:	6831      	ldr	r1, [r6, #0]
 800711c:	061f      	lsls	r7, r3, #24
 800711e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007122:	d402      	bmi.n	800712a <_printf_i+0x186>
 8007124:	065f      	lsls	r7, r3, #25
 8007126:	bf48      	it	mi
 8007128:	b2ad      	uxthmi	r5, r5
 800712a:	6031      	str	r1, [r6, #0]
 800712c:	07d9      	lsls	r1, r3, #31
 800712e:	bf44      	itt	mi
 8007130:	f043 0320 	orrmi.w	r3, r3, #32
 8007134:	6023      	strmi	r3, [r4, #0]
 8007136:	b11d      	cbz	r5, 8007140 <_printf_i+0x19c>
 8007138:	2310      	movs	r3, #16
 800713a:	e7ad      	b.n	8007098 <_printf_i+0xf4>
 800713c:	4826      	ldr	r0, [pc, #152]	@ (80071d8 <_printf_i+0x234>)
 800713e:	e7e9      	b.n	8007114 <_printf_i+0x170>
 8007140:	6823      	ldr	r3, [r4, #0]
 8007142:	f023 0320 	bic.w	r3, r3, #32
 8007146:	6023      	str	r3, [r4, #0]
 8007148:	e7f6      	b.n	8007138 <_printf_i+0x194>
 800714a:	4616      	mov	r6, r2
 800714c:	e7bd      	b.n	80070ca <_printf_i+0x126>
 800714e:	6833      	ldr	r3, [r6, #0]
 8007150:	6825      	ldr	r5, [r4, #0]
 8007152:	1d18      	adds	r0, r3, #4
 8007154:	6961      	ldr	r1, [r4, #20]
 8007156:	6030      	str	r0, [r6, #0]
 8007158:	062e      	lsls	r6, r5, #24
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	d501      	bpl.n	8007162 <_printf_i+0x1be>
 800715e:	6019      	str	r1, [r3, #0]
 8007160:	e002      	b.n	8007168 <_printf_i+0x1c4>
 8007162:	0668      	lsls	r0, r5, #25
 8007164:	d5fb      	bpl.n	800715e <_printf_i+0x1ba>
 8007166:	8019      	strh	r1, [r3, #0]
 8007168:	2300      	movs	r3, #0
 800716a:	4616      	mov	r6, r2
 800716c:	6123      	str	r3, [r4, #16]
 800716e:	e7bc      	b.n	80070ea <_printf_i+0x146>
 8007170:	6833      	ldr	r3, [r6, #0]
 8007172:	2100      	movs	r1, #0
 8007174:	1d1a      	adds	r2, r3, #4
 8007176:	6032      	str	r2, [r6, #0]
 8007178:	681e      	ldr	r6, [r3, #0]
 800717a:	6862      	ldr	r2, [r4, #4]
 800717c:	4630      	mov	r0, r6
 800717e:	f000 f859 	bl	8007234 <memchr>
 8007182:	b108      	cbz	r0, 8007188 <_printf_i+0x1e4>
 8007184:	1b80      	subs	r0, r0, r6
 8007186:	6060      	str	r0, [r4, #4]
 8007188:	6863      	ldr	r3, [r4, #4]
 800718a:	6123      	str	r3, [r4, #16]
 800718c:	2300      	movs	r3, #0
 800718e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007192:	e7aa      	b.n	80070ea <_printf_i+0x146>
 8007194:	4632      	mov	r2, r6
 8007196:	4649      	mov	r1, r9
 8007198:	4640      	mov	r0, r8
 800719a:	6923      	ldr	r3, [r4, #16]
 800719c:	47d0      	blx	sl
 800719e:	3001      	adds	r0, #1
 80071a0:	d0ad      	beq.n	80070fe <_printf_i+0x15a>
 80071a2:	6823      	ldr	r3, [r4, #0]
 80071a4:	079b      	lsls	r3, r3, #30
 80071a6:	d413      	bmi.n	80071d0 <_printf_i+0x22c>
 80071a8:	68e0      	ldr	r0, [r4, #12]
 80071aa:	9b03      	ldr	r3, [sp, #12]
 80071ac:	4298      	cmp	r0, r3
 80071ae:	bfb8      	it	lt
 80071b0:	4618      	movlt	r0, r3
 80071b2:	e7a6      	b.n	8007102 <_printf_i+0x15e>
 80071b4:	2301      	movs	r3, #1
 80071b6:	4632      	mov	r2, r6
 80071b8:	4649      	mov	r1, r9
 80071ba:	4640      	mov	r0, r8
 80071bc:	47d0      	blx	sl
 80071be:	3001      	adds	r0, #1
 80071c0:	d09d      	beq.n	80070fe <_printf_i+0x15a>
 80071c2:	3501      	adds	r5, #1
 80071c4:	68e3      	ldr	r3, [r4, #12]
 80071c6:	9903      	ldr	r1, [sp, #12]
 80071c8:	1a5b      	subs	r3, r3, r1
 80071ca:	42ab      	cmp	r3, r5
 80071cc:	dcf2      	bgt.n	80071b4 <_printf_i+0x210>
 80071ce:	e7eb      	b.n	80071a8 <_printf_i+0x204>
 80071d0:	2500      	movs	r5, #0
 80071d2:	f104 0619 	add.w	r6, r4, #25
 80071d6:	e7f5      	b.n	80071c4 <_printf_i+0x220>
 80071d8:	080076b4 	.word	0x080076b4
 80071dc:	080076c5 	.word	0x080076c5

080071e0 <memmove>:
 80071e0:	4288      	cmp	r0, r1
 80071e2:	b510      	push	{r4, lr}
 80071e4:	eb01 0402 	add.w	r4, r1, r2
 80071e8:	d902      	bls.n	80071f0 <memmove+0x10>
 80071ea:	4284      	cmp	r4, r0
 80071ec:	4623      	mov	r3, r4
 80071ee:	d807      	bhi.n	8007200 <memmove+0x20>
 80071f0:	1e43      	subs	r3, r0, #1
 80071f2:	42a1      	cmp	r1, r4
 80071f4:	d008      	beq.n	8007208 <memmove+0x28>
 80071f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80071fe:	e7f8      	b.n	80071f2 <memmove+0x12>
 8007200:	4601      	mov	r1, r0
 8007202:	4402      	add	r2, r0
 8007204:	428a      	cmp	r2, r1
 8007206:	d100      	bne.n	800720a <memmove+0x2a>
 8007208:	bd10      	pop	{r4, pc}
 800720a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800720e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007212:	e7f7      	b.n	8007204 <memmove+0x24>

08007214 <_sbrk_r>:
 8007214:	b538      	push	{r3, r4, r5, lr}
 8007216:	2300      	movs	r3, #0
 8007218:	4d05      	ldr	r5, [pc, #20]	@ (8007230 <_sbrk_r+0x1c>)
 800721a:	4604      	mov	r4, r0
 800721c:	4608      	mov	r0, r1
 800721e:	602b      	str	r3, [r5, #0]
 8007220:	f7fb fb64 	bl	80028ec <_sbrk>
 8007224:	1c43      	adds	r3, r0, #1
 8007226:	d102      	bne.n	800722e <_sbrk_r+0x1a>
 8007228:	682b      	ldr	r3, [r5, #0]
 800722a:	b103      	cbz	r3, 800722e <_sbrk_r+0x1a>
 800722c:	6023      	str	r3, [r4, #0]
 800722e:	bd38      	pop	{r3, r4, r5, pc}
 8007230:	200015b8 	.word	0x200015b8

08007234 <memchr>:
 8007234:	4603      	mov	r3, r0
 8007236:	b510      	push	{r4, lr}
 8007238:	b2c9      	uxtb	r1, r1
 800723a:	4402      	add	r2, r0
 800723c:	4293      	cmp	r3, r2
 800723e:	4618      	mov	r0, r3
 8007240:	d101      	bne.n	8007246 <memchr+0x12>
 8007242:	2000      	movs	r0, #0
 8007244:	e003      	b.n	800724e <memchr+0x1a>
 8007246:	7804      	ldrb	r4, [r0, #0]
 8007248:	3301      	adds	r3, #1
 800724a:	428c      	cmp	r4, r1
 800724c:	d1f6      	bne.n	800723c <memchr+0x8>
 800724e:	bd10      	pop	{r4, pc}

08007250 <_realloc_r>:
 8007250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007254:	4607      	mov	r7, r0
 8007256:	4614      	mov	r4, r2
 8007258:	460d      	mov	r5, r1
 800725a:	b921      	cbnz	r1, 8007266 <_realloc_r+0x16>
 800725c:	4611      	mov	r1, r2
 800725e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007262:	f7ff bc49 	b.w	8006af8 <_malloc_r>
 8007266:	b92a      	cbnz	r2, 8007274 <_realloc_r+0x24>
 8007268:	f7ff fbdc 	bl	8006a24 <_free_r>
 800726c:	4625      	mov	r5, r4
 800726e:	4628      	mov	r0, r5
 8007270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007274:	f000 f81a 	bl	80072ac <_malloc_usable_size_r>
 8007278:	4284      	cmp	r4, r0
 800727a:	4606      	mov	r6, r0
 800727c:	d802      	bhi.n	8007284 <_realloc_r+0x34>
 800727e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007282:	d8f4      	bhi.n	800726e <_realloc_r+0x1e>
 8007284:	4621      	mov	r1, r4
 8007286:	4638      	mov	r0, r7
 8007288:	f7ff fc36 	bl	8006af8 <_malloc_r>
 800728c:	4680      	mov	r8, r0
 800728e:	b908      	cbnz	r0, 8007294 <_realloc_r+0x44>
 8007290:	4645      	mov	r5, r8
 8007292:	e7ec      	b.n	800726e <_realloc_r+0x1e>
 8007294:	42b4      	cmp	r4, r6
 8007296:	4622      	mov	r2, r4
 8007298:	4629      	mov	r1, r5
 800729a:	bf28      	it	cs
 800729c:	4632      	movcs	r2, r6
 800729e:	f7ff fbb3 	bl	8006a08 <memcpy>
 80072a2:	4629      	mov	r1, r5
 80072a4:	4638      	mov	r0, r7
 80072a6:	f7ff fbbd 	bl	8006a24 <_free_r>
 80072aa:	e7f1      	b.n	8007290 <_realloc_r+0x40>

080072ac <_malloc_usable_size_r>:
 80072ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072b0:	1f18      	subs	r0, r3, #4
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	bfbc      	itt	lt
 80072b6:	580b      	ldrlt	r3, [r1, r0]
 80072b8:	18c0      	addlt	r0, r0, r3
 80072ba:	4770      	bx	lr

080072bc <_init>:
 80072bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072be:	bf00      	nop
 80072c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072c2:	bc08      	pop	{r3}
 80072c4:	469e      	mov	lr, r3
 80072c6:	4770      	bx	lr

080072c8 <_fini>:
 80072c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ca:	bf00      	nop
 80072cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072ce:	bc08      	pop	{r3}
 80072d0:	469e      	mov	lr, r3
 80072d2:	4770      	bx	lr
