$date
	Thu Mar 13 16:46:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module extend_tb $end
$var wire 32 ! ImmExt [31:0] $end
$var reg 3 " ImmSrc [2:0] $end
$var reg 32 # Instr [31:0] $end
$scope module dut $end
$var wire 3 $ ImmSrc [2:0] $end
$var wire 32 % Instr [31:0] $end
$var wire 1 & sign_bit $end
$var wire 32 ' ImmExt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110010 '
0&
b11001000000000000010010011 %
b0 $
b11001000000000000010010011 #
b0 "
b110010 !
$end
#10000
b11111111111111111111111111111100 !
b11111111111111111111111111111100 '
1&
b1 "
b1 $
b11111110001100000010111000100011 #
b11111110001100000010111000100011 %
#20000
b0 !
b0 '
0&
b10 "
b10 $
b1100011 #
b1100011 %
#30000
b1000000000000 !
b1000000000000 '
b11 "
b11 $
b1000000110111 #
b1000000110111 %
#40000
b0 !
b0 '
b100 "
b100 $
b11101111 #
b11101111 %
#50000
