{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1958, "design__instance__area": 35950.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.020416416227817535, "power__switching__total": 0.010978653095662594, "power__leakage__total": 4.87992508624302e-07, "power__total": 0.0313955582678318, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.022493063603901724, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.022493063603901724, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.7057846729044179, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.5759420881008623, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.03671074659280871, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.03671074659280871, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.8751020156210605, "timing__setup__ws__corner:nom_ss_125C_4v50": -5.405600564615037, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -242.0333157955098, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -5.405600564615037, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -5.405601, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 63, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.017299329125513935, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.017299329125513935, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.32892400845146197, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.63306428557868, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 6, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": 0.025345004590217227, "clock__skew__worst_setup": -0.040723536806503334, "timing__hold__ws": 0.32400966160512273, "timing__setup__ws": -5.669878949049533, "timing__hold__tns": 0, "timing__setup__tns": -253.30835035397797, "timing__hold__wns": 0, "timing__setup__wns": -5.669878949049533, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 190, "timing__setup_r2r__ws": -5.669879, "timing__setup_r2r_vio__count": 190, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__setup_buffer": 33, "design__instance__count__hold_buffer": 0, "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 1958, "design__instance__area__stdcell": 35950.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.460403, "design__instance__utilization__stdcell": 0.460403, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 18255257, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 43629.1, "design__violations": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1358, "route__net__special": 2, "route__drc_errors__iter:1": 341, "route__wirelength__iter:1": 48285, "route__drc_errors__iter:2": 31, "route__wirelength__iter:2": 47979, "route__drc_errors__iter:3": 11, "route__wirelength__iter:3": 47829, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 47824, "route__drc_errors": 0, "route__wirelength": 47824, "route__vias": 7988, "route__vias__singlecut": 7988, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 702.08, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.02036160186979326, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.02036160186979326, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6989268250873552, "timing__setup__ws__corner:min_tt_025C_5v00": 1.6924595537414018, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.033364645324256745, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.033364645324256745, "timing__hold__ws__corner:min_ss_125C_4v50": 0.9023753111261337, "timing__setup__ws__corner:min_ss_125C_4v50": -5.186643261684348, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -232.74298347355264, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -5.186643261684348, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -5.186643, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 63, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.01490246856986284, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.01490246856986284, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.32400966160512273, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.687265375173792, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.025345004590217227, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.025345004590217227, "timing__hold__ws__corner:max_tt_025C_5v00": 0.7139857795969646, "timing__setup__ws__corner:max_tt_025C_5v00": 1.427672243058025, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.040723536806503334, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.040723536806503334, "timing__hold__ws__corner:max_ss_125C_4v50": 0.8433749493044397, "timing__setup__ws__corner:max_ss_125C_4v50": -5.669878949049533, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -253.30835035397797, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.669878949049533, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 64, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.669879, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 64, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.0200222066815666, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.0200222066815666, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.3344067339913329, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.5467808582890195, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99897, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99963, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00102541, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00129666, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000362905, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00129666, "ir__voltage__worst": 5, "ir__drop__avg": 0.000375, "ir__drop__worst": 0.00103, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}