=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\mistral_7b_0shot_temp0.0\Prob132_always_if2/Prob132_always_if2_sample01 results\mistral_7b_0shot_temp0.0\Prob132_always_if2/Prob132_always_if2_sample01.sv dataset_code-complete-iccad2023/Prob132_always_if2_test.sv dataset_code-complete-iccad2023/Prob132_always_if2_ref.sv
Return code: 4

--- stdout ---


--- stderr ---
results\mistral_7b_0shot_temp0.0\Prob132_always_if2/Prob132_always_if2_sample01.sv:10: error: Unable to bind wire/reg/memory `clk' in `tb.top_module1'
results\mistral_7b_0shot_temp0.0\Prob132_always_if2/Prob132_always_if2_sample01.sv:10: error: Failed to evaluate event expression 'posedge clk'.
results\mistral_7b_0shot_temp0.0\Prob132_always_if2/Prob132_always_if2_sample01.sv:15: error: Unable to bind wire/reg/memory `clk' in `tb.top_module1'
results\mistral_7b_0shot_temp0.0\Prob132_always_if2/Prob132_always_if2_sample01.sv:15: error: Failed to evaluate event expression 'posedge clk'.
4 error(s) during elaboration.
