Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jul 12 12:17:55 2019
| Host         : ACER_1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.249        0.000                      0                 2125        0.041        0.000                      0                 2125        4.020        0.000                       0                   966  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.249        0.000                      0                 1943        0.041        0.000                      0                 1943        4.020        0.000                       0                   966  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.499        0.000                      0                  182        1.234        0.000                      0                  182  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 2.875ns (43.569%)  route 3.724ns (56.431%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.650     2.944    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X36Y89         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/Q
                         net (fo=16, routed)          1.627     5.089    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.213 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22/O
                         net (fo=2, routed)           0.648     5.861    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.985 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26/O
                         net (fo=1, routed)           0.000     5.985    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.565 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11/O[2]
                         net (fo=2, routed)           0.804     7.368    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11_n_5
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.328     7.696 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5/O
                         net (fo=2, routed)           0.645     8.342    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5_n_0
    SLICE_X41Y86         LUT4 (Prop_lut4_I3_O)        0.332     8.674 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9/O
                         net (fo=1, routed)           0.000     8.674    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.206 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.206    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_1_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.320 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.320    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][14]_i_1_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.543 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.543    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3]0[15]
    SLICE_X41Y88         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.476    12.655    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X41Y88         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][15]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X41Y88         FDCE (Setup_fdce_C_D)        0.062    12.792    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][15]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 2.872ns (43.544%)  route 3.724ns (56.456%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.650     2.944    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X36Y89         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/Q
                         net (fo=16, routed)          1.627     5.089    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.213 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22/O
                         net (fo=2, routed)           0.648     5.861    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.985 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26/O
                         net (fo=1, routed)           0.000     5.985    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.565 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11/O[2]
                         net (fo=2, routed)           0.804     7.368    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11_n_5
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.328     7.696 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5/O
                         net (fo=2, routed)           0.645     8.342    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5_n_0
    SLICE_X41Y86         LUT4 (Prop_lut4_I3_O)        0.332     8.674 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9/O
                         net (fo=1, routed)           0.000     8.674    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.206 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.206    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_1_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.540 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][14]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.540    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3]0[12]
    SLICE_X41Y87         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.475    12.654    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X41Y87         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][12]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X41Y87         FDCE (Setup_fdce_C_D)        0.062    12.791    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][12]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 2.851ns (43.363%)  route 3.724ns (56.637%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.650     2.944    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X36Y89         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/Q
                         net (fo=16, routed)          1.627     5.089    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.213 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22/O
                         net (fo=2, routed)           0.648     5.861    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.985 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26/O
                         net (fo=1, routed)           0.000     5.985    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.565 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11/O[2]
                         net (fo=2, routed)           0.804     7.368    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11_n_5
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.328     7.696 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5/O
                         net (fo=2, routed)           0.645     8.342    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5_n_0
    SLICE_X41Y86         LUT4 (Prop_lut4_I3_O)        0.332     8.674 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9/O
                         net (fo=1, routed)           0.000     8.674    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.206 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.206    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_1_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.519 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][14]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.519    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3]0[14]
    SLICE_X41Y87         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.475    12.654    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X41Y87         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][14]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X41Y87         FDCE (Setup_fdce_C_D)        0.062    12.791    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][14]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 2.777ns (42.719%)  route 3.724ns (57.281%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.650     2.944    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X36Y89         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/Q
                         net (fo=16, routed)          1.627     5.089    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.213 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22/O
                         net (fo=2, routed)           0.648     5.861    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.985 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26/O
                         net (fo=1, routed)           0.000     5.985    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.565 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11/O[2]
                         net (fo=2, routed)           0.804     7.368    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11_n_5
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.328     7.696 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5/O
                         net (fo=2, routed)           0.645     8.342    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5_n_0
    SLICE_X41Y86         LUT4 (Prop_lut4_I3_O)        0.332     8.674 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9/O
                         net (fo=1, routed)           0.000     8.674    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.206 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.206    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_1_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.445 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][14]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.445    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3]0[13]
    SLICE_X41Y87         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.475    12.654    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X41Y87         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][13]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X41Y87         FDCE (Setup_fdce_C_D)        0.062    12.791    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][13]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 2.761ns (42.577%)  route 3.724ns (57.423%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.650     2.944    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X36Y89         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/Q
                         net (fo=16, routed)          1.627     5.089    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.213 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22/O
                         net (fo=2, routed)           0.648     5.861    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.985 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26/O
                         net (fo=1, routed)           0.000     5.985    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.565 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11/O[2]
                         net (fo=2, routed)           0.804     7.368    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11_n_5
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.328     7.696 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5/O
                         net (fo=2, routed)           0.645     8.342    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5_n_0
    SLICE_X41Y86         LUT4 (Prop_lut4_I3_O)        0.332     8.674 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9/O
                         net (fo=1, routed)           0.000     8.674    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.206 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.206    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_1_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.429 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][14]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.429    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3]0[11]
    SLICE_X41Y87         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.475    12.654    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X41Y87         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][11]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X41Y87         FDCE (Setup_fdce_C_D)        0.062    12.791    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][11]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 2.612ns (41.227%)  route 3.724ns (58.773%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.650     2.944    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X36Y89         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/Q
                         net (fo=16, routed)          1.627     5.089    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.213 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22/O
                         net (fo=2, routed)           0.648     5.861    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.985 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26/O
                         net (fo=1, routed)           0.000     5.985    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.565 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11/O[2]
                         net (fo=2, routed)           0.804     7.368    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11_n_5
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.328     7.696 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5/O
                         net (fo=2, routed)           0.645     8.342    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5_n_0
    SLICE_X41Y86         LUT4 (Prop_lut4_I3_O)        0.332     8.674 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9/O
                         net (fo=1, routed)           0.000     8.674    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.280 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.280    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3]0[10]
    SLICE_X41Y86         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.474    12.653    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X41Y86         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X41Y86         FDCE (Setup_fdce_C_D)        0.062    12.790    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.553ns (40.675%)  route 3.724ns (59.325%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.650     2.944    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X36Y89         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]/Q
                         net (fo=16, routed)          1.627     5.089    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[3][2]
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.213 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22/O
                         net (fo=2, routed)           0.648     5.861    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_22_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.985 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26/O
                         net (fo=1, routed)           0.000     5.985    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_26_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.565 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11/O[2]
                         net (fo=2, routed)           0.804     7.368    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_11_n_5
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.328     7.696 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5/O
                         net (fo=2, routed)           0.645     8.342    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_5_n_0
    SLICE_X41Y86         LUT4 (Prop_lut4_I3_O)        0.332     8.674 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9/O
                         net (fo=1, routed)           0.000     8.674    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[3][10]_i_9_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.221 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.221    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3]0[9]
    SLICE_X41Y86         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.474    12.653    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X41Y86         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][9]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X41Y86         FDCE (Setup_fdce_C_D)        0.062    12.790    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][9]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 2.745ns (43.901%)  route 3.508ns (56.099%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.691     2.985    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X31Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDCE (Prop_fdce_C_Q)         0.419     3.404 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][2]/Q
                         net (fo=17, routed)          1.481     4.885    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg_n_0_[1][2]
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.297     5.182 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[1][10]_i_23/O
                         net (fo=2, routed)           0.555     5.737    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[1][10]_i_23_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     6.316 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][10]_i_11/O[2]
                         net (fo=2, routed)           0.852     7.168    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][10]_i_11_n_5
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.333     7.501 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[1][10]_i_5/O
                         net (fo=2, routed)           0.619     8.121    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[1][10]_i_5_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     8.902 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.902    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][10]_i_1_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.019 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.019    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][14]_i_1_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.238 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.238    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1]0[15]
    SLICE_X34Y86         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.475    12.654    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X34Y86         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][15]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y86         FDCE (Setup_fdce_C_D)        0.109    12.838    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][15]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 2.732ns (43.784%)  route 3.508ns (56.216%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.691     2.985    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X31Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDCE (Prop_fdce_C_Q)         0.419     3.404 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][2]/Q
                         net (fo=17, routed)          1.481     4.885    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg_n_0_[1][2]
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.297     5.182 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[1][10]_i_23/O
                         net (fo=2, routed)           0.555     5.737    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[1][10]_i_23_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     6.316 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][10]_i_11/O[2]
                         net (fo=2, routed)           0.852     7.168    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][10]_i_11_n_5
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.333     7.501 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[1][10]_i_5/O
                         net (fo=2, routed)           0.619     8.121    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[1][10]_i_5_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     8.902 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.902    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][10]_i_1_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.225 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][14]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.225    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1]0[12]
    SLICE_X34Y85         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.475    12.654    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X34Y85         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][12]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y85         FDCE (Setup_fdce_C_D)        0.109    12.838    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][12]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.724ns (43.712%)  route 3.508ns (56.288%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.691     2.985    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X31Y83         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDCE (Prop_fdce_C_Q)         0.419     3.404 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][2]/Q
                         net (fo=17, routed)          1.481     4.885    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg_n_0_[1][2]
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.297     5.182 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[1][10]_i_23/O
                         net (fo=2, routed)           0.555     5.737    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[1][10]_i_23_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     6.316 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][10]_i_11/O[2]
                         net (fo=2, routed)           0.852     7.168    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][10]_i_11_n_5
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.333     7.501 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[1][10]_i_5/O
                         net (fo=2, routed)           0.619     8.121    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult[1][10]_i_5_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     8.902 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.902    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][10]_i_1_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.217 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][14]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.217    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1]0[14]
    SLICE_X34Y85         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.475    12.654    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X34Y85         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][14]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X34Y85         FDCE (Setup_fdce_C_D)        0.109    12.838    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][14]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  3.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.762%)  route 0.172ns (51.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.641     0.977    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.172     1.313    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X32Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.153%)  route 0.260ns (64.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.260     1.313    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[10]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.153%)  route 0.260ns (64.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.260     1.313    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.153%)  route 0.260ns (64.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.260     1.313    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[12]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.153%)  route 0.260ns (64.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.260     1.313    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.491%)  route 0.171ns (32.509%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/Q
                         net (fo=2, routed)           0.170     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[3]
    SLICE_X31Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.269 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.384 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.385    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.439 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.439    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_7
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.157%)  route 0.171ns (31.843%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/Q
                         net (fo=2, routed)           0.170     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[3]
    SLICE_X31Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.269 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.384 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.385    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.450 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_5
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.118     1.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.075    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.148ns (32.539%)  route 0.307ns (67.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.307     1.364    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][28]
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.018     1.280    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.574%)  route 0.171ns (30.426%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/Q
                         net (fo=2, routed)           0.170     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[3]
    SLICE_X31Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.269 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.384 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.385    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.475 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.475    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_6
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y91    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y91    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y91    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y90    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y90    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y91    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[8]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.580ns (9.923%)  route 5.265ns (90.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.382     4.817    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.941 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         3.883     8.824    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X41Y86         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.474    12.653    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X41Y86         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X41Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][10]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.580ns (9.923%)  route 5.265ns (90.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.382     4.817    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.941 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         3.883     8.824    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X41Y86         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.474    12.653    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X41Y86         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][7]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X41Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][7]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.580ns (9.923%)  route 5.265ns (90.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.382     4.817    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.941 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         3.883     8.824    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X41Y86         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.474    12.653    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X41Y86         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][8]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X41Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][8]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.580ns (9.923%)  route 5.265ns (90.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.382     4.817    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.941 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         3.883     8.824    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X41Y86         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.474    12.653    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X41Y86         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][9]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X41Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[3][9]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.580ns (10.190%)  route 5.112ns (89.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.382     4.817    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.941 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         3.730     8.671    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X33Y81         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.469    12.648    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X33Y81         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][0]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X33Y81         FDCE (Recov_fdce_C_CLR)     -0.405    12.318    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][0]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.580ns (10.190%)  route 5.112ns (89.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.382     4.817    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.941 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         3.730     8.671    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X33Y81         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.469    12.648    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X33Y81         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][1]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X33Y81         FDCE (Recov_fdce_C_CLR)     -0.405    12.318    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/p_data_reg[1][1]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.580ns (10.190%)  route 5.112ns (89.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.382     4.817    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.941 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         3.730     8.671    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X32Y81         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.469    12.648    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X32Y81         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][0]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X32Y81         FDCE (Recov_fdce_C_CLR)     -0.319    12.404    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][0]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.580ns (10.190%)  route 5.112ns (89.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.382     4.817    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.941 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         3.730     8.671    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X32Y81         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.469    12.648    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X32Y81         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][1]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X32Y81         FDCE (Recov_fdce_C_CLR)     -0.319    12.404    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][1]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.580ns (10.190%)  route 5.112ns (89.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.382     4.817    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.941 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         3.730     8.671    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X32Y81         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.469    12.648    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X32Y81         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][2]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X32Y81         FDCE (Recov_fdce_C_CLR)     -0.319    12.404    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[1][2]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_add_st0_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 0.580ns (10.419%)  route 4.987ns (89.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.685     2.979    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.382     4.817    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.941 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         3.605     8.546    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X37Y86         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_add_st0_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         1.474    12.653    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X37Y86         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_add_st0_reg[1][10]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X37Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_add_st0_reg[1][10]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  3.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.619%)  route 1.005ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.503     1.546    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.591 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         0.502     2.092    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X34Y91         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.824     1.190    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X34Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[4]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.619%)  route 1.005ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.503     1.546    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.591 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         0.502     2.092    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X34Y91         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.824     1.190    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X34Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[5]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.619%)  route 1.005ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.503     1.546    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.591 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         0.502     2.092    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X34Y91         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.824     1.190    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X34Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][5]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[2][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.619%)  route 1.005ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.503     1.546    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.591 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         0.502     2.092    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X34Y91         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.824     1.190    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X34Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[2][15]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_mult_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.248ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.186ns (15.452%)  route 1.018ns (84.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.503     1.546    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.591 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         0.515     2.105    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X32Y89         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.823     1.189    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X32Y89         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][0]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.248ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.186ns (15.452%)  route 1.018ns (84.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.503     1.546    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.591 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         0.515     2.105    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X32Y89         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.823     1.189    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X32Y89         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][2]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.619%)  route 1.005ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.503     1.546    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.591 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         0.502     2.092    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X35Y91         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.824     1.190    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X35Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[3]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X35Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.619%)  route 1.005ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.503     1.546    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.591 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         0.502     2.092    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X35Y91         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.824     1.190    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X35Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[8]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X35Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.619%)  route 1.005ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.503     1.546    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.591 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         0.502     2.092    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X35Y91         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.824     1.190    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X35Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[9]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X35Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.186ns (15.619%)  route 1.005ns (84.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.566     0.902    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.503     1.546    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aresetn
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.591 f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/axi_awready_i_1/O
                         net (fo=408, routed)         0.502     2.092    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/SR[0]
    SLICE_X35Y91         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=966, routed)         0.824     1.190    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/s00_axi_aclk
    SLICE_X35Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][3]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X35Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    design_1_i/FirAxi_0/U0/FirAxi_v9_0_S00_AXI_inst/FiltroFirAxi/r_coeff_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  1.259    





