
STM32L051C8T6_Lis2dh12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007228  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000310  080072e8  080072e8  000172e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075f8  080075f8  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  080075f8  080075f8  000175f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007600  08007600  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007600  08007600  00017600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007604  08007604  00017604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08007608  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  2000006c  08007674  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c8  08007674  000201c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c4bc  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ffc  00000000  00000000  0002c550  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a58  00000000  00000000  0002e550  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000930  00000000  00000000  0002efa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001308b  00000000  00000000  0002f8d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a963  00000000  00000000  00042963  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006c7f1  00000000  00000000  0004d2c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b9ab7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e9c  00000000  00000000  000b9b34  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080072d0 	.word	0x080072d0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	080072d0 	.word	0x080072d0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	1c10      	adds	r0, r2, #0
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	1c19      	adds	r1, r3, #0
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f001 f83d 	bl	8001484 <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 ff95 	bl	8001344 <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f001 f82f 	bl	8001484 <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f001 f825 	bl	8001484 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 ffb7 	bl	80013bc <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 ffad 	bl	80013bc <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_uldivmod>:
 8000470:	2b00      	cmp	r3, #0
 8000472:	d111      	bne.n	8000498 <__aeabi_uldivmod+0x28>
 8000474:	2a00      	cmp	r2, #0
 8000476:	d10f      	bne.n	8000498 <__aeabi_uldivmod+0x28>
 8000478:	2900      	cmp	r1, #0
 800047a:	d100      	bne.n	800047e <__aeabi_uldivmod+0xe>
 800047c:	2800      	cmp	r0, #0
 800047e:	d002      	beq.n	8000486 <__aeabi_uldivmod+0x16>
 8000480:	2100      	movs	r1, #0
 8000482:	43c9      	mvns	r1, r1
 8000484:	1c08      	adds	r0, r1, #0
 8000486:	b407      	push	{r0, r1, r2}
 8000488:	4802      	ldr	r0, [pc, #8]	; (8000494 <__aeabi_uldivmod+0x24>)
 800048a:	a102      	add	r1, pc, #8	; (adr r1, 8000494 <__aeabi_uldivmod+0x24>)
 800048c:	1840      	adds	r0, r0, r1
 800048e:	9002      	str	r0, [sp, #8]
 8000490:	bd03      	pop	{r0, r1, pc}
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	ffffff5d 	.word	0xffffff5d
 8000498:	b403      	push	{r0, r1}
 800049a:	4668      	mov	r0, sp
 800049c:	b501      	push	{r0, lr}
 800049e:	9802      	ldr	r0, [sp, #8]
 80004a0:	f000 f806 	bl	80004b0 <__udivmoddi4>
 80004a4:	9b01      	ldr	r3, [sp, #4]
 80004a6:	469e      	mov	lr, r3
 80004a8:	b002      	add	sp, #8
 80004aa:	bc0c      	pop	{r2, r3}
 80004ac:	4770      	bx	lr
 80004ae:	46c0      	nop			; (mov r8, r8)

080004b0 <__udivmoddi4>:
 80004b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004b2:	464f      	mov	r7, r9
 80004b4:	4646      	mov	r6, r8
 80004b6:	46d6      	mov	lr, sl
 80004b8:	b5c0      	push	{r6, r7, lr}
 80004ba:	0004      	movs	r4, r0
 80004bc:	b082      	sub	sp, #8
 80004be:	000d      	movs	r5, r1
 80004c0:	4691      	mov	r9, r2
 80004c2:	4698      	mov	r8, r3
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d82f      	bhi.n	8000528 <__udivmoddi4+0x78>
 80004c8:	d02c      	beq.n	8000524 <__udivmoddi4+0x74>
 80004ca:	4641      	mov	r1, r8
 80004cc:	4648      	mov	r0, r9
 80004ce:	f001 fea5 	bl	800221c <__clzdi2>
 80004d2:	0029      	movs	r1, r5
 80004d4:	0006      	movs	r6, r0
 80004d6:	0020      	movs	r0, r4
 80004d8:	f001 fea0 	bl	800221c <__clzdi2>
 80004dc:	1a33      	subs	r3, r6, r0
 80004de:	469c      	mov	ip, r3
 80004e0:	3b20      	subs	r3, #32
 80004e2:	469a      	mov	sl, r3
 80004e4:	d500      	bpl.n	80004e8 <__udivmoddi4+0x38>
 80004e6:	e076      	b.n	80005d6 <__udivmoddi4+0x126>
 80004e8:	464b      	mov	r3, r9
 80004ea:	4652      	mov	r2, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001f      	movs	r7, r3
 80004f0:	464b      	mov	r3, r9
 80004f2:	4662      	mov	r2, ip
 80004f4:	4093      	lsls	r3, r2
 80004f6:	001e      	movs	r6, r3
 80004f8:	42af      	cmp	r7, r5
 80004fa:	d828      	bhi.n	800054e <__udivmoddi4+0x9e>
 80004fc:	d025      	beq.n	800054a <__udivmoddi4+0x9a>
 80004fe:	4653      	mov	r3, sl
 8000500:	1ba4      	subs	r4, r4, r6
 8000502:	41bd      	sbcs	r5, r7
 8000504:	2b00      	cmp	r3, #0
 8000506:	da00      	bge.n	800050a <__udivmoddi4+0x5a>
 8000508:	e07b      	b.n	8000602 <__udivmoddi4+0x152>
 800050a:	2200      	movs	r2, #0
 800050c:	2300      	movs	r3, #0
 800050e:	9200      	str	r2, [sp, #0]
 8000510:	9301      	str	r3, [sp, #4]
 8000512:	2301      	movs	r3, #1
 8000514:	4652      	mov	r2, sl
 8000516:	4093      	lsls	r3, r2
 8000518:	9301      	str	r3, [sp, #4]
 800051a:	2301      	movs	r3, #1
 800051c:	4662      	mov	r2, ip
 800051e:	4093      	lsls	r3, r2
 8000520:	9300      	str	r3, [sp, #0]
 8000522:	e018      	b.n	8000556 <__udivmoddi4+0xa6>
 8000524:	4282      	cmp	r2, r0
 8000526:	d9d0      	bls.n	80004ca <__udivmoddi4+0x1a>
 8000528:	2200      	movs	r2, #0
 800052a:	2300      	movs	r3, #0
 800052c:	9200      	str	r2, [sp, #0]
 800052e:	9301      	str	r3, [sp, #4]
 8000530:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <__udivmoddi4+0x8a>
 8000536:	601c      	str	r4, [r3, #0]
 8000538:	605d      	str	r5, [r3, #4]
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	b002      	add	sp, #8
 8000540:	bc1c      	pop	{r2, r3, r4}
 8000542:	4690      	mov	r8, r2
 8000544:	4699      	mov	r9, r3
 8000546:	46a2      	mov	sl, r4
 8000548:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800054a:	42a3      	cmp	r3, r4
 800054c:	d9d7      	bls.n	80004fe <__udivmoddi4+0x4e>
 800054e:	2200      	movs	r2, #0
 8000550:	2300      	movs	r3, #0
 8000552:	9200      	str	r2, [sp, #0]
 8000554:	9301      	str	r3, [sp, #4]
 8000556:	4663      	mov	r3, ip
 8000558:	2b00      	cmp	r3, #0
 800055a:	d0e9      	beq.n	8000530 <__udivmoddi4+0x80>
 800055c:	07fb      	lsls	r3, r7, #31
 800055e:	4698      	mov	r8, r3
 8000560:	4641      	mov	r1, r8
 8000562:	0872      	lsrs	r2, r6, #1
 8000564:	430a      	orrs	r2, r1
 8000566:	087b      	lsrs	r3, r7, #1
 8000568:	4666      	mov	r6, ip
 800056a:	e00e      	b.n	800058a <__udivmoddi4+0xda>
 800056c:	42ab      	cmp	r3, r5
 800056e:	d101      	bne.n	8000574 <__udivmoddi4+0xc4>
 8000570:	42a2      	cmp	r2, r4
 8000572:	d80c      	bhi.n	800058e <__udivmoddi4+0xde>
 8000574:	1aa4      	subs	r4, r4, r2
 8000576:	419d      	sbcs	r5, r3
 8000578:	2001      	movs	r0, #1
 800057a:	1924      	adds	r4, r4, r4
 800057c:	416d      	adcs	r5, r5
 800057e:	2100      	movs	r1, #0
 8000580:	3e01      	subs	r6, #1
 8000582:	1824      	adds	r4, r4, r0
 8000584:	414d      	adcs	r5, r1
 8000586:	2e00      	cmp	r6, #0
 8000588:	d006      	beq.n	8000598 <__udivmoddi4+0xe8>
 800058a:	42ab      	cmp	r3, r5
 800058c:	d9ee      	bls.n	800056c <__udivmoddi4+0xbc>
 800058e:	3e01      	subs	r6, #1
 8000590:	1924      	adds	r4, r4, r4
 8000592:	416d      	adcs	r5, r5
 8000594:	2e00      	cmp	r6, #0
 8000596:	d1f8      	bne.n	800058a <__udivmoddi4+0xda>
 8000598:	9800      	ldr	r0, [sp, #0]
 800059a:	9901      	ldr	r1, [sp, #4]
 800059c:	4653      	mov	r3, sl
 800059e:	1900      	adds	r0, r0, r4
 80005a0:	4169      	adcs	r1, r5
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	db23      	blt.n	80005ee <__udivmoddi4+0x13e>
 80005a6:	002b      	movs	r3, r5
 80005a8:	4652      	mov	r2, sl
 80005aa:	40d3      	lsrs	r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4664      	mov	r4, ip
 80005b0:	40e2      	lsrs	r2, r4
 80005b2:	001c      	movs	r4, r3
 80005b4:	4653      	mov	r3, sl
 80005b6:	0015      	movs	r5, r2
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	db2d      	blt.n	8000618 <__udivmoddi4+0x168>
 80005bc:	0026      	movs	r6, r4
 80005be:	4657      	mov	r7, sl
 80005c0:	40be      	lsls	r6, r7
 80005c2:	0033      	movs	r3, r6
 80005c4:	0026      	movs	r6, r4
 80005c6:	4667      	mov	r7, ip
 80005c8:	40be      	lsls	r6, r7
 80005ca:	0032      	movs	r2, r6
 80005cc:	1a80      	subs	r0, r0, r2
 80005ce:	4199      	sbcs	r1, r3
 80005d0:	9000      	str	r0, [sp, #0]
 80005d2:	9101      	str	r1, [sp, #4]
 80005d4:	e7ac      	b.n	8000530 <__udivmoddi4+0x80>
 80005d6:	4662      	mov	r2, ip
 80005d8:	2320      	movs	r3, #32
 80005da:	1a9b      	subs	r3, r3, r2
 80005dc:	464a      	mov	r2, r9
 80005de:	40da      	lsrs	r2, r3
 80005e0:	4661      	mov	r1, ip
 80005e2:	0013      	movs	r3, r2
 80005e4:	4642      	mov	r2, r8
 80005e6:	408a      	lsls	r2, r1
 80005e8:	0017      	movs	r7, r2
 80005ea:	431f      	orrs	r7, r3
 80005ec:	e780      	b.n	80004f0 <__udivmoddi4+0x40>
 80005ee:	4662      	mov	r2, ip
 80005f0:	2320      	movs	r3, #32
 80005f2:	1a9b      	subs	r3, r3, r2
 80005f4:	002a      	movs	r2, r5
 80005f6:	4666      	mov	r6, ip
 80005f8:	409a      	lsls	r2, r3
 80005fa:	0023      	movs	r3, r4
 80005fc:	40f3      	lsrs	r3, r6
 80005fe:	4313      	orrs	r3, r2
 8000600:	e7d4      	b.n	80005ac <__udivmoddi4+0xfc>
 8000602:	4662      	mov	r2, ip
 8000604:	2320      	movs	r3, #32
 8000606:	2100      	movs	r1, #0
 8000608:	1a9b      	subs	r3, r3, r2
 800060a:	2200      	movs	r2, #0
 800060c:	9100      	str	r1, [sp, #0]
 800060e:	9201      	str	r2, [sp, #4]
 8000610:	2201      	movs	r2, #1
 8000612:	40da      	lsrs	r2, r3
 8000614:	9201      	str	r2, [sp, #4]
 8000616:	e780      	b.n	800051a <__udivmoddi4+0x6a>
 8000618:	2320      	movs	r3, #32
 800061a:	4662      	mov	r2, ip
 800061c:	0026      	movs	r6, r4
 800061e:	1a9b      	subs	r3, r3, r2
 8000620:	40de      	lsrs	r6, r3
 8000622:	002f      	movs	r7, r5
 8000624:	46b0      	mov	r8, r6
 8000626:	4666      	mov	r6, ip
 8000628:	40b7      	lsls	r7, r6
 800062a:	4646      	mov	r6, r8
 800062c:	003b      	movs	r3, r7
 800062e:	4333      	orrs	r3, r6
 8000630:	e7c8      	b.n	80005c4 <__udivmoddi4+0x114>
 8000632:	46c0      	nop			; (mov r8, r8)

08000634 <__aeabi_f2iz>:
 8000634:	0241      	lsls	r1, r0, #9
 8000636:	0042      	lsls	r2, r0, #1
 8000638:	0fc3      	lsrs	r3, r0, #31
 800063a:	0a49      	lsrs	r1, r1, #9
 800063c:	0e12      	lsrs	r2, r2, #24
 800063e:	2000      	movs	r0, #0
 8000640:	2a7e      	cmp	r2, #126	; 0x7e
 8000642:	d90d      	bls.n	8000660 <__aeabi_f2iz+0x2c>
 8000644:	2a9d      	cmp	r2, #157	; 0x9d
 8000646:	d80c      	bhi.n	8000662 <__aeabi_f2iz+0x2e>
 8000648:	2080      	movs	r0, #128	; 0x80
 800064a:	0400      	lsls	r0, r0, #16
 800064c:	4301      	orrs	r1, r0
 800064e:	2a95      	cmp	r2, #149	; 0x95
 8000650:	dc0a      	bgt.n	8000668 <__aeabi_f2iz+0x34>
 8000652:	2096      	movs	r0, #150	; 0x96
 8000654:	1a82      	subs	r2, r0, r2
 8000656:	40d1      	lsrs	r1, r2
 8000658:	4248      	negs	r0, r1
 800065a:	2b00      	cmp	r3, #0
 800065c:	d100      	bne.n	8000660 <__aeabi_f2iz+0x2c>
 800065e:	0008      	movs	r0, r1
 8000660:	4770      	bx	lr
 8000662:	4a03      	ldr	r2, [pc, #12]	; (8000670 <__aeabi_f2iz+0x3c>)
 8000664:	1898      	adds	r0, r3, r2
 8000666:	e7fb      	b.n	8000660 <__aeabi_f2iz+0x2c>
 8000668:	3a96      	subs	r2, #150	; 0x96
 800066a:	4091      	lsls	r1, r2
 800066c:	e7f4      	b.n	8000658 <__aeabi_f2iz+0x24>
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	7fffffff 	.word	0x7fffffff

08000674 <__aeabi_i2f>:
 8000674:	b570      	push	{r4, r5, r6, lr}
 8000676:	2800      	cmp	r0, #0
 8000678:	d03d      	beq.n	80006f6 <__aeabi_i2f+0x82>
 800067a:	17c3      	asrs	r3, r0, #31
 800067c:	18c5      	adds	r5, r0, r3
 800067e:	405d      	eors	r5, r3
 8000680:	0fc4      	lsrs	r4, r0, #31
 8000682:	0028      	movs	r0, r5
 8000684:	f001 fdac 	bl	80021e0 <__clzsi2>
 8000688:	229e      	movs	r2, #158	; 0x9e
 800068a:	1a12      	subs	r2, r2, r0
 800068c:	2a96      	cmp	r2, #150	; 0x96
 800068e:	dc07      	bgt.n	80006a0 <__aeabi_i2f+0x2c>
 8000690:	b2d2      	uxtb	r2, r2
 8000692:	2808      	cmp	r0, #8
 8000694:	dd33      	ble.n	80006fe <__aeabi_i2f+0x8a>
 8000696:	3808      	subs	r0, #8
 8000698:	4085      	lsls	r5, r0
 800069a:	0268      	lsls	r0, r5, #9
 800069c:	0a40      	lsrs	r0, r0, #9
 800069e:	e023      	b.n	80006e8 <__aeabi_i2f+0x74>
 80006a0:	2a99      	cmp	r2, #153	; 0x99
 80006a2:	dd0b      	ble.n	80006bc <__aeabi_i2f+0x48>
 80006a4:	2305      	movs	r3, #5
 80006a6:	0029      	movs	r1, r5
 80006a8:	1a1b      	subs	r3, r3, r0
 80006aa:	40d9      	lsrs	r1, r3
 80006ac:	0003      	movs	r3, r0
 80006ae:	331b      	adds	r3, #27
 80006b0:	409d      	lsls	r5, r3
 80006b2:	002b      	movs	r3, r5
 80006b4:	1e5d      	subs	r5, r3, #1
 80006b6:	41ab      	sbcs	r3, r5
 80006b8:	4319      	orrs	r1, r3
 80006ba:	000d      	movs	r5, r1
 80006bc:	2805      	cmp	r0, #5
 80006be:	dd01      	ble.n	80006c4 <__aeabi_i2f+0x50>
 80006c0:	1f43      	subs	r3, r0, #5
 80006c2:	409d      	lsls	r5, r3
 80006c4:	002b      	movs	r3, r5
 80006c6:	490f      	ldr	r1, [pc, #60]	; (8000704 <__aeabi_i2f+0x90>)
 80006c8:	400b      	ands	r3, r1
 80006ca:	076e      	lsls	r6, r5, #29
 80006cc:	d009      	beq.n	80006e2 <__aeabi_i2f+0x6e>
 80006ce:	260f      	movs	r6, #15
 80006d0:	4035      	ands	r5, r6
 80006d2:	2d04      	cmp	r5, #4
 80006d4:	d005      	beq.n	80006e2 <__aeabi_i2f+0x6e>
 80006d6:	3304      	adds	r3, #4
 80006d8:	015d      	lsls	r5, r3, #5
 80006da:	d502      	bpl.n	80006e2 <__aeabi_i2f+0x6e>
 80006dc:	229f      	movs	r2, #159	; 0x9f
 80006de:	400b      	ands	r3, r1
 80006e0:	1a12      	subs	r2, r2, r0
 80006e2:	019b      	lsls	r3, r3, #6
 80006e4:	0a58      	lsrs	r0, r3, #9
 80006e6:	b2d2      	uxtb	r2, r2
 80006e8:	0240      	lsls	r0, r0, #9
 80006ea:	05d2      	lsls	r2, r2, #23
 80006ec:	0a40      	lsrs	r0, r0, #9
 80006ee:	07e4      	lsls	r4, r4, #31
 80006f0:	4310      	orrs	r0, r2
 80006f2:	4320      	orrs	r0, r4
 80006f4:	bd70      	pop	{r4, r5, r6, pc}
 80006f6:	2400      	movs	r4, #0
 80006f8:	2200      	movs	r2, #0
 80006fa:	2000      	movs	r0, #0
 80006fc:	e7f4      	b.n	80006e8 <__aeabi_i2f+0x74>
 80006fe:	0268      	lsls	r0, r5, #9
 8000700:	0a40      	lsrs	r0, r0, #9
 8000702:	e7f1      	b.n	80006e8 <__aeabi_i2f+0x74>
 8000704:	fbffffff 	.word	0xfbffffff

08000708 <__aeabi_dadd>:
 8000708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800070a:	464f      	mov	r7, r9
 800070c:	4646      	mov	r6, r8
 800070e:	46d6      	mov	lr, sl
 8000710:	000c      	movs	r4, r1
 8000712:	0309      	lsls	r1, r1, #12
 8000714:	b5c0      	push	{r6, r7, lr}
 8000716:	0a49      	lsrs	r1, r1, #9
 8000718:	0f47      	lsrs	r7, r0, #29
 800071a:	005e      	lsls	r6, r3, #1
 800071c:	4339      	orrs	r1, r7
 800071e:	031f      	lsls	r7, r3, #12
 8000720:	0fdb      	lsrs	r3, r3, #31
 8000722:	469c      	mov	ip, r3
 8000724:	0065      	lsls	r5, r4, #1
 8000726:	0a7b      	lsrs	r3, r7, #9
 8000728:	0f57      	lsrs	r7, r2, #29
 800072a:	431f      	orrs	r7, r3
 800072c:	0d6d      	lsrs	r5, r5, #21
 800072e:	0fe4      	lsrs	r4, r4, #31
 8000730:	0d76      	lsrs	r6, r6, #21
 8000732:	46a1      	mov	r9, r4
 8000734:	00c0      	lsls	r0, r0, #3
 8000736:	46b8      	mov	r8, r7
 8000738:	00d2      	lsls	r2, r2, #3
 800073a:	1bab      	subs	r3, r5, r6
 800073c:	4564      	cmp	r4, ip
 800073e:	d07b      	beq.n	8000838 <__aeabi_dadd+0x130>
 8000740:	2b00      	cmp	r3, #0
 8000742:	dd5f      	ble.n	8000804 <__aeabi_dadd+0xfc>
 8000744:	2e00      	cmp	r6, #0
 8000746:	d000      	beq.n	800074a <__aeabi_dadd+0x42>
 8000748:	e0a4      	b.n	8000894 <__aeabi_dadd+0x18c>
 800074a:	003e      	movs	r6, r7
 800074c:	4316      	orrs	r6, r2
 800074e:	d100      	bne.n	8000752 <__aeabi_dadd+0x4a>
 8000750:	e112      	b.n	8000978 <__aeabi_dadd+0x270>
 8000752:	1e5e      	subs	r6, r3, #1
 8000754:	2e00      	cmp	r6, #0
 8000756:	d000      	beq.n	800075a <__aeabi_dadd+0x52>
 8000758:	e19e      	b.n	8000a98 <__aeabi_dadd+0x390>
 800075a:	1a87      	subs	r7, r0, r2
 800075c:	4643      	mov	r3, r8
 800075e:	42b8      	cmp	r0, r7
 8000760:	4180      	sbcs	r0, r0
 8000762:	2501      	movs	r5, #1
 8000764:	1ac9      	subs	r1, r1, r3
 8000766:	4240      	negs	r0, r0
 8000768:	1a09      	subs	r1, r1, r0
 800076a:	020b      	lsls	r3, r1, #8
 800076c:	d400      	bmi.n	8000770 <__aeabi_dadd+0x68>
 800076e:	e131      	b.n	80009d4 <__aeabi_dadd+0x2cc>
 8000770:	0249      	lsls	r1, r1, #9
 8000772:	0a4e      	lsrs	r6, r1, #9
 8000774:	2e00      	cmp	r6, #0
 8000776:	d100      	bne.n	800077a <__aeabi_dadd+0x72>
 8000778:	e16e      	b.n	8000a58 <__aeabi_dadd+0x350>
 800077a:	0030      	movs	r0, r6
 800077c:	f001 fd30 	bl	80021e0 <__clzsi2>
 8000780:	0003      	movs	r3, r0
 8000782:	3b08      	subs	r3, #8
 8000784:	2b1f      	cmp	r3, #31
 8000786:	dd00      	ble.n	800078a <__aeabi_dadd+0x82>
 8000788:	e161      	b.n	8000a4e <__aeabi_dadd+0x346>
 800078a:	2220      	movs	r2, #32
 800078c:	0039      	movs	r1, r7
 800078e:	1ad2      	subs	r2, r2, r3
 8000790:	409e      	lsls	r6, r3
 8000792:	40d1      	lsrs	r1, r2
 8000794:	409f      	lsls	r7, r3
 8000796:	430e      	orrs	r6, r1
 8000798:	429d      	cmp	r5, r3
 800079a:	dd00      	ble.n	800079e <__aeabi_dadd+0x96>
 800079c:	e151      	b.n	8000a42 <__aeabi_dadd+0x33a>
 800079e:	1b5d      	subs	r5, r3, r5
 80007a0:	1c6b      	adds	r3, r5, #1
 80007a2:	2b1f      	cmp	r3, #31
 80007a4:	dd00      	ble.n	80007a8 <__aeabi_dadd+0xa0>
 80007a6:	e17c      	b.n	8000aa2 <__aeabi_dadd+0x39a>
 80007a8:	2120      	movs	r1, #32
 80007aa:	1ac9      	subs	r1, r1, r3
 80007ac:	003d      	movs	r5, r7
 80007ae:	0030      	movs	r0, r6
 80007b0:	408f      	lsls	r7, r1
 80007b2:	4088      	lsls	r0, r1
 80007b4:	40dd      	lsrs	r5, r3
 80007b6:	1e79      	subs	r1, r7, #1
 80007b8:	418f      	sbcs	r7, r1
 80007ba:	0031      	movs	r1, r6
 80007bc:	2207      	movs	r2, #7
 80007be:	4328      	orrs	r0, r5
 80007c0:	40d9      	lsrs	r1, r3
 80007c2:	2500      	movs	r5, #0
 80007c4:	4307      	orrs	r7, r0
 80007c6:	403a      	ands	r2, r7
 80007c8:	2a00      	cmp	r2, #0
 80007ca:	d009      	beq.n	80007e0 <__aeabi_dadd+0xd8>
 80007cc:	230f      	movs	r3, #15
 80007ce:	403b      	ands	r3, r7
 80007d0:	2b04      	cmp	r3, #4
 80007d2:	d005      	beq.n	80007e0 <__aeabi_dadd+0xd8>
 80007d4:	1d3b      	adds	r3, r7, #4
 80007d6:	42bb      	cmp	r3, r7
 80007d8:	41bf      	sbcs	r7, r7
 80007da:	427f      	negs	r7, r7
 80007dc:	19c9      	adds	r1, r1, r7
 80007de:	001f      	movs	r7, r3
 80007e0:	020b      	lsls	r3, r1, #8
 80007e2:	d400      	bmi.n	80007e6 <__aeabi_dadd+0xde>
 80007e4:	e226      	b.n	8000c34 <__aeabi_dadd+0x52c>
 80007e6:	1c6a      	adds	r2, r5, #1
 80007e8:	4bc6      	ldr	r3, [pc, #792]	; (8000b04 <__aeabi_dadd+0x3fc>)
 80007ea:	0555      	lsls	r5, r2, #21
 80007ec:	0d6d      	lsrs	r5, r5, #21
 80007ee:	429a      	cmp	r2, r3
 80007f0:	d100      	bne.n	80007f4 <__aeabi_dadd+0xec>
 80007f2:	e106      	b.n	8000a02 <__aeabi_dadd+0x2fa>
 80007f4:	4ac4      	ldr	r2, [pc, #784]	; (8000b08 <__aeabi_dadd+0x400>)
 80007f6:	08ff      	lsrs	r7, r7, #3
 80007f8:	400a      	ands	r2, r1
 80007fa:	0753      	lsls	r3, r2, #29
 80007fc:	0252      	lsls	r2, r2, #9
 80007fe:	433b      	orrs	r3, r7
 8000800:	0b12      	lsrs	r2, r2, #12
 8000802:	e08e      	b.n	8000922 <__aeabi_dadd+0x21a>
 8000804:	2b00      	cmp	r3, #0
 8000806:	d000      	beq.n	800080a <__aeabi_dadd+0x102>
 8000808:	e0b8      	b.n	800097c <__aeabi_dadd+0x274>
 800080a:	1c6b      	adds	r3, r5, #1
 800080c:	055b      	lsls	r3, r3, #21
 800080e:	0d5b      	lsrs	r3, r3, #21
 8000810:	2b01      	cmp	r3, #1
 8000812:	dc00      	bgt.n	8000816 <__aeabi_dadd+0x10e>
 8000814:	e130      	b.n	8000a78 <__aeabi_dadd+0x370>
 8000816:	1a87      	subs	r7, r0, r2
 8000818:	4643      	mov	r3, r8
 800081a:	42b8      	cmp	r0, r7
 800081c:	41b6      	sbcs	r6, r6
 800081e:	1acb      	subs	r3, r1, r3
 8000820:	4276      	negs	r6, r6
 8000822:	1b9e      	subs	r6, r3, r6
 8000824:	0233      	lsls	r3, r6, #8
 8000826:	d500      	bpl.n	800082a <__aeabi_dadd+0x122>
 8000828:	e14c      	b.n	8000ac4 <__aeabi_dadd+0x3bc>
 800082a:	003b      	movs	r3, r7
 800082c:	4333      	orrs	r3, r6
 800082e:	d1a1      	bne.n	8000774 <__aeabi_dadd+0x6c>
 8000830:	2200      	movs	r2, #0
 8000832:	2400      	movs	r4, #0
 8000834:	2500      	movs	r5, #0
 8000836:	e070      	b.n	800091a <__aeabi_dadd+0x212>
 8000838:	2b00      	cmp	r3, #0
 800083a:	dc00      	bgt.n	800083e <__aeabi_dadd+0x136>
 800083c:	e0e5      	b.n	8000a0a <__aeabi_dadd+0x302>
 800083e:	2e00      	cmp	r6, #0
 8000840:	d100      	bne.n	8000844 <__aeabi_dadd+0x13c>
 8000842:	e083      	b.n	800094c <__aeabi_dadd+0x244>
 8000844:	4eaf      	ldr	r6, [pc, #700]	; (8000b04 <__aeabi_dadd+0x3fc>)
 8000846:	42b5      	cmp	r5, r6
 8000848:	d060      	beq.n	800090c <__aeabi_dadd+0x204>
 800084a:	2680      	movs	r6, #128	; 0x80
 800084c:	0436      	lsls	r6, r6, #16
 800084e:	4337      	orrs	r7, r6
 8000850:	46b8      	mov	r8, r7
 8000852:	2b38      	cmp	r3, #56	; 0x38
 8000854:	dc00      	bgt.n	8000858 <__aeabi_dadd+0x150>
 8000856:	e13e      	b.n	8000ad6 <__aeabi_dadd+0x3ce>
 8000858:	4643      	mov	r3, r8
 800085a:	4313      	orrs	r3, r2
 800085c:	001f      	movs	r7, r3
 800085e:	1e7a      	subs	r2, r7, #1
 8000860:	4197      	sbcs	r7, r2
 8000862:	183f      	adds	r7, r7, r0
 8000864:	4287      	cmp	r7, r0
 8000866:	4180      	sbcs	r0, r0
 8000868:	4240      	negs	r0, r0
 800086a:	1809      	adds	r1, r1, r0
 800086c:	020b      	lsls	r3, r1, #8
 800086e:	d400      	bmi.n	8000872 <__aeabi_dadd+0x16a>
 8000870:	e0b0      	b.n	80009d4 <__aeabi_dadd+0x2cc>
 8000872:	4ba4      	ldr	r3, [pc, #656]	; (8000b04 <__aeabi_dadd+0x3fc>)
 8000874:	3501      	adds	r5, #1
 8000876:	429d      	cmp	r5, r3
 8000878:	d100      	bne.n	800087c <__aeabi_dadd+0x174>
 800087a:	e0c3      	b.n	8000a04 <__aeabi_dadd+0x2fc>
 800087c:	4aa2      	ldr	r2, [pc, #648]	; (8000b08 <__aeabi_dadd+0x400>)
 800087e:	087b      	lsrs	r3, r7, #1
 8000880:	400a      	ands	r2, r1
 8000882:	2101      	movs	r1, #1
 8000884:	400f      	ands	r7, r1
 8000886:	431f      	orrs	r7, r3
 8000888:	0851      	lsrs	r1, r2, #1
 800088a:	07d3      	lsls	r3, r2, #31
 800088c:	2207      	movs	r2, #7
 800088e:	431f      	orrs	r7, r3
 8000890:	403a      	ands	r2, r7
 8000892:	e799      	b.n	80007c8 <__aeabi_dadd+0xc0>
 8000894:	4e9b      	ldr	r6, [pc, #620]	; (8000b04 <__aeabi_dadd+0x3fc>)
 8000896:	42b5      	cmp	r5, r6
 8000898:	d038      	beq.n	800090c <__aeabi_dadd+0x204>
 800089a:	2680      	movs	r6, #128	; 0x80
 800089c:	0436      	lsls	r6, r6, #16
 800089e:	4337      	orrs	r7, r6
 80008a0:	46b8      	mov	r8, r7
 80008a2:	2b38      	cmp	r3, #56	; 0x38
 80008a4:	dd00      	ble.n	80008a8 <__aeabi_dadd+0x1a0>
 80008a6:	e0dc      	b.n	8000a62 <__aeabi_dadd+0x35a>
 80008a8:	2b1f      	cmp	r3, #31
 80008aa:	dc00      	bgt.n	80008ae <__aeabi_dadd+0x1a6>
 80008ac:	e130      	b.n	8000b10 <__aeabi_dadd+0x408>
 80008ae:	001e      	movs	r6, r3
 80008b0:	4647      	mov	r7, r8
 80008b2:	3e20      	subs	r6, #32
 80008b4:	40f7      	lsrs	r7, r6
 80008b6:	46bc      	mov	ip, r7
 80008b8:	2b20      	cmp	r3, #32
 80008ba:	d004      	beq.n	80008c6 <__aeabi_dadd+0x1be>
 80008bc:	2640      	movs	r6, #64	; 0x40
 80008be:	1af3      	subs	r3, r6, r3
 80008c0:	4646      	mov	r6, r8
 80008c2:	409e      	lsls	r6, r3
 80008c4:	4332      	orrs	r2, r6
 80008c6:	0017      	movs	r7, r2
 80008c8:	4663      	mov	r3, ip
 80008ca:	1e7a      	subs	r2, r7, #1
 80008cc:	4197      	sbcs	r7, r2
 80008ce:	431f      	orrs	r7, r3
 80008d0:	e0cc      	b.n	8000a6c <__aeabi_dadd+0x364>
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d100      	bne.n	80008d8 <__aeabi_dadd+0x1d0>
 80008d6:	e204      	b.n	8000ce2 <__aeabi_dadd+0x5da>
 80008d8:	4643      	mov	r3, r8
 80008da:	4313      	orrs	r3, r2
 80008dc:	d100      	bne.n	80008e0 <__aeabi_dadd+0x1d8>
 80008de:	e159      	b.n	8000b94 <__aeabi_dadd+0x48c>
 80008e0:	074b      	lsls	r3, r1, #29
 80008e2:	08c0      	lsrs	r0, r0, #3
 80008e4:	4318      	orrs	r0, r3
 80008e6:	2380      	movs	r3, #128	; 0x80
 80008e8:	08c9      	lsrs	r1, r1, #3
 80008ea:	031b      	lsls	r3, r3, #12
 80008ec:	4219      	tst	r1, r3
 80008ee:	d008      	beq.n	8000902 <__aeabi_dadd+0x1fa>
 80008f0:	4645      	mov	r5, r8
 80008f2:	08ed      	lsrs	r5, r5, #3
 80008f4:	421d      	tst	r5, r3
 80008f6:	d104      	bne.n	8000902 <__aeabi_dadd+0x1fa>
 80008f8:	4643      	mov	r3, r8
 80008fa:	08d0      	lsrs	r0, r2, #3
 80008fc:	0759      	lsls	r1, r3, #29
 80008fe:	4308      	orrs	r0, r1
 8000900:	0029      	movs	r1, r5
 8000902:	0f42      	lsrs	r2, r0, #29
 8000904:	00c9      	lsls	r1, r1, #3
 8000906:	4d7f      	ldr	r5, [pc, #508]	; (8000b04 <__aeabi_dadd+0x3fc>)
 8000908:	4311      	orrs	r1, r2
 800090a:	00c0      	lsls	r0, r0, #3
 800090c:	074b      	lsls	r3, r1, #29
 800090e:	08ca      	lsrs	r2, r1, #3
 8000910:	497c      	ldr	r1, [pc, #496]	; (8000b04 <__aeabi_dadd+0x3fc>)
 8000912:	08c0      	lsrs	r0, r0, #3
 8000914:	4303      	orrs	r3, r0
 8000916:	428d      	cmp	r5, r1
 8000918:	d068      	beq.n	80009ec <__aeabi_dadd+0x2e4>
 800091a:	0312      	lsls	r2, r2, #12
 800091c:	056d      	lsls	r5, r5, #21
 800091e:	0b12      	lsrs	r2, r2, #12
 8000920:	0d6d      	lsrs	r5, r5, #21
 8000922:	2100      	movs	r1, #0
 8000924:	0312      	lsls	r2, r2, #12
 8000926:	0018      	movs	r0, r3
 8000928:	0b13      	lsrs	r3, r2, #12
 800092a:	0d0a      	lsrs	r2, r1, #20
 800092c:	0512      	lsls	r2, r2, #20
 800092e:	431a      	orrs	r2, r3
 8000930:	4b76      	ldr	r3, [pc, #472]	; (8000b0c <__aeabi_dadd+0x404>)
 8000932:	052d      	lsls	r5, r5, #20
 8000934:	4013      	ands	r3, r2
 8000936:	432b      	orrs	r3, r5
 8000938:	005b      	lsls	r3, r3, #1
 800093a:	07e4      	lsls	r4, r4, #31
 800093c:	085b      	lsrs	r3, r3, #1
 800093e:	4323      	orrs	r3, r4
 8000940:	0019      	movs	r1, r3
 8000942:	bc1c      	pop	{r2, r3, r4}
 8000944:	4690      	mov	r8, r2
 8000946:	4699      	mov	r9, r3
 8000948:	46a2      	mov	sl, r4
 800094a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800094c:	003e      	movs	r6, r7
 800094e:	4316      	orrs	r6, r2
 8000950:	d012      	beq.n	8000978 <__aeabi_dadd+0x270>
 8000952:	1e5e      	subs	r6, r3, #1
 8000954:	2e00      	cmp	r6, #0
 8000956:	d000      	beq.n	800095a <__aeabi_dadd+0x252>
 8000958:	e100      	b.n	8000b5c <__aeabi_dadd+0x454>
 800095a:	1887      	adds	r7, r0, r2
 800095c:	4287      	cmp	r7, r0
 800095e:	4180      	sbcs	r0, r0
 8000960:	4441      	add	r1, r8
 8000962:	4240      	negs	r0, r0
 8000964:	1809      	adds	r1, r1, r0
 8000966:	2501      	movs	r5, #1
 8000968:	020b      	lsls	r3, r1, #8
 800096a:	d533      	bpl.n	80009d4 <__aeabi_dadd+0x2cc>
 800096c:	2502      	movs	r5, #2
 800096e:	e785      	b.n	800087c <__aeabi_dadd+0x174>
 8000970:	4664      	mov	r4, ip
 8000972:	0033      	movs	r3, r6
 8000974:	4641      	mov	r1, r8
 8000976:	0010      	movs	r0, r2
 8000978:	001d      	movs	r5, r3
 800097a:	e7c7      	b.n	800090c <__aeabi_dadd+0x204>
 800097c:	2d00      	cmp	r5, #0
 800097e:	d000      	beq.n	8000982 <__aeabi_dadd+0x27a>
 8000980:	e0da      	b.n	8000b38 <__aeabi_dadd+0x430>
 8000982:	000c      	movs	r4, r1
 8000984:	4304      	orrs	r4, r0
 8000986:	d0f3      	beq.n	8000970 <__aeabi_dadd+0x268>
 8000988:	1c5c      	adds	r4, r3, #1
 800098a:	d100      	bne.n	800098e <__aeabi_dadd+0x286>
 800098c:	e19f      	b.n	8000cce <__aeabi_dadd+0x5c6>
 800098e:	4c5d      	ldr	r4, [pc, #372]	; (8000b04 <__aeabi_dadd+0x3fc>)
 8000990:	42a6      	cmp	r6, r4
 8000992:	d100      	bne.n	8000996 <__aeabi_dadd+0x28e>
 8000994:	e12f      	b.n	8000bf6 <__aeabi_dadd+0x4ee>
 8000996:	43db      	mvns	r3, r3
 8000998:	2b38      	cmp	r3, #56	; 0x38
 800099a:	dd00      	ble.n	800099e <__aeabi_dadd+0x296>
 800099c:	e166      	b.n	8000c6c <__aeabi_dadd+0x564>
 800099e:	2b1f      	cmp	r3, #31
 80009a0:	dd00      	ble.n	80009a4 <__aeabi_dadd+0x29c>
 80009a2:	e183      	b.n	8000cac <__aeabi_dadd+0x5a4>
 80009a4:	2420      	movs	r4, #32
 80009a6:	0005      	movs	r5, r0
 80009a8:	1ae4      	subs	r4, r4, r3
 80009aa:	000f      	movs	r7, r1
 80009ac:	40dd      	lsrs	r5, r3
 80009ae:	40d9      	lsrs	r1, r3
 80009b0:	40a0      	lsls	r0, r4
 80009b2:	4643      	mov	r3, r8
 80009b4:	40a7      	lsls	r7, r4
 80009b6:	1a5b      	subs	r3, r3, r1
 80009b8:	1e44      	subs	r4, r0, #1
 80009ba:	41a0      	sbcs	r0, r4
 80009bc:	4698      	mov	r8, r3
 80009be:	432f      	orrs	r7, r5
 80009c0:	4338      	orrs	r0, r7
 80009c2:	1a17      	subs	r7, r2, r0
 80009c4:	42ba      	cmp	r2, r7
 80009c6:	4192      	sbcs	r2, r2
 80009c8:	4643      	mov	r3, r8
 80009ca:	4252      	negs	r2, r2
 80009cc:	1a99      	subs	r1, r3, r2
 80009ce:	4664      	mov	r4, ip
 80009d0:	0035      	movs	r5, r6
 80009d2:	e6ca      	b.n	800076a <__aeabi_dadd+0x62>
 80009d4:	2207      	movs	r2, #7
 80009d6:	403a      	ands	r2, r7
 80009d8:	2a00      	cmp	r2, #0
 80009da:	d000      	beq.n	80009de <__aeabi_dadd+0x2d6>
 80009dc:	e6f6      	b.n	80007cc <__aeabi_dadd+0xc4>
 80009de:	074b      	lsls	r3, r1, #29
 80009e0:	08ca      	lsrs	r2, r1, #3
 80009e2:	4948      	ldr	r1, [pc, #288]	; (8000b04 <__aeabi_dadd+0x3fc>)
 80009e4:	08ff      	lsrs	r7, r7, #3
 80009e6:	433b      	orrs	r3, r7
 80009e8:	428d      	cmp	r5, r1
 80009ea:	d196      	bne.n	800091a <__aeabi_dadd+0x212>
 80009ec:	0019      	movs	r1, r3
 80009ee:	4311      	orrs	r1, r2
 80009f0:	d100      	bne.n	80009f4 <__aeabi_dadd+0x2ec>
 80009f2:	e19e      	b.n	8000d32 <__aeabi_dadd+0x62a>
 80009f4:	2180      	movs	r1, #128	; 0x80
 80009f6:	0309      	lsls	r1, r1, #12
 80009f8:	430a      	orrs	r2, r1
 80009fa:	0312      	lsls	r2, r2, #12
 80009fc:	0b12      	lsrs	r2, r2, #12
 80009fe:	4d41      	ldr	r5, [pc, #260]	; (8000b04 <__aeabi_dadd+0x3fc>)
 8000a00:	e78f      	b.n	8000922 <__aeabi_dadd+0x21a>
 8000a02:	0015      	movs	r5, r2
 8000a04:	2200      	movs	r2, #0
 8000a06:	2300      	movs	r3, #0
 8000a08:	e78b      	b.n	8000922 <__aeabi_dadd+0x21a>
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d000      	beq.n	8000a10 <__aeabi_dadd+0x308>
 8000a0e:	e0c7      	b.n	8000ba0 <__aeabi_dadd+0x498>
 8000a10:	1c6b      	adds	r3, r5, #1
 8000a12:	055f      	lsls	r7, r3, #21
 8000a14:	0d7f      	lsrs	r7, r7, #21
 8000a16:	2f01      	cmp	r7, #1
 8000a18:	dc00      	bgt.n	8000a1c <__aeabi_dadd+0x314>
 8000a1a:	e0f1      	b.n	8000c00 <__aeabi_dadd+0x4f8>
 8000a1c:	4d39      	ldr	r5, [pc, #228]	; (8000b04 <__aeabi_dadd+0x3fc>)
 8000a1e:	42ab      	cmp	r3, r5
 8000a20:	d100      	bne.n	8000a24 <__aeabi_dadd+0x31c>
 8000a22:	e0b9      	b.n	8000b98 <__aeabi_dadd+0x490>
 8000a24:	1885      	adds	r5, r0, r2
 8000a26:	000a      	movs	r2, r1
 8000a28:	4285      	cmp	r5, r0
 8000a2a:	4189      	sbcs	r1, r1
 8000a2c:	4442      	add	r2, r8
 8000a2e:	4249      	negs	r1, r1
 8000a30:	1851      	adds	r1, r2, r1
 8000a32:	2207      	movs	r2, #7
 8000a34:	07cf      	lsls	r7, r1, #31
 8000a36:	086d      	lsrs	r5, r5, #1
 8000a38:	432f      	orrs	r7, r5
 8000a3a:	0849      	lsrs	r1, r1, #1
 8000a3c:	403a      	ands	r2, r7
 8000a3e:	001d      	movs	r5, r3
 8000a40:	e6c2      	b.n	80007c8 <__aeabi_dadd+0xc0>
 8000a42:	2207      	movs	r2, #7
 8000a44:	4930      	ldr	r1, [pc, #192]	; (8000b08 <__aeabi_dadd+0x400>)
 8000a46:	1aed      	subs	r5, r5, r3
 8000a48:	4031      	ands	r1, r6
 8000a4a:	403a      	ands	r2, r7
 8000a4c:	e6bc      	b.n	80007c8 <__aeabi_dadd+0xc0>
 8000a4e:	003e      	movs	r6, r7
 8000a50:	3828      	subs	r0, #40	; 0x28
 8000a52:	4086      	lsls	r6, r0
 8000a54:	2700      	movs	r7, #0
 8000a56:	e69f      	b.n	8000798 <__aeabi_dadd+0x90>
 8000a58:	0038      	movs	r0, r7
 8000a5a:	f001 fbc1 	bl	80021e0 <__clzsi2>
 8000a5e:	3020      	adds	r0, #32
 8000a60:	e68e      	b.n	8000780 <__aeabi_dadd+0x78>
 8000a62:	4643      	mov	r3, r8
 8000a64:	4313      	orrs	r3, r2
 8000a66:	001f      	movs	r7, r3
 8000a68:	1e7a      	subs	r2, r7, #1
 8000a6a:	4197      	sbcs	r7, r2
 8000a6c:	1bc7      	subs	r7, r0, r7
 8000a6e:	42b8      	cmp	r0, r7
 8000a70:	4180      	sbcs	r0, r0
 8000a72:	4240      	negs	r0, r0
 8000a74:	1a09      	subs	r1, r1, r0
 8000a76:	e678      	b.n	800076a <__aeabi_dadd+0x62>
 8000a78:	000e      	movs	r6, r1
 8000a7a:	003b      	movs	r3, r7
 8000a7c:	4306      	orrs	r6, r0
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	2d00      	cmp	r5, #0
 8000a82:	d161      	bne.n	8000b48 <__aeabi_dadd+0x440>
 8000a84:	2e00      	cmp	r6, #0
 8000a86:	d000      	beq.n	8000a8a <__aeabi_dadd+0x382>
 8000a88:	e0f4      	b.n	8000c74 <__aeabi_dadd+0x56c>
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d100      	bne.n	8000a90 <__aeabi_dadd+0x388>
 8000a8e:	e11b      	b.n	8000cc8 <__aeabi_dadd+0x5c0>
 8000a90:	4664      	mov	r4, ip
 8000a92:	0039      	movs	r1, r7
 8000a94:	0010      	movs	r0, r2
 8000a96:	e739      	b.n	800090c <__aeabi_dadd+0x204>
 8000a98:	4f1a      	ldr	r7, [pc, #104]	; (8000b04 <__aeabi_dadd+0x3fc>)
 8000a9a:	42bb      	cmp	r3, r7
 8000a9c:	d07a      	beq.n	8000b94 <__aeabi_dadd+0x48c>
 8000a9e:	0033      	movs	r3, r6
 8000aa0:	e6ff      	b.n	80008a2 <__aeabi_dadd+0x19a>
 8000aa2:	0030      	movs	r0, r6
 8000aa4:	3d1f      	subs	r5, #31
 8000aa6:	40e8      	lsrs	r0, r5
 8000aa8:	2b20      	cmp	r3, #32
 8000aaa:	d003      	beq.n	8000ab4 <__aeabi_dadd+0x3ac>
 8000aac:	2140      	movs	r1, #64	; 0x40
 8000aae:	1acb      	subs	r3, r1, r3
 8000ab0:	409e      	lsls	r6, r3
 8000ab2:	4337      	orrs	r7, r6
 8000ab4:	1e7b      	subs	r3, r7, #1
 8000ab6:	419f      	sbcs	r7, r3
 8000ab8:	2207      	movs	r2, #7
 8000aba:	4307      	orrs	r7, r0
 8000abc:	403a      	ands	r2, r7
 8000abe:	2100      	movs	r1, #0
 8000ac0:	2500      	movs	r5, #0
 8000ac2:	e789      	b.n	80009d8 <__aeabi_dadd+0x2d0>
 8000ac4:	1a17      	subs	r7, r2, r0
 8000ac6:	4643      	mov	r3, r8
 8000ac8:	42ba      	cmp	r2, r7
 8000aca:	41b6      	sbcs	r6, r6
 8000acc:	1a59      	subs	r1, r3, r1
 8000ace:	4276      	negs	r6, r6
 8000ad0:	1b8e      	subs	r6, r1, r6
 8000ad2:	4664      	mov	r4, ip
 8000ad4:	e64e      	b.n	8000774 <__aeabi_dadd+0x6c>
 8000ad6:	2b1f      	cmp	r3, #31
 8000ad8:	dd00      	ble.n	8000adc <__aeabi_dadd+0x3d4>
 8000ada:	e0ad      	b.n	8000c38 <__aeabi_dadd+0x530>
 8000adc:	2620      	movs	r6, #32
 8000ade:	4647      	mov	r7, r8
 8000ae0:	1af6      	subs	r6, r6, r3
 8000ae2:	40b7      	lsls	r7, r6
 8000ae4:	46b9      	mov	r9, r7
 8000ae6:	0017      	movs	r7, r2
 8000ae8:	46b2      	mov	sl, r6
 8000aea:	40df      	lsrs	r7, r3
 8000aec:	464e      	mov	r6, r9
 8000aee:	433e      	orrs	r6, r7
 8000af0:	0037      	movs	r7, r6
 8000af2:	4656      	mov	r6, sl
 8000af4:	40b2      	lsls	r2, r6
 8000af6:	1e56      	subs	r6, r2, #1
 8000af8:	41b2      	sbcs	r2, r6
 8000afa:	4317      	orrs	r7, r2
 8000afc:	4642      	mov	r2, r8
 8000afe:	40da      	lsrs	r2, r3
 8000b00:	1889      	adds	r1, r1, r2
 8000b02:	e6ae      	b.n	8000862 <__aeabi_dadd+0x15a>
 8000b04:	000007ff 	.word	0x000007ff
 8000b08:	ff7fffff 	.word	0xff7fffff
 8000b0c:	800fffff 	.word	0x800fffff
 8000b10:	2620      	movs	r6, #32
 8000b12:	4647      	mov	r7, r8
 8000b14:	1af6      	subs	r6, r6, r3
 8000b16:	40b7      	lsls	r7, r6
 8000b18:	46b9      	mov	r9, r7
 8000b1a:	0017      	movs	r7, r2
 8000b1c:	46b2      	mov	sl, r6
 8000b1e:	40df      	lsrs	r7, r3
 8000b20:	464e      	mov	r6, r9
 8000b22:	433e      	orrs	r6, r7
 8000b24:	0037      	movs	r7, r6
 8000b26:	4656      	mov	r6, sl
 8000b28:	40b2      	lsls	r2, r6
 8000b2a:	1e56      	subs	r6, r2, #1
 8000b2c:	41b2      	sbcs	r2, r6
 8000b2e:	4317      	orrs	r7, r2
 8000b30:	4642      	mov	r2, r8
 8000b32:	40da      	lsrs	r2, r3
 8000b34:	1a89      	subs	r1, r1, r2
 8000b36:	e799      	b.n	8000a6c <__aeabi_dadd+0x364>
 8000b38:	4c7f      	ldr	r4, [pc, #508]	; (8000d38 <__aeabi_dadd+0x630>)
 8000b3a:	42a6      	cmp	r6, r4
 8000b3c:	d05b      	beq.n	8000bf6 <__aeabi_dadd+0x4ee>
 8000b3e:	2480      	movs	r4, #128	; 0x80
 8000b40:	0424      	lsls	r4, r4, #16
 8000b42:	425b      	negs	r3, r3
 8000b44:	4321      	orrs	r1, r4
 8000b46:	e727      	b.n	8000998 <__aeabi_dadd+0x290>
 8000b48:	2e00      	cmp	r6, #0
 8000b4a:	d10c      	bne.n	8000b66 <__aeabi_dadd+0x45e>
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d100      	bne.n	8000b52 <__aeabi_dadd+0x44a>
 8000b50:	e0cb      	b.n	8000cea <__aeabi_dadd+0x5e2>
 8000b52:	4664      	mov	r4, ip
 8000b54:	0039      	movs	r1, r7
 8000b56:	0010      	movs	r0, r2
 8000b58:	4d77      	ldr	r5, [pc, #476]	; (8000d38 <__aeabi_dadd+0x630>)
 8000b5a:	e6d7      	b.n	800090c <__aeabi_dadd+0x204>
 8000b5c:	4f76      	ldr	r7, [pc, #472]	; (8000d38 <__aeabi_dadd+0x630>)
 8000b5e:	42bb      	cmp	r3, r7
 8000b60:	d018      	beq.n	8000b94 <__aeabi_dadd+0x48c>
 8000b62:	0033      	movs	r3, r6
 8000b64:	e675      	b.n	8000852 <__aeabi_dadd+0x14a>
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d014      	beq.n	8000b94 <__aeabi_dadd+0x48c>
 8000b6a:	074b      	lsls	r3, r1, #29
 8000b6c:	08c0      	lsrs	r0, r0, #3
 8000b6e:	4318      	orrs	r0, r3
 8000b70:	2380      	movs	r3, #128	; 0x80
 8000b72:	08c9      	lsrs	r1, r1, #3
 8000b74:	031b      	lsls	r3, r3, #12
 8000b76:	4219      	tst	r1, r3
 8000b78:	d007      	beq.n	8000b8a <__aeabi_dadd+0x482>
 8000b7a:	08fc      	lsrs	r4, r7, #3
 8000b7c:	421c      	tst	r4, r3
 8000b7e:	d104      	bne.n	8000b8a <__aeabi_dadd+0x482>
 8000b80:	0779      	lsls	r1, r7, #29
 8000b82:	08d0      	lsrs	r0, r2, #3
 8000b84:	4308      	orrs	r0, r1
 8000b86:	46e1      	mov	r9, ip
 8000b88:	0021      	movs	r1, r4
 8000b8a:	464c      	mov	r4, r9
 8000b8c:	0f42      	lsrs	r2, r0, #29
 8000b8e:	00c9      	lsls	r1, r1, #3
 8000b90:	4311      	orrs	r1, r2
 8000b92:	00c0      	lsls	r0, r0, #3
 8000b94:	4d68      	ldr	r5, [pc, #416]	; (8000d38 <__aeabi_dadd+0x630>)
 8000b96:	e6b9      	b.n	800090c <__aeabi_dadd+0x204>
 8000b98:	001d      	movs	r5, r3
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	e6c0      	b.n	8000922 <__aeabi_dadd+0x21a>
 8000ba0:	2d00      	cmp	r5, #0
 8000ba2:	d15b      	bne.n	8000c5c <__aeabi_dadd+0x554>
 8000ba4:	000d      	movs	r5, r1
 8000ba6:	4305      	orrs	r5, r0
 8000ba8:	d100      	bne.n	8000bac <__aeabi_dadd+0x4a4>
 8000baa:	e6e2      	b.n	8000972 <__aeabi_dadd+0x26a>
 8000bac:	1c5d      	adds	r5, r3, #1
 8000bae:	d100      	bne.n	8000bb2 <__aeabi_dadd+0x4aa>
 8000bb0:	e0b0      	b.n	8000d14 <__aeabi_dadd+0x60c>
 8000bb2:	4d61      	ldr	r5, [pc, #388]	; (8000d38 <__aeabi_dadd+0x630>)
 8000bb4:	42ae      	cmp	r6, r5
 8000bb6:	d01f      	beq.n	8000bf8 <__aeabi_dadd+0x4f0>
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	2b38      	cmp	r3, #56	; 0x38
 8000bbc:	dc71      	bgt.n	8000ca2 <__aeabi_dadd+0x59a>
 8000bbe:	2b1f      	cmp	r3, #31
 8000bc0:	dd00      	ble.n	8000bc4 <__aeabi_dadd+0x4bc>
 8000bc2:	e096      	b.n	8000cf2 <__aeabi_dadd+0x5ea>
 8000bc4:	2520      	movs	r5, #32
 8000bc6:	000f      	movs	r7, r1
 8000bc8:	1aed      	subs	r5, r5, r3
 8000bca:	40af      	lsls	r7, r5
 8000bcc:	46b9      	mov	r9, r7
 8000bce:	0007      	movs	r7, r0
 8000bd0:	46aa      	mov	sl, r5
 8000bd2:	40df      	lsrs	r7, r3
 8000bd4:	464d      	mov	r5, r9
 8000bd6:	433d      	orrs	r5, r7
 8000bd8:	002f      	movs	r7, r5
 8000bda:	4655      	mov	r5, sl
 8000bdc:	40a8      	lsls	r0, r5
 8000bde:	40d9      	lsrs	r1, r3
 8000be0:	1e45      	subs	r5, r0, #1
 8000be2:	41a8      	sbcs	r0, r5
 8000be4:	4488      	add	r8, r1
 8000be6:	4307      	orrs	r7, r0
 8000be8:	18bf      	adds	r7, r7, r2
 8000bea:	4297      	cmp	r7, r2
 8000bec:	4192      	sbcs	r2, r2
 8000bee:	4251      	negs	r1, r2
 8000bf0:	4441      	add	r1, r8
 8000bf2:	0035      	movs	r5, r6
 8000bf4:	e63a      	b.n	800086c <__aeabi_dadd+0x164>
 8000bf6:	4664      	mov	r4, ip
 8000bf8:	0035      	movs	r5, r6
 8000bfa:	4641      	mov	r1, r8
 8000bfc:	0010      	movs	r0, r2
 8000bfe:	e685      	b.n	800090c <__aeabi_dadd+0x204>
 8000c00:	000b      	movs	r3, r1
 8000c02:	4303      	orrs	r3, r0
 8000c04:	2d00      	cmp	r5, #0
 8000c06:	d000      	beq.n	8000c0a <__aeabi_dadd+0x502>
 8000c08:	e663      	b.n	80008d2 <__aeabi_dadd+0x1ca>
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d0f5      	beq.n	8000bfa <__aeabi_dadd+0x4f2>
 8000c0e:	4643      	mov	r3, r8
 8000c10:	4313      	orrs	r3, r2
 8000c12:	d100      	bne.n	8000c16 <__aeabi_dadd+0x50e>
 8000c14:	e67a      	b.n	800090c <__aeabi_dadd+0x204>
 8000c16:	1887      	adds	r7, r0, r2
 8000c18:	4287      	cmp	r7, r0
 8000c1a:	4180      	sbcs	r0, r0
 8000c1c:	2207      	movs	r2, #7
 8000c1e:	4441      	add	r1, r8
 8000c20:	4240      	negs	r0, r0
 8000c22:	1809      	adds	r1, r1, r0
 8000c24:	403a      	ands	r2, r7
 8000c26:	020b      	lsls	r3, r1, #8
 8000c28:	d400      	bmi.n	8000c2c <__aeabi_dadd+0x524>
 8000c2a:	e6d5      	b.n	80009d8 <__aeabi_dadd+0x2d0>
 8000c2c:	4b43      	ldr	r3, [pc, #268]	; (8000d3c <__aeabi_dadd+0x634>)
 8000c2e:	3501      	adds	r5, #1
 8000c30:	4019      	ands	r1, r3
 8000c32:	e5c9      	b.n	80007c8 <__aeabi_dadd+0xc0>
 8000c34:	0038      	movs	r0, r7
 8000c36:	e669      	b.n	800090c <__aeabi_dadd+0x204>
 8000c38:	001e      	movs	r6, r3
 8000c3a:	4647      	mov	r7, r8
 8000c3c:	3e20      	subs	r6, #32
 8000c3e:	40f7      	lsrs	r7, r6
 8000c40:	46bc      	mov	ip, r7
 8000c42:	2b20      	cmp	r3, #32
 8000c44:	d004      	beq.n	8000c50 <__aeabi_dadd+0x548>
 8000c46:	2640      	movs	r6, #64	; 0x40
 8000c48:	1af3      	subs	r3, r6, r3
 8000c4a:	4646      	mov	r6, r8
 8000c4c:	409e      	lsls	r6, r3
 8000c4e:	4332      	orrs	r2, r6
 8000c50:	0017      	movs	r7, r2
 8000c52:	4663      	mov	r3, ip
 8000c54:	1e7a      	subs	r2, r7, #1
 8000c56:	4197      	sbcs	r7, r2
 8000c58:	431f      	orrs	r7, r3
 8000c5a:	e602      	b.n	8000862 <__aeabi_dadd+0x15a>
 8000c5c:	4d36      	ldr	r5, [pc, #216]	; (8000d38 <__aeabi_dadd+0x630>)
 8000c5e:	42ae      	cmp	r6, r5
 8000c60:	d0ca      	beq.n	8000bf8 <__aeabi_dadd+0x4f0>
 8000c62:	2580      	movs	r5, #128	; 0x80
 8000c64:	042d      	lsls	r5, r5, #16
 8000c66:	425b      	negs	r3, r3
 8000c68:	4329      	orrs	r1, r5
 8000c6a:	e7a6      	b.n	8000bba <__aeabi_dadd+0x4b2>
 8000c6c:	4308      	orrs	r0, r1
 8000c6e:	1e41      	subs	r1, r0, #1
 8000c70:	4188      	sbcs	r0, r1
 8000c72:	e6a6      	b.n	80009c2 <__aeabi_dadd+0x2ba>
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d100      	bne.n	8000c7a <__aeabi_dadd+0x572>
 8000c78:	e648      	b.n	800090c <__aeabi_dadd+0x204>
 8000c7a:	1a87      	subs	r7, r0, r2
 8000c7c:	4643      	mov	r3, r8
 8000c7e:	42b8      	cmp	r0, r7
 8000c80:	41b6      	sbcs	r6, r6
 8000c82:	1acb      	subs	r3, r1, r3
 8000c84:	4276      	negs	r6, r6
 8000c86:	1b9e      	subs	r6, r3, r6
 8000c88:	0233      	lsls	r3, r6, #8
 8000c8a:	d54b      	bpl.n	8000d24 <__aeabi_dadd+0x61c>
 8000c8c:	1a17      	subs	r7, r2, r0
 8000c8e:	4643      	mov	r3, r8
 8000c90:	42ba      	cmp	r2, r7
 8000c92:	4192      	sbcs	r2, r2
 8000c94:	1a59      	subs	r1, r3, r1
 8000c96:	4252      	negs	r2, r2
 8000c98:	1a89      	subs	r1, r1, r2
 8000c9a:	2207      	movs	r2, #7
 8000c9c:	4664      	mov	r4, ip
 8000c9e:	403a      	ands	r2, r7
 8000ca0:	e592      	b.n	80007c8 <__aeabi_dadd+0xc0>
 8000ca2:	4301      	orrs	r1, r0
 8000ca4:	000f      	movs	r7, r1
 8000ca6:	1e79      	subs	r1, r7, #1
 8000ca8:	418f      	sbcs	r7, r1
 8000caa:	e79d      	b.n	8000be8 <__aeabi_dadd+0x4e0>
 8000cac:	001c      	movs	r4, r3
 8000cae:	000f      	movs	r7, r1
 8000cb0:	3c20      	subs	r4, #32
 8000cb2:	40e7      	lsrs	r7, r4
 8000cb4:	2b20      	cmp	r3, #32
 8000cb6:	d003      	beq.n	8000cc0 <__aeabi_dadd+0x5b8>
 8000cb8:	2440      	movs	r4, #64	; 0x40
 8000cba:	1ae3      	subs	r3, r4, r3
 8000cbc:	4099      	lsls	r1, r3
 8000cbe:	4308      	orrs	r0, r1
 8000cc0:	1e41      	subs	r1, r0, #1
 8000cc2:	4188      	sbcs	r0, r1
 8000cc4:	4338      	orrs	r0, r7
 8000cc6:	e67c      	b.n	80009c2 <__aeabi_dadd+0x2ba>
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2400      	movs	r4, #0
 8000ccc:	e625      	b.n	800091a <__aeabi_dadd+0x212>
 8000cce:	1a17      	subs	r7, r2, r0
 8000cd0:	4643      	mov	r3, r8
 8000cd2:	42ba      	cmp	r2, r7
 8000cd4:	4192      	sbcs	r2, r2
 8000cd6:	1a59      	subs	r1, r3, r1
 8000cd8:	4252      	negs	r2, r2
 8000cda:	1a89      	subs	r1, r1, r2
 8000cdc:	4664      	mov	r4, ip
 8000cde:	0035      	movs	r5, r6
 8000ce0:	e543      	b.n	800076a <__aeabi_dadd+0x62>
 8000ce2:	4641      	mov	r1, r8
 8000ce4:	0010      	movs	r0, r2
 8000ce6:	4d14      	ldr	r5, [pc, #80]	; (8000d38 <__aeabi_dadd+0x630>)
 8000ce8:	e610      	b.n	800090c <__aeabi_dadd+0x204>
 8000cea:	2280      	movs	r2, #128	; 0x80
 8000cec:	2400      	movs	r4, #0
 8000cee:	0312      	lsls	r2, r2, #12
 8000cf0:	e680      	b.n	80009f4 <__aeabi_dadd+0x2ec>
 8000cf2:	001d      	movs	r5, r3
 8000cf4:	000f      	movs	r7, r1
 8000cf6:	3d20      	subs	r5, #32
 8000cf8:	40ef      	lsrs	r7, r5
 8000cfa:	46bc      	mov	ip, r7
 8000cfc:	2b20      	cmp	r3, #32
 8000cfe:	d003      	beq.n	8000d08 <__aeabi_dadd+0x600>
 8000d00:	2540      	movs	r5, #64	; 0x40
 8000d02:	1aeb      	subs	r3, r5, r3
 8000d04:	4099      	lsls	r1, r3
 8000d06:	4308      	orrs	r0, r1
 8000d08:	0007      	movs	r7, r0
 8000d0a:	4663      	mov	r3, ip
 8000d0c:	1e78      	subs	r0, r7, #1
 8000d0e:	4187      	sbcs	r7, r0
 8000d10:	431f      	orrs	r7, r3
 8000d12:	e769      	b.n	8000be8 <__aeabi_dadd+0x4e0>
 8000d14:	1887      	adds	r7, r0, r2
 8000d16:	4297      	cmp	r7, r2
 8000d18:	419b      	sbcs	r3, r3
 8000d1a:	4441      	add	r1, r8
 8000d1c:	425b      	negs	r3, r3
 8000d1e:	18c9      	adds	r1, r1, r3
 8000d20:	0035      	movs	r5, r6
 8000d22:	e5a3      	b.n	800086c <__aeabi_dadd+0x164>
 8000d24:	003b      	movs	r3, r7
 8000d26:	4333      	orrs	r3, r6
 8000d28:	d0ce      	beq.n	8000cc8 <__aeabi_dadd+0x5c0>
 8000d2a:	2207      	movs	r2, #7
 8000d2c:	0031      	movs	r1, r6
 8000d2e:	403a      	ands	r2, r7
 8000d30:	e652      	b.n	80009d8 <__aeabi_dadd+0x2d0>
 8000d32:	2300      	movs	r3, #0
 8000d34:	001a      	movs	r2, r3
 8000d36:	e5f4      	b.n	8000922 <__aeabi_dadd+0x21a>
 8000d38:	000007ff 	.word	0x000007ff
 8000d3c:	ff7fffff 	.word	0xff7fffff

08000d40 <__aeabi_ddiv>:
 8000d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d42:	4657      	mov	r7, sl
 8000d44:	46de      	mov	lr, fp
 8000d46:	464e      	mov	r6, r9
 8000d48:	4645      	mov	r5, r8
 8000d4a:	b5e0      	push	{r5, r6, r7, lr}
 8000d4c:	4683      	mov	fp, r0
 8000d4e:	0007      	movs	r7, r0
 8000d50:	030e      	lsls	r6, r1, #12
 8000d52:	0048      	lsls	r0, r1, #1
 8000d54:	b085      	sub	sp, #20
 8000d56:	4692      	mov	sl, r2
 8000d58:	001c      	movs	r4, r3
 8000d5a:	0b36      	lsrs	r6, r6, #12
 8000d5c:	0d40      	lsrs	r0, r0, #21
 8000d5e:	0fcd      	lsrs	r5, r1, #31
 8000d60:	2800      	cmp	r0, #0
 8000d62:	d100      	bne.n	8000d66 <__aeabi_ddiv+0x26>
 8000d64:	e09d      	b.n	8000ea2 <__aeabi_ddiv+0x162>
 8000d66:	4b95      	ldr	r3, [pc, #596]	; (8000fbc <__aeabi_ddiv+0x27c>)
 8000d68:	4298      	cmp	r0, r3
 8000d6a:	d039      	beq.n	8000de0 <__aeabi_ddiv+0xa0>
 8000d6c:	2380      	movs	r3, #128	; 0x80
 8000d6e:	00f6      	lsls	r6, r6, #3
 8000d70:	041b      	lsls	r3, r3, #16
 8000d72:	431e      	orrs	r6, r3
 8000d74:	4a92      	ldr	r2, [pc, #584]	; (8000fc0 <__aeabi_ddiv+0x280>)
 8000d76:	0f7b      	lsrs	r3, r7, #29
 8000d78:	4333      	orrs	r3, r6
 8000d7a:	4699      	mov	r9, r3
 8000d7c:	4694      	mov	ip, r2
 8000d7e:	0003      	movs	r3, r0
 8000d80:	4463      	add	r3, ip
 8000d82:	9300      	str	r3, [sp, #0]
 8000d84:	2300      	movs	r3, #0
 8000d86:	2600      	movs	r6, #0
 8000d88:	00ff      	lsls	r7, r7, #3
 8000d8a:	9302      	str	r3, [sp, #8]
 8000d8c:	0323      	lsls	r3, r4, #12
 8000d8e:	0b1b      	lsrs	r3, r3, #12
 8000d90:	4698      	mov	r8, r3
 8000d92:	0063      	lsls	r3, r4, #1
 8000d94:	0fe4      	lsrs	r4, r4, #31
 8000d96:	4652      	mov	r2, sl
 8000d98:	0d5b      	lsrs	r3, r3, #21
 8000d9a:	9401      	str	r4, [sp, #4]
 8000d9c:	d100      	bne.n	8000da0 <__aeabi_ddiv+0x60>
 8000d9e:	e0b3      	b.n	8000f08 <__aeabi_ddiv+0x1c8>
 8000da0:	4986      	ldr	r1, [pc, #536]	; (8000fbc <__aeabi_ddiv+0x27c>)
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d100      	bne.n	8000da8 <__aeabi_ddiv+0x68>
 8000da6:	e09e      	b.n	8000ee6 <__aeabi_ddiv+0x1a6>
 8000da8:	4642      	mov	r2, r8
 8000daa:	00d1      	lsls	r1, r2, #3
 8000dac:	2280      	movs	r2, #128	; 0x80
 8000dae:	0412      	lsls	r2, r2, #16
 8000db0:	430a      	orrs	r2, r1
 8000db2:	4651      	mov	r1, sl
 8000db4:	0f49      	lsrs	r1, r1, #29
 8000db6:	4311      	orrs	r1, r2
 8000db8:	468b      	mov	fp, r1
 8000dba:	4981      	ldr	r1, [pc, #516]	; (8000fc0 <__aeabi_ddiv+0x280>)
 8000dbc:	4652      	mov	r2, sl
 8000dbe:	468c      	mov	ip, r1
 8000dc0:	9900      	ldr	r1, [sp, #0]
 8000dc2:	4463      	add	r3, ip
 8000dc4:	1acb      	subs	r3, r1, r3
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	00d2      	lsls	r2, r2, #3
 8000dca:	9300      	str	r3, [sp, #0]
 8000dcc:	002b      	movs	r3, r5
 8000dce:	4063      	eors	r3, r4
 8000dd0:	469a      	mov	sl, r3
 8000dd2:	2e0f      	cmp	r6, #15
 8000dd4:	d900      	bls.n	8000dd8 <__aeabi_ddiv+0x98>
 8000dd6:	e105      	b.n	8000fe4 <__aeabi_ddiv+0x2a4>
 8000dd8:	4b7a      	ldr	r3, [pc, #488]	; (8000fc4 <__aeabi_ddiv+0x284>)
 8000dda:	00b6      	lsls	r6, r6, #2
 8000ddc:	599b      	ldr	r3, [r3, r6]
 8000dde:	469f      	mov	pc, r3
 8000de0:	465b      	mov	r3, fp
 8000de2:	4333      	orrs	r3, r6
 8000de4:	4699      	mov	r9, r3
 8000de6:	d000      	beq.n	8000dea <__aeabi_ddiv+0xaa>
 8000de8:	e0b8      	b.n	8000f5c <__aeabi_ddiv+0x21c>
 8000dea:	2302      	movs	r3, #2
 8000dec:	2608      	movs	r6, #8
 8000dee:	2700      	movs	r7, #0
 8000df0:	9000      	str	r0, [sp, #0]
 8000df2:	9302      	str	r3, [sp, #8]
 8000df4:	e7ca      	b.n	8000d8c <__aeabi_ddiv+0x4c>
 8000df6:	46cb      	mov	fp, r9
 8000df8:	003a      	movs	r2, r7
 8000dfa:	9902      	ldr	r1, [sp, #8]
 8000dfc:	9501      	str	r5, [sp, #4]
 8000dfe:	9b01      	ldr	r3, [sp, #4]
 8000e00:	469a      	mov	sl, r3
 8000e02:	2902      	cmp	r1, #2
 8000e04:	d027      	beq.n	8000e56 <__aeabi_ddiv+0x116>
 8000e06:	2903      	cmp	r1, #3
 8000e08:	d100      	bne.n	8000e0c <__aeabi_ddiv+0xcc>
 8000e0a:	e280      	b.n	800130e <__aeabi_ddiv+0x5ce>
 8000e0c:	2901      	cmp	r1, #1
 8000e0e:	d044      	beq.n	8000e9a <__aeabi_ddiv+0x15a>
 8000e10:	496d      	ldr	r1, [pc, #436]	; (8000fc8 <__aeabi_ddiv+0x288>)
 8000e12:	9b00      	ldr	r3, [sp, #0]
 8000e14:	468c      	mov	ip, r1
 8000e16:	4463      	add	r3, ip
 8000e18:	001c      	movs	r4, r3
 8000e1a:	2c00      	cmp	r4, #0
 8000e1c:	dd38      	ble.n	8000e90 <__aeabi_ddiv+0x150>
 8000e1e:	0753      	lsls	r3, r2, #29
 8000e20:	d000      	beq.n	8000e24 <__aeabi_ddiv+0xe4>
 8000e22:	e213      	b.n	800124c <__aeabi_ddiv+0x50c>
 8000e24:	08d2      	lsrs	r2, r2, #3
 8000e26:	465b      	mov	r3, fp
 8000e28:	01db      	lsls	r3, r3, #7
 8000e2a:	d509      	bpl.n	8000e40 <__aeabi_ddiv+0x100>
 8000e2c:	4659      	mov	r1, fp
 8000e2e:	4b67      	ldr	r3, [pc, #412]	; (8000fcc <__aeabi_ddiv+0x28c>)
 8000e30:	4019      	ands	r1, r3
 8000e32:	468b      	mov	fp, r1
 8000e34:	2180      	movs	r1, #128	; 0x80
 8000e36:	00c9      	lsls	r1, r1, #3
 8000e38:	468c      	mov	ip, r1
 8000e3a:	9b00      	ldr	r3, [sp, #0]
 8000e3c:	4463      	add	r3, ip
 8000e3e:	001c      	movs	r4, r3
 8000e40:	4b63      	ldr	r3, [pc, #396]	; (8000fd0 <__aeabi_ddiv+0x290>)
 8000e42:	429c      	cmp	r4, r3
 8000e44:	dc07      	bgt.n	8000e56 <__aeabi_ddiv+0x116>
 8000e46:	465b      	mov	r3, fp
 8000e48:	0564      	lsls	r4, r4, #21
 8000e4a:	075f      	lsls	r7, r3, #29
 8000e4c:	025b      	lsls	r3, r3, #9
 8000e4e:	4317      	orrs	r7, r2
 8000e50:	0b1b      	lsrs	r3, r3, #12
 8000e52:	0d62      	lsrs	r2, r4, #21
 8000e54:	e002      	b.n	8000e5c <__aeabi_ddiv+0x11c>
 8000e56:	2300      	movs	r3, #0
 8000e58:	2700      	movs	r7, #0
 8000e5a:	4a58      	ldr	r2, [pc, #352]	; (8000fbc <__aeabi_ddiv+0x27c>)
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	031b      	lsls	r3, r3, #12
 8000e60:	0b1c      	lsrs	r4, r3, #12
 8000e62:	0d0b      	lsrs	r3, r1, #20
 8000e64:	051b      	lsls	r3, r3, #20
 8000e66:	4323      	orrs	r3, r4
 8000e68:	0514      	lsls	r4, r2, #20
 8000e6a:	4a5a      	ldr	r2, [pc, #360]	; (8000fd4 <__aeabi_ddiv+0x294>)
 8000e6c:	0038      	movs	r0, r7
 8000e6e:	4013      	ands	r3, r2
 8000e70:	431c      	orrs	r4, r3
 8000e72:	4653      	mov	r3, sl
 8000e74:	0064      	lsls	r4, r4, #1
 8000e76:	07db      	lsls	r3, r3, #31
 8000e78:	0864      	lsrs	r4, r4, #1
 8000e7a:	431c      	orrs	r4, r3
 8000e7c:	0021      	movs	r1, r4
 8000e7e:	b005      	add	sp, #20
 8000e80:	bc3c      	pop	{r2, r3, r4, r5}
 8000e82:	4690      	mov	r8, r2
 8000e84:	4699      	mov	r9, r3
 8000e86:	46a2      	mov	sl, r4
 8000e88:	46ab      	mov	fp, r5
 8000e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	4252      	negs	r2, r2
 8000e90:	2301      	movs	r3, #1
 8000e92:	1b1b      	subs	r3, r3, r4
 8000e94:	2b38      	cmp	r3, #56	; 0x38
 8000e96:	dc00      	bgt.n	8000e9a <__aeabi_ddiv+0x15a>
 8000e98:	e1ad      	b.n	80011f6 <__aeabi_ddiv+0x4b6>
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	2700      	movs	r7, #0
 8000ea0:	e7dc      	b.n	8000e5c <__aeabi_ddiv+0x11c>
 8000ea2:	465b      	mov	r3, fp
 8000ea4:	4333      	orrs	r3, r6
 8000ea6:	4699      	mov	r9, r3
 8000ea8:	d05e      	beq.n	8000f68 <__aeabi_ddiv+0x228>
 8000eaa:	2e00      	cmp	r6, #0
 8000eac:	d100      	bne.n	8000eb0 <__aeabi_ddiv+0x170>
 8000eae:	e18a      	b.n	80011c6 <__aeabi_ddiv+0x486>
 8000eb0:	0030      	movs	r0, r6
 8000eb2:	f001 f995 	bl	80021e0 <__clzsi2>
 8000eb6:	0003      	movs	r3, r0
 8000eb8:	3b0b      	subs	r3, #11
 8000eba:	2b1c      	cmp	r3, #28
 8000ebc:	dd00      	ble.n	8000ec0 <__aeabi_ddiv+0x180>
 8000ebe:	e17b      	b.n	80011b8 <__aeabi_ddiv+0x478>
 8000ec0:	221d      	movs	r2, #29
 8000ec2:	1ad3      	subs	r3, r2, r3
 8000ec4:	465a      	mov	r2, fp
 8000ec6:	0001      	movs	r1, r0
 8000ec8:	40da      	lsrs	r2, r3
 8000eca:	3908      	subs	r1, #8
 8000ecc:	408e      	lsls	r6, r1
 8000ece:	0013      	movs	r3, r2
 8000ed0:	465f      	mov	r7, fp
 8000ed2:	4333      	orrs	r3, r6
 8000ed4:	4699      	mov	r9, r3
 8000ed6:	408f      	lsls	r7, r1
 8000ed8:	4b3f      	ldr	r3, [pc, #252]	; (8000fd8 <__aeabi_ddiv+0x298>)
 8000eda:	2600      	movs	r6, #0
 8000edc:	1a1b      	subs	r3, r3, r0
 8000ede:	9300      	str	r3, [sp, #0]
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	9302      	str	r3, [sp, #8]
 8000ee4:	e752      	b.n	8000d8c <__aeabi_ddiv+0x4c>
 8000ee6:	4641      	mov	r1, r8
 8000ee8:	4653      	mov	r3, sl
 8000eea:	430b      	orrs	r3, r1
 8000eec:	493b      	ldr	r1, [pc, #236]	; (8000fdc <__aeabi_ddiv+0x29c>)
 8000eee:	469b      	mov	fp, r3
 8000ef0:	468c      	mov	ip, r1
 8000ef2:	9b00      	ldr	r3, [sp, #0]
 8000ef4:	4463      	add	r3, ip
 8000ef6:	9300      	str	r3, [sp, #0]
 8000ef8:	465b      	mov	r3, fp
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d13b      	bne.n	8000f76 <__aeabi_ddiv+0x236>
 8000efe:	2302      	movs	r3, #2
 8000f00:	2200      	movs	r2, #0
 8000f02:	431e      	orrs	r6, r3
 8000f04:	2102      	movs	r1, #2
 8000f06:	e761      	b.n	8000dcc <__aeabi_ddiv+0x8c>
 8000f08:	4643      	mov	r3, r8
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	469b      	mov	fp, r3
 8000f0e:	d037      	beq.n	8000f80 <__aeabi_ddiv+0x240>
 8000f10:	4643      	mov	r3, r8
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d100      	bne.n	8000f18 <__aeabi_ddiv+0x1d8>
 8000f16:	e162      	b.n	80011de <__aeabi_ddiv+0x49e>
 8000f18:	4640      	mov	r0, r8
 8000f1a:	f001 f961 	bl	80021e0 <__clzsi2>
 8000f1e:	0003      	movs	r3, r0
 8000f20:	3b0b      	subs	r3, #11
 8000f22:	2b1c      	cmp	r3, #28
 8000f24:	dd00      	ble.n	8000f28 <__aeabi_ddiv+0x1e8>
 8000f26:	e153      	b.n	80011d0 <__aeabi_ddiv+0x490>
 8000f28:	0002      	movs	r2, r0
 8000f2a:	4641      	mov	r1, r8
 8000f2c:	3a08      	subs	r2, #8
 8000f2e:	4091      	lsls	r1, r2
 8000f30:	4688      	mov	r8, r1
 8000f32:	211d      	movs	r1, #29
 8000f34:	1acb      	subs	r3, r1, r3
 8000f36:	4651      	mov	r1, sl
 8000f38:	40d9      	lsrs	r1, r3
 8000f3a:	000b      	movs	r3, r1
 8000f3c:	4641      	mov	r1, r8
 8000f3e:	430b      	orrs	r3, r1
 8000f40:	469b      	mov	fp, r3
 8000f42:	4653      	mov	r3, sl
 8000f44:	4093      	lsls	r3, r2
 8000f46:	001a      	movs	r2, r3
 8000f48:	9b00      	ldr	r3, [sp, #0]
 8000f4a:	4925      	ldr	r1, [pc, #148]	; (8000fe0 <__aeabi_ddiv+0x2a0>)
 8000f4c:	469c      	mov	ip, r3
 8000f4e:	4460      	add	r0, ip
 8000f50:	0003      	movs	r3, r0
 8000f52:	468c      	mov	ip, r1
 8000f54:	4463      	add	r3, ip
 8000f56:	9300      	str	r3, [sp, #0]
 8000f58:	2100      	movs	r1, #0
 8000f5a:	e737      	b.n	8000dcc <__aeabi_ddiv+0x8c>
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	46b1      	mov	r9, r6
 8000f60:	9000      	str	r0, [sp, #0]
 8000f62:	260c      	movs	r6, #12
 8000f64:	9302      	str	r3, [sp, #8]
 8000f66:	e711      	b.n	8000d8c <__aeabi_ddiv+0x4c>
 8000f68:	2300      	movs	r3, #0
 8000f6a:	9300      	str	r3, [sp, #0]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	2604      	movs	r6, #4
 8000f70:	2700      	movs	r7, #0
 8000f72:	9302      	str	r3, [sp, #8]
 8000f74:	e70a      	b.n	8000d8c <__aeabi_ddiv+0x4c>
 8000f76:	2303      	movs	r3, #3
 8000f78:	46c3      	mov	fp, r8
 8000f7a:	431e      	orrs	r6, r3
 8000f7c:	2103      	movs	r1, #3
 8000f7e:	e725      	b.n	8000dcc <__aeabi_ddiv+0x8c>
 8000f80:	3301      	adds	r3, #1
 8000f82:	431e      	orrs	r6, r3
 8000f84:	2200      	movs	r2, #0
 8000f86:	2101      	movs	r1, #1
 8000f88:	e720      	b.n	8000dcc <__aeabi_ddiv+0x8c>
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	469a      	mov	sl, r3
 8000f8e:	2380      	movs	r3, #128	; 0x80
 8000f90:	2700      	movs	r7, #0
 8000f92:	031b      	lsls	r3, r3, #12
 8000f94:	4a09      	ldr	r2, [pc, #36]	; (8000fbc <__aeabi_ddiv+0x27c>)
 8000f96:	e761      	b.n	8000e5c <__aeabi_ddiv+0x11c>
 8000f98:	2380      	movs	r3, #128	; 0x80
 8000f9a:	4649      	mov	r1, r9
 8000f9c:	031b      	lsls	r3, r3, #12
 8000f9e:	4219      	tst	r1, r3
 8000fa0:	d100      	bne.n	8000fa4 <__aeabi_ddiv+0x264>
 8000fa2:	e0e2      	b.n	800116a <__aeabi_ddiv+0x42a>
 8000fa4:	4659      	mov	r1, fp
 8000fa6:	4219      	tst	r1, r3
 8000fa8:	d000      	beq.n	8000fac <__aeabi_ddiv+0x26c>
 8000faa:	e0de      	b.n	800116a <__aeabi_ddiv+0x42a>
 8000fac:	430b      	orrs	r3, r1
 8000fae:	031b      	lsls	r3, r3, #12
 8000fb0:	0017      	movs	r7, r2
 8000fb2:	0b1b      	lsrs	r3, r3, #12
 8000fb4:	46a2      	mov	sl, r4
 8000fb6:	4a01      	ldr	r2, [pc, #4]	; (8000fbc <__aeabi_ddiv+0x27c>)
 8000fb8:	e750      	b.n	8000e5c <__aeabi_ddiv+0x11c>
 8000fba:	46c0      	nop			; (mov r8, r8)
 8000fbc:	000007ff 	.word	0x000007ff
 8000fc0:	fffffc01 	.word	0xfffffc01
 8000fc4:	080073e4 	.word	0x080073e4
 8000fc8:	000003ff 	.word	0x000003ff
 8000fcc:	feffffff 	.word	0xfeffffff
 8000fd0:	000007fe 	.word	0x000007fe
 8000fd4:	800fffff 	.word	0x800fffff
 8000fd8:	fffffc0d 	.word	0xfffffc0d
 8000fdc:	fffff801 	.word	0xfffff801
 8000fe0:	000003f3 	.word	0x000003f3
 8000fe4:	45d9      	cmp	r9, fp
 8000fe6:	d900      	bls.n	8000fea <__aeabi_ddiv+0x2aa>
 8000fe8:	e0cb      	b.n	8001182 <__aeabi_ddiv+0x442>
 8000fea:	d100      	bne.n	8000fee <__aeabi_ddiv+0x2ae>
 8000fec:	e0c6      	b.n	800117c <__aeabi_ddiv+0x43c>
 8000fee:	003c      	movs	r4, r7
 8000ff0:	4648      	mov	r0, r9
 8000ff2:	2700      	movs	r7, #0
 8000ff4:	9b00      	ldr	r3, [sp, #0]
 8000ff6:	3b01      	subs	r3, #1
 8000ff8:	9300      	str	r3, [sp, #0]
 8000ffa:	465b      	mov	r3, fp
 8000ffc:	0e16      	lsrs	r6, r2, #24
 8000ffe:	021b      	lsls	r3, r3, #8
 8001000:	431e      	orrs	r6, r3
 8001002:	0213      	lsls	r3, r2, #8
 8001004:	4698      	mov	r8, r3
 8001006:	0433      	lsls	r3, r6, #16
 8001008:	0c1b      	lsrs	r3, r3, #16
 800100a:	4699      	mov	r9, r3
 800100c:	0c31      	lsrs	r1, r6, #16
 800100e:	9101      	str	r1, [sp, #4]
 8001010:	f7ff f900 	bl	8000214 <__aeabi_uidivmod>
 8001014:	464a      	mov	r2, r9
 8001016:	4342      	muls	r2, r0
 8001018:	040b      	lsls	r3, r1, #16
 800101a:	0c21      	lsrs	r1, r4, #16
 800101c:	0005      	movs	r5, r0
 800101e:	4319      	orrs	r1, r3
 8001020:	428a      	cmp	r2, r1
 8001022:	d907      	bls.n	8001034 <__aeabi_ddiv+0x2f4>
 8001024:	1989      	adds	r1, r1, r6
 8001026:	3d01      	subs	r5, #1
 8001028:	428e      	cmp	r6, r1
 800102a:	d803      	bhi.n	8001034 <__aeabi_ddiv+0x2f4>
 800102c:	428a      	cmp	r2, r1
 800102e:	d901      	bls.n	8001034 <__aeabi_ddiv+0x2f4>
 8001030:	1e85      	subs	r5, r0, #2
 8001032:	1989      	adds	r1, r1, r6
 8001034:	1a88      	subs	r0, r1, r2
 8001036:	9901      	ldr	r1, [sp, #4]
 8001038:	f7ff f8ec 	bl	8000214 <__aeabi_uidivmod>
 800103c:	0409      	lsls	r1, r1, #16
 800103e:	468c      	mov	ip, r1
 8001040:	464a      	mov	r2, r9
 8001042:	0421      	lsls	r1, r4, #16
 8001044:	4664      	mov	r4, ip
 8001046:	4342      	muls	r2, r0
 8001048:	0c09      	lsrs	r1, r1, #16
 800104a:	0003      	movs	r3, r0
 800104c:	4321      	orrs	r1, r4
 800104e:	428a      	cmp	r2, r1
 8001050:	d904      	bls.n	800105c <__aeabi_ddiv+0x31c>
 8001052:	1989      	adds	r1, r1, r6
 8001054:	3b01      	subs	r3, #1
 8001056:	428e      	cmp	r6, r1
 8001058:	d800      	bhi.n	800105c <__aeabi_ddiv+0x31c>
 800105a:	e0f1      	b.n	8001240 <__aeabi_ddiv+0x500>
 800105c:	042d      	lsls	r5, r5, #16
 800105e:	431d      	orrs	r5, r3
 8001060:	46ab      	mov	fp, r5
 8001062:	4643      	mov	r3, r8
 8001064:	1a89      	subs	r1, r1, r2
 8001066:	4642      	mov	r2, r8
 8001068:	0c28      	lsrs	r0, r5, #16
 800106a:	0412      	lsls	r2, r2, #16
 800106c:	0c1d      	lsrs	r5, r3, #16
 800106e:	465b      	mov	r3, fp
 8001070:	0c14      	lsrs	r4, r2, #16
 8001072:	0022      	movs	r2, r4
 8001074:	041b      	lsls	r3, r3, #16
 8001076:	0c1b      	lsrs	r3, r3, #16
 8001078:	435a      	muls	r2, r3
 800107a:	9403      	str	r4, [sp, #12]
 800107c:	436b      	muls	r3, r5
 800107e:	4344      	muls	r4, r0
 8001080:	9502      	str	r5, [sp, #8]
 8001082:	4368      	muls	r0, r5
 8001084:	191b      	adds	r3, r3, r4
 8001086:	0c15      	lsrs	r5, r2, #16
 8001088:	18eb      	adds	r3, r5, r3
 800108a:	429c      	cmp	r4, r3
 800108c:	d903      	bls.n	8001096 <__aeabi_ddiv+0x356>
 800108e:	2480      	movs	r4, #128	; 0x80
 8001090:	0264      	lsls	r4, r4, #9
 8001092:	46a4      	mov	ip, r4
 8001094:	4460      	add	r0, ip
 8001096:	0c1c      	lsrs	r4, r3, #16
 8001098:	0415      	lsls	r5, r2, #16
 800109a:	041b      	lsls	r3, r3, #16
 800109c:	0c2d      	lsrs	r5, r5, #16
 800109e:	1820      	adds	r0, r4, r0
 80010a0:	195d      	adds	r5, r3, r5
 80010a2:	4281      	cmp	r1, r0
 80010a4:	d377      	bcc.n	8001196 <__aeabi_ddiv+0x456>
 80010a6:	d073      	beq.n	8001190 <__aeabi_ddiv+0x450>
 80010a8:	1a0c      	subs	r4, r1, r0
 80010aa:	4aa2      	ldr	r2, [pc, #648]	; (8001334 <__aeabi_ddiv+0x5f4>)
 80010ac:	1b7d      	subs	r5, r7, r5
 80010ae:	42af      	cmp	r7, r5
 80010b0:	41bf      	sbcs	r7, r7
 80010b2:	4694      	mov	ip, r2
 80010b4:	9b00      	ldr	r3, [sp, #0]
 80010b6:	427f      	negs	r7, r7
 80010b8:	4463      	add	r3, ip
 80010ba:	1be0      	subs	r0, r4, r7
 80010bc:	001c      	movs	r4, r3
 80010be:	4286      	cmp	r6, r0
 80010c0:	d100      	bne.n	80010c4 <__aeabi_ddiv+0x384>
 80010c2:	e0db      	b.n	800127c <__aeabi_ddiv+0x53c>
 80010c4:	9901      	ldr	r1, [sp, #4]
 80010c6:	f7ff f8a5 	bl	8000214 <__aeabi_uidivmod>
 80010ca:	464a      	mov	r2, r9
 80010cc:	4342      	muls	r2, r0
 80010ce:	040b      	lsls	r3, r1, #16
 80010d0:	0c29      	lsrs	r1, r5, #16
 80010d2:	0007      	movs	r7, r0
 80010d4:	4319      	orrs	r1, r3
 80010d6:	428a      	cmp	r2, r1
 80010d8:	d907      	bls.n	80010ea <__aeabi_ddiv+0x3aa>
 80010da:	1989      	adds	r1, r1, r6
 80010dc:	3f01      	subs	r7, #1
 80010de:	428e      	cmp	r6, r1
 80010e0:	d803      	bhi.n	80010ea <__aeabi_ddiv+0x3aa>
 80010e2:	428a      	cmp	r2, r1
 80010e4:	d901      	bls.n	80010ea <__aeabi_ddiv+0x3aa>
 80010e6:	1e87      	subs	r7, r0, #2
 80010e8:	1989      	adds	r1, r1, r6
 80010ea:	1a88      	subs	r0, r1, r2
 80010ec:	9901      	ldr	r1, [sp, #4]
 80010ee:	f7ff f891 	bl	8000214 <__aeabi_uidivmod>
 80010f2:	0409      	lsls	r1, r1, #16
 80010f4:	464a      	mov	r2, r9
 80010f6:	4689      	mov	r9, r1
 80010f8:	0429      	lsls	r1, r5, #16
 80010fa:	464d      	mov	r5, r9
 80010fc:	4342      	muls	r2, r0
 80010fe:	0c09      	lsrs	r1, r1, #16
 8001100:	0003      	movs	r3, r0
 8001102:	4329      	orrs	r1, r5
 8001104:	428a      	cmp	r2, r1
 8001106:	d907      	bls.n	8001118 <__aeabi_ddiv+0x3d8>
 8001108:	1989      	adds	r1, r1, r6
 800110a:	3b01      	subs	r3, #1
 800110c:	428e      	cmp	r6, r1
 800110e:	d803      	bhi.n	8001118 <__aeabi_ddiv+0x3d8>
 8001110:	428a      	cmp	r2, r1
 8001112:	d901      	bls.n	8001118 <__aeabi_ddiv+0x3d8>
 8001114:	1e83      	subs	r3, r0, #2
 8001116:	1989      	adds	r1, r1, r6
 8001118:	043f      	lsls	r7, r7, #16
 800111a:	1a89      	subs	r1, r1, r2
 800111c:	003a      	movs	r2, r7
 800111e:	9f03      	ldr	r7, [sp, #12]
 8001120:	431a      	orrs	r2, r3
 8001122:	0038      	movs	r0, r7
 8001124:	0413      	lsls	r3, r2, #16
 8001126:	0c1b      	lsrs	r3, r3, #16
 8001128:	4358      	muls	r0, r3
 800112a:	4681      	mov	r9, r0
 800112c:	9802      	ldr	r0, [sp, #8]
 800112e:	0c15      	lsrs	r5, r2, #16
 8001130:	436f      	muls	r7, r5
 8001132:	4343      	muls	r3, r0
 8001134:	4345      	muls	r5, r0
 8001136:	4648      	mov	r0, r9
 8001138:	0c00      	lsrs	r0, r0, #16
 800113a:	4684      	mov	ip, r0
 800113c:	19db      	adds	r3, r3, r7
 800113e:	4463      	add	r3, ip
 8001140:	429f      	cmp	r7, r3
 8001142:	d903      	bls.n	800114c <__aeabi_ddiv+0x40c>
 8001144:	2080      	movs	r0, #128	; 0x80
 8001146:	0240      	lsls	r0, r0, #9
 8001148:	4684      	mov	ip, r0
 800114a:	4465      	add	r5, ip
 800114c:	4648      	mov	r0, r9
 800114e:	0c1f      	lsrs	r7, r3, #16
 8001150:	0400      	lsls	r0, r0, #16
 8001152:	041b      	lsls	r3, r3, #16
 8001154:	0c00      	lsrs	r0, r0, #16
 8001156:	197d      	adds	r5, r7, r5
 8001158:	1818      	adds	r0, r3, r0
 800115a:	42a9      	cmp	r1, r5
 800115c:	d200      	bcs.n	8001160 <__aeabi_ddiv+0x420>
 800115e:	e084      	b.n	800126a <__aeabi_ddiv+0x52a>
 8001160:	d100      	bne.n	8001164 <__aeabi_ddiv+0x424>
 8001162:	e07f      	b.n	8001264 <__aeabi_ddiv+0x524>
 8001164:	2301      	movs	r3, #1
 8001166:	431a      	orrs	r2, r3
 8001168:	e657      	b.n	8000e1a <__aeabi_ddiv+0xda>
 800116a:	2380      	movs	r3, #128	; 0x80
 800116c:	464a      	mov	r2, r9
 800116e:	031b      	lsls	r3, r3, #12
 8001170:	4313      	orrs	r3, r2
 8001172:	031b      	lsls	r3, r3, #12
 8001174:	0b1b      	lsrs	r3, r3, #12
 8001176:	46aa      	mov	sl, r5
 8001178:	4a6f      	ldr	r2, [pc, #444]	; (8001338 <__aeabi_ddiv+0x5f8>)
 800117a:	e66f      	b.n	8000e5c <__aeabi_ddiv+0x11c>
 800117c:	42ba      	cmp	r2, r7
 800117e:	d900      	bls.n	8001182 <__aeabi_ddiv+0x442>
 8001180:	e735      	b.n	8000fee <__aeabi_ddiv+0x2ae>
 8001182:	464b      	mov	r3, r9
 8001184:	07dc      	lsls	r4, r3, #31
 8001186:	0858      	lsrs	r0, r3, #1
 8001188:	087b      	lsrs	r3, r7, #1
 800118a:	431c      	orrs	r4, r3
 800118c:	07ff      	lsls	r7, r7, #31
 800118e:	e734      	b.n	8000ffa <__aeabi_ddiv+0x2ba>
 8001190:	2400      	movs	r4, #0
 8001192:	42af      	cmp	r7, r5
 8001194:	d289      	bcs.n	80010aa <__aeabi_ddiv+0x36a>
 8001196:	4447      	add	r7, r8
 8001198:	4547      	cmp	r7, r8
 800119a:	41a4      	sbcs	r4, r4
 800119c:	465b      	mov	r3, fp
 800119e:	4264      	negs	r4, r4
 80011a0:	19a4      	adds	r4, r4, r6
 80011a2:	1864      	adds	r4, r4, r1
 80011a4:	3b01      	subs	r3, #1
 80011a6:	42a6      	cmp	r6, r4
 80011a8:	d21e      	bcs.n	80011e8 <__aeabi_ddiv+0x4a8>
 80011aa:	42a0      	cmp	r0, r4
 80011ac:	d86d      	bhi.n	800128a <__aeabi_ddiv+0x54a>
 80011ae:	d100      	bne.n	80011b2 <__aeabi_ddiv+0x472>
 80011b0:	e0b6      	b.n	8001320 <__aeabi_ddiv+0x5e0>
 80011b2:	1a24      	subs	r4, r4, r0
 80011b4:	469b      	mov	fp, r3
 80011b6:	e778      	b.n	80010aa <__aeabi_ddiv+0x36a>
 80011b8:	0003      	movs	r3, r0
 80011ba:	465a      	mov	r2, fp
 80011bc:	3b28      	subs	r3, #40	; 0x28
 80011be:	409a      	lsls	r2, r3
 80011c0:	2700      	movs	r7, #0
 80011c2:	4691      	mov	r9, r2
 80011c4:	e688      	b.n	8000ed8 <__aeabi_ddiv+0x198>
 80011c6:	4658      	mov	r0, fp
 80011c8:	f001 f80a 	bl	80021e0 <__clzsi2>
 80011cc:	3020      	adds	r0, #32
 80011ce:	e672      	b.n	8000eb6 <__aeabi_ddiv+0x176>
 80011d0:	0003      	movs	r3, r0
 80011d2:	4652      	mov	r2, sl
 80011d4:	3b28      	subs	r3, #40	; 0x28
 80011d6:	409a      	lsls	r2, r3
 80011d8:	4693      	mov	fp, r2
 80011da:	2200      	movs	r2, #0
 80011dc:	e6b4      	b.n	8000f48 <__aeabi_ddiv+0x208>
 80011de:	4650      	mov	r0, sl
 80011e0:	f000 fffe 	bl	80021e0 <__clzsi2>
 80011e4:	3020      	adds	r0, #32
 80011e6:	e69a      	b.n	8000f1e <__aeabi_ddiv+0x1de>
 80011e8:	42a6      	cmp	r6, r4
 80011ea:	d1e2      	bne.n	80011b2 <__aeabi_ddiv+0x472>
 80011ec:	45b8      	cmp	r8, r7
 80011ee:	d9dc      	bls.n	80011aa <__aeabi_ddiv+0x46a>
 80011f0:	1a34      	subs	r4, r6, r0
 80011f2:	469b      	mov	fp, r3
 80011f4:	e759      	b.n	80010aa <__aeabi_ddiv+0x36a>
 80011f6:	2b1f      	cmp	r3, #31
 80011f8:	dc65      	bgt.n	80012c6 <__aeabi_ddiv+0x586>
 80011fa:	4c50      	ldr	r4, [pc, #320]	; (800133c <__aeabi_ddiv+0x5fc>)
 80011fc:	9900      	ldr	r1, [sp, #0]
 80011fe:	46a4      	mov	ip, r4
 8001200:	465c      	mov	r4, fp
 8001202:	4461      	add	r1, ip
 8001204:	0008      	movs	r0, r1
 8001206:	408c      	lsls	r4, r1
 8001208:	0011      	movs	r1, r2
 800120a:	4082      	lsls	r2, r0
 800120c:	40d9      	lsrs	r1, r3
 800120e:	1e50      	subs	r0, r2, #1
 8001210:	4182      	sbcs	r2, r0
 8001212:	430c      	orrs	r4, r1
 8001214:	4314      	orrs	r4, r2
 8001216:	465a      	mov	r2, fp
 8001218:	40da      	lsrs	r2, r3
 800121a:	0013      	movs	r3, r2
 800121c:	0762      	lsls	r2, r4, #29
 800121e:	d009      	beq.n	8001234 <__aeabi_ddiv+0x4f4>
 8001220:	220f      	movs	r2, #15
 8001222:	4022      	ands	r2, r4
 8001224:	2a04      	cmp	r2, #4
 8001226:	d005      	beq.n	8001234 <__aeabi_ddiv+0x4f4>
 8001228:	0022      	movs	r2, r4
 800122a:	1d14      	adds	r4, r2, #4
 800122c:	4294      	cmp	r4, r2
 800122e:	4189      	sbcs	r1, r1
 8001230:	4249      	negs	r1, r1
 8001232:	185b      	adds	r3, r3, r1
 8001234:	021a      	lsls	r2, r3, #8
 8001236:	d562      	bpl.n	80012fe <__aeabi_ddiv+0x5be>
 8001238:	2201      	movs	r2, #1
 800123a:	2300      	movs	r3, #0
 800123c:	2700      	movs	r7, #0
 800123e:	e60d      	b.n	8000e5c <__aeabi_ddiv+0x11c>
 8001240:	428a      	cmp	r2, r1
 8001242:	d800      	bhi.n	8001246 <__aeabi_ddiv+0x506>
 8001244:	e70a      	b.n	800105c <__aeabi_ddiv+0x31c>
 8001246:	1e83      	subs	r3, r0, #2
 8001248:	1989      	adds	r1, r1, r6
 800124a:	e707      	b.n	800105c <__aeabi_ddiv+0x31c>
 800124c:	230f      	movs	r3, #15
 800124e:	4013      	ands	r3, r2
 8001250:	2b04      	cmp	r3, #4
 8001252:	d100      	bne.n	8001256 <__aeabi_ddiv+0x516>
 8001254:	e5e6      	b.n	8000e24 <__aeabi_ddiv+0xe4>
 8001256:	1d17      	adds	r7, r2, #4
 8001258:	4297      	cmp	r7, r2
 800125a:	4192      	sbcs	r2, r2
 800125c:	4253      	negs	r3, r2
 800125e:	449b      	add	fp, r3
 8001260:	08fa      	lsrs	r2, r7, #3
 8001262:	e5e0      	b.n	8000e26 <__aeabi_ddiv+0xe6>
 8001264:	2800      	cmp	r0, #0
 8001266:	d100      	bne.n	800126a <__aeabi_ddiv+0x52a>
 8001268:	e5d7      	b.n	8000e1a <__aeabi_ddiv+0xda>
 800126a:	1871      	adds	r1, r6, r1
 800126c:	1e53      	subs	r3, r2, #1
 800126e:	42b1      	cmp	r1, r6
 8001270:	d327      	bcc.n	80012c2 <__aeabi_ddiv+0x582>
 8001272:	42a9      	cmp	r1, r5
 8001274:	d315      	bcc.n	80012a2 <__aeabi_ddiv+0x562>
 8001276:	d058      	beq.n	800132a <__aeabi_ddiv+0x5ea>
 8001278:	001a      	movs	r2, r3
 800127a:	e773      	b.n	8001164 <__aeabi_ddiv+0x424>
 800127c:	2b00      	cmp	r3, #0
 800127e:	dc00      	bgt.n	8001282 <__aeabi_ddiv+0x542>
 8001280:	e604      	b.n	8000e8c <__aeabi_ddiv+0x14c>
 8001282:	2301      	movs	r3, #1
 8001284:	2200      	movs	r2, #0
 8001286:	449b      	add	fp, r3
 8001288:	e5cd      	b.n	8000e26 <__aeabi_ddiv+0xe6>
 800128a:	2302      	movs	r3, #2
 800128c:	4447      	add	r7, r8
 800128e:	4547      	cmp	r7, r8
 8001290:	4189      	sbcs	r1, r1
 8001292:	425b      	negs	r3, r3
 8001294:	469c      	mov	ip, r3
 8001296:	4249      	negs	r1, r1
 8001298:	1989      	adds	r1, r1, r6
 800129a:	190c      	adds	r4, r1, r4
 800129c:	44e3      	add	fp, ip
 800129e:	1a24      	subs	r4, r4, r0
 80012a0:	e703      	b.n	80010aa <__aeabi_ddiv+0x36a>
 80012a2:	4643      	mov	r3, r8
 80012a4:	005f      	lsls	r7, r3, #1
 80012a6:	4547      	cmp	r7, r8
 80012a8:	419b      	sbcs	r3, r3
 80012aa:	46b8      	mov	r8, r7
 80012ac:	425b      	negs	r3, r3
 80012ae:	199e      	adds	r6, r3, r6
 80012b0:	3a02      	subs	r2, #2
 80012b2:	1989      	adds	r1, r1, r6
 80012b4:	42a9      	cmp	r1, r5
 80012b6:	d000      	beq.n	80012ba <__aeabi_ddiv+0x57a>
 80012b8:	e754      	b.n	8001164 <__aeabi_ddiv+0x424>
 80012ba:	4540      	cmp	r0, r8
 80012bc:	d000      	beq.n	80012c0 <__aeabi_ddiv+0x580>
 80012be:	e751      	b.n	8001164 <__aeabi_ddiv+0x424>
 80012c0:	e5ab      	b.n	8000e1a <__aeabi_ddiv+0xda>
 80012c2:	001a      	movs	r2, r3
 80012c4:	e7f6      	b.n	80012b4 <__aeabi_ddiv+0x574>
 80012c6:	211f      	movs	r1, #31
 80012c8:	465f      	mov	r7, fp
 80012ca:	4249      	negs	r1, r1
 80012cc:	1b0c      	subs	r4, r1, r4
 80012ce:	40e7      	lsrs	r7, r4
 80012d0:	2b20      	cmp	r3, #32
 80012d2:	d007      	beq.n	80012e4 <__aeabi_ddiv+0x5a4>
 80012d4:	491a      	ldr	r1, [pc, #104]	; (8001340 <__aeabi_ddiv+0x600>)
 80012d6:	9b00      	ldr	r3, [sp, #0]
 80012d8:	468c      	mov	ip, r1
 80012da:	4463      	add	r3, ip
 80012dc:	0018      	movs	r0, r3
 80012de:	465b      	mov	r3, fp
 80012e0:	4083      	lsls	r3, r0
 80012e2:	431a      	orrs	r2, r3
 80012e4:	1e50      	subs	r0, r2, #1
 80012e6:	4182      	sbcs	r2, r0
 80012e8:	433a      	orrs	r2, r7
 80012ea:	2707      	movs	r7, #7
 80012ec:	2300      	movs	r3, #0
 80012ee:	4017      	ands	r7, r2
 80012f0:	d009      	beq.n	8001306 <__aeabi_ddiv+0x5c6>
 80012f2:	210f      	movs	r1, #15
 80012f4:	2300      	movs	r3, #0
 80012f6:	4011      	ands	r1, r2
 80012f8:	0014      	movs	r4, r2
 80012fa:	2904      	cmp	r1, #4
 80012fc:	d195      	bne.n	800122a <__aeabi_ddiv+0x4ea>
 80012fe:	0022      	movs	r2, r4
 8001300:	075f      	lsls	r7, r3, #29
 8001302:	025b      	lsls	r3, r3, #9
 8001304:	0b1b      	lsrs	r3, r3, #12
 8001306:	08d2      	lsrs	r2, r2, #3
 8001308:	4317      	orrs	r7, r2
 800130a:	2200      	movs	r2, #0
 800130c:	e5a6      	b.n	8000e5c <__aeabi_ddiv+0x11c>
 800130e:	2380      	movs	r3, #128	; 0x80
 8001310:	4659      	mov	r1, fp
 8001312:	031b      	lsls	r3, r3, #12
 8001314:	430b      	orrs	r3, r1
 8001316:	031b      	lsls	r3, r3, #12
 8001318:	0017      	movs	r7, r2
 800131a:	0b1b      	lsrs	r3, r3, #12
 800131c:	4a06      	ldr	r2, [pc, #24]	; (8001338 <__aeabi_ddiv+0x5f8>)
 800131e:	e59d      	b.n	8000e5c <__aeabi_ddiv+0x11c>
 8001320:	42bd      	cmp	r5, r7
 8001322:	d8b2      	bhi.n	800128a <__aeabi_ddiv+0x54a>
 8001324:	469b      	mov	fp, r3
 8001326:	2400      	movs	r4, #0
 8001328:	e6bf      	b.n	80010aa <__aeabi_ddiv+0x36a>
 800132a:	4580      	cmp	r8, r0
 800132c:	d3b9      	bcc.n	80012a2 <__aeabi_ddiv+0x562>
 800132e:	001a      	movs	r2, r3
 8001330:	e7c3      	b.n	80012ba <__aeabi_ddiv+0x57a>
 8001332:	46c0      	nop			; (mov r8, r8)
 8001334:	000003ff 	.word	0x000003ff
 8001338:	000007ff 	.word	0x000007ff
 800133c:	0000041e 	.word	0x0000041e
 8001340:	0000043e 	.word	0x0000043e

08001344 <__eqdf2>:
 8001344:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001346:	464f      	mov	r7, r9
 8001348:	4646      	mov	r6, r8
 800134a:	46d6      	mov	lr, sl
 800134c:	4684      	mov	ip, r0
 800134e:	b5c0      	push	{r6, r7, lr}
 8001350:	4680      	mov	r8, r0
 8001352:	4e19      	ldr	r6, [pc, #100]	; (80013b8 <__eqdf2+0x74>)
 8001354:	0318      	lsls	r0, r3, #12
 8001356:	030f      	lsls	r7, r1, #12
 8001358:	004d      	lsls	r5, r1, #1
 800135a:	0b00      	lsrs	r0, r0, #12
 800135c:	005c      	lsls	r4, r3, #1
 800135e:	4682      	mov	sl, r0
 8001360:	0b3f      	lsrs	r7, r7, #12
 8001362:	0d6d      	lsrs	r5, r5, #21
 8001364:	0fc9      	lsrs	r1, r1, #31
 8001366:	4691      	mov	r9, r2
 8001368:	0d64      	lsrs	r4, r4, #21
 800136a:	0fdb      	lsrs	r3, r3, #31
 800136c:	2001      	movs	r0, #1
 800136e:	42b5      	cmp	r5, r6
 8001370:	d00a      	beq.n	8001388 <__eqdf2+0x44>
 8001372:	42b4      	cmp	r4, r6
 8001374:	d003      	beq.n	800137e <__eqdf2+0x3a>
 8001376:	42a5      	cmp	r5, r4
 8001378:	d101      	bne.n	800137e <__eqdf2+0x3a>
 800137a:	4557      	cmp	r7, sl
 800137c:	d00c      	beq.n	8001398 <__eqdf2+0x54>
 800137e:	bc1c      	pop	{r2, r3, r4}
 8001380:	4690      	mov	r8, r2
 8001382:	4699      	mov	r9, r3
 8001384:	46a2      	mov	sl, r4
 8001386:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001388:	4666      	mov	r6, ip
 800138a:	433e      	orrs	r6, r7
 800138c:	d1f7      	bne.n	800137e <__eqdf2+0x3a>
 800138e:	42ac      	cmp	r4, r5
 8001390:	d1f5      	bne.n	800137e <__eqdf2+0x3a>
 8001392:	4654      	mov	r4, sl
 8001394:	4314      	orrs	r4, r2
 8001396:	d1f2      	bne.n	800137e <__eqdf2+0x3a>
 8001398:	2001      	movs	r0, #1
 800139a:	45c8      	cmp	r8, r9
 800139c:	d1ef      	bne.n	800137e <__eqdf2+0x3a>
 800139e:	4299      	cmp	r1, r3
 80013a0:	d007      	beq.n	80013b2 <__eqdf2+0x6e>
 80013a2:	2d00      	cmp	r5, #0
 80013a4:	d1eb      	bne.n	800137e <__eqdf2+0x3a>
 80013a6:	4663      	mov	r3, ip
 80013a8:	431f      	orrs	r7, r3
 80013aa:	0038      	movs	r0, r7
 80013ac:	1e47      	subs	r7, r0, #1
 80013ae:	41b8      	sbcs	r0, r7
 80013b0:	e7e5      	b.n	800137e <__eqdf2+0x3a>
 80013b2:	2000      	movs	r0, #0
 80013b4:	e7e3      	b.n	800137e <__eqdf2+0x3a>
 80013b6:	46c0      	nop			; (mov r8, r8)
 80013b8:	000007ff 	.word	0x000007ff

080013bc <__gedf2>:
 80013bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013be:	464f      	mov	r7, r9
 80013c0:	4646      	mov	r6, r8
 80013c2:	46d6      	mov	lr, sl
 80013c4:	004d      	lsls	r5, r1, #1
 80013c6:	b5c0      	push	{r6, r7, lr}
 80013c8:	030e      	lsls	r6, r1, #12
 80013ca:	0fc9      	lsrs	r1, r1, #31
 80013cc:	468a      	mov	sl, r1
 80013ce:	492c      	ldr	r1, [pc, #176]	; (8001480 <__gedf2+0xc4>)
 80013d0:	031f      	lsls	r7, r3, #12
 80013d2:	005c      	lsls	r4, r3, #1
 80013d4:	4680      	mov	r8, r0
 80013d6:	0b36      	lsrs	r6, r6, #12
 80013d8:	0d6d      	lsrs	r5, r5, #21
 80013da:	4691      	mov	r9, r2
 80013dc:	0b3f      	lsrs	r7, r7, #12
 80013de:	0d64      	lsrs	r4, r4, #21
 80013e0:	0fdb      	lsrs	r3, r3, #31
 80013e2:	428d      	cmp	r5, r1
 80013e4:	d01e      	beq.n	8001424 <__gedf2+0x68>
 80013e6:	428c      	cmp	r4, r1
 80013e8:	d016      	beq.n	8001418 <__gedf2+0x5c>
 80013ea:	2d00      	cmp	r5, #0
 80013ec:	d11e      	bne.n	800142c <__gedf2+0x70>
 80013ee:	4330      	orrs	r0, r6
 80013f0:	4684      	mov	ip, r0
 80013f2:	2c00      	cmp	r4, #0
 80013f4:	d101      	bne.n	80013fa <__gedf2+0x3e>
 80013f6:	433a      	orrs	r2, r7
 80013f8:	d023      	beq.n	8001442 <__gedf2+0x86>
 80013fa:	4662      	mov	r2, ip
 80013fc:	2a00      	cmp	r2, #0
 80013fe:	d01a      	beq.n	8001436 <__gedf2+0x7a>
 8001400:	459a      	cmp	sl, r3
 8001402:	d029      	beq.n	8001458 <__gedf2+0x9c>
 8001404:	4651      	mov	r1, sl
 8001406:	2002      	movs	r0, #2
 8001408:	3901      	subs	r1, #1
 800140a:	4008      	ands	r0, r1
 800140c:	3801      	subs	r0, #1
 800140e:	bc1c      	pop	{r2, r3, r4}
 8001410:	4690      	mov	r8, r2
 8001412:	4699      	mov	r9, r3
 8001414:	46a2      	mov	sl, r4
 8001416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001418:	0039      	movs	r1, r7
 800141a:	4311      	orrs	r1, r2
 800141c:	d0e5      	beq.n	80013ea <__gedf2+0x2e>
 800141e:	2002      	movs	r0, #2
 8001420:	4240      	negs	r0, r0
 8001422:	e7f4      	b.n	800140e <__gedf2+0x52>
 8001424:	4330      	orrs	r0, r6
 8001426:	d1fa      	bne.n	800141e <__gedf2+0x62>
 8001428:	42ac      	cmp	r4, r5
 800142a:	d00f      	beq.n	800144c <__gedf2+0x90>
 800142c:	2c00      	cmp	r4, #0
 800142e:	d10f      	bne.n	8001450 <__gedf2+0x94>
 8001430:	433a      	orrs	r2, r7
 8001432:	d0e7      	beq.n	8001404 <__gedf2+0x48>
 8001434:	e00c      	b.n	8001450 <__gedf2+0x94>
 8001436:	2201      	movs	r2, #1
 8001438:	3b01      	subs	r3, #1
 800143a:	4393      	bics	r3, r2
 800143c:	0018      	movs	r0, r3
 800143e:	3001      	adds	r0, #1
 8001440:	e7e5      	b.n	800140e <__gedf2+0x52>
 8001442:	4663      	mov	r3, ip
 8001444:	2000      	movs	r0, #0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d0e1      	beq.n	800140e <__gedf2+0x52>
 800144a:	e7db      	b.n	8001404 <__gedf2+0x48>
 800144c:	433a      	orrs	r2, r7
 800144e:	d1e6      	bne.n	800141e <__gedf2+0x62>
 8001450:	459a      	cmp	sl, r3
 8001452:	d1d7      	bne.n	8001404 <__gedf2+0x48>
 8001454:	42a5      	cmp	r5, r4
 8001456:	dcd5      	bgt.n	8001404 <__gedf2+0x48>
 8001458:	42a5      	cmp	r5, r4
 800145a:	db05      	blt.n	8001468 <__gedf2+0xac>
 800145c:	42be      	cmp	r6, r7
 800145e:	d8d1      	bhi.n	8001404 <__gedf2+0x48>
 8001460:	d008      	beq.n	8001474 <__gedf2+0xb8>
 8001462:	2000      	movs	r0, #0
 8001464:	42be      	cmp	r6, r7
 8001466:	d2d2      	bcs.n	800140e <__gedf2+0x52>
 8001468:	4650      	mov	r0, sl
 800146a:	2301      	movs	r3, #1
 800146c:	3801      	subs	r0, #1
 800146e:	4398      	bics	r0, r3
 8001470:	3001      	adds	r0, #1
 8001472:	e7cc      	b.n	800140e <__gedf2+0x52>
 8001474:	45c8      	cmp	r8, r9
 8001476:	d8c5      	bhi.n	8001404 <__gedf2+0x48>
 8001478:	2000      	movs	r0, #0
 800147a:	45c8      	cmp	r8, r9
 800147c:	d3f4      	bcc.n	8001468 <__gedf2+0xac>
 800147e:	e7c6      	b.n	800140e <__gedf2+0x52>
 8001480:	000007ff 	.word	0x000007ff

08001484 <__ledf2>:
 8001484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001486:	464f      	mov	r7, r9
 8001488:	4646      	mov	r6, r8
 800148a:	46d6      	mov	lr, sl
 800148c:	004d      	lsls	r5, r1, #1
 800148e:	b5c0      	push	{r6, r7, lr}
 8001490:	030e      	lsls	r6, r1, #12
 8001492:	0fc9      	lsrs	r1, r1, #31
 8001494:	468a      	mov	sl, r1
 8001496:	492e      	ldr	r1, [pc, #184]	; (8001550 <__ledf2+0xcc>)
 8001498:	031f      	lsls	r7, r3, #12
 800149a:	005c      	lsls	r4, r3, #1
 800149c:	4680      	mov	r8, r0
 800149e:	0b36      	lsrs	r6, r6, #12
 80014a0:	0d6d      	lsrs	r5, r5, #21
 80014a2:	4691      	mov	r9, r2
 80014a4:	0b3f      	lsrs	r7, r7, #12
 80014a6:	0d64      	lsrs	r4, r4, #21
 80014a8:	0fdb      	lsrs	r3, r3, #31
 80014aa:	428d      	cmp	r5, r1
 80014ac:	d018      	beq.n	80014e0 <__ledf2+0x5c>
 80014ae:	428c      	cmp	r4, r1
 80014b0:	d011      	beq.n	80014d6 <__ledf2+0x52>
 80014b2:	2d00      	cmp	r5, #0
 80014b4:	d118      	bne.n	80014e8 <__ledf2+0x64>
 80014b6:	4330      	orrs	r0, r6
 80014b8:	4684      	mov	ip, r0
 80014ba:	2c00      	cmp	r4, #0
 80014bc:	d11e      	bne.n	80014fc <__ledf2+0x78>
 80014be:	433a      	orrs	r2, r7
 80014c0:	d11c      	bne.n	80014fc <__ledf2+0x78>
 80014c2:	4663      	mov	r3, ip
 80014c4:	2000      	movs	r0, #0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d030      	beq.n	800152c <__ledf2+0xa8>
 80014ca:	4651      	mov	r1, sl
 80014cc:	2002      	movs	r0, #2
 80014ce:	3901      	subs	r1, #1
 80014d0:	4008      	ands	r0, r1
 80014d2:	3801      	subs	r0, #1
 80014d4:	e02a      	b.n	800152c <__ledf2+0xa8>
 80014d6:	0039      	movs	r1, r7
 80014d8:	4311      	orrs	r1, r2
 80014da:	d0ea      	beq.n	80014b2 <__ledf2+0x2e>
 80014dc:	2002      	movs	r0, #2
 80014de:	e025      	b.n	800152c <__ledf2+0xa8>
 80014e0:	4330      	orrs	r0, r6
 80014e2:	d1fb      	bne.n	80014dc <__ledf2+0x58>
 80014e4:	42ac      	cmp	r4, r5
 80014e6:	d026      	beq.n	8001536 <__ledf2+0xb2>
 80014e8:	2c00      	cmp	r4, #0
 80014ea:	d126      	bne.n	800153a <__ledf2+0xb6>
 80014ec:	433a      	orrs	r2, r7
 80014ee:	d124      	bne.n	800153a <__ledf2+0xb6>
 80014f0:	4651      	mov	r1, sl
 80014f2:	2002      	movs	r0, #2
 80014f4:	3901      	subs	r1, #1
 80014f6:	4008      	ands	r0, r1
 80014f8:	3801      	subs	r0, #1
 80014fa:	e017      	b.n	800152c <__ledf2+0xa8>
 80014fc:	4662      	mov	r2, ip
 80014fe:	2a00      	cmp	r2, #0
 8001500:	d00f      	beq.n	8001522 <__ledf2+0x9e>
 8001502:	459a      	cmp	sl, r3
 8001504:	d1e1      	bne.n	80014ca <__ledf2+0x46>
 8001506:	42a5      	cmp	r5, r4
 8001508:	db05      	blt.n	8001516 <__ledf2+0x92>
 800150a:	42be      	cmp	r6, r7
 800150c:	d8dd      	bhi.n	80014ca <__ledf2+0x46>
 800150e:	d019      	beq.n	8001544 <__ledf2+0xc0>
 8001510:	2000      	movs	r0, #0
 8001512:	42be      	cmp	r6, r7
 8001514:	d20a      	bcs.n	800152c <__ledf2+0xa8>
 8001516:	4650      	mov	r0, sl
 8001518:	2301      	movs	r3, #1
 800151a:	3801      	subs	r0, #1
 800151c:	4398      	bics	r0, r3
 800151e:	3001      	adds	r0, #1
 8001520:	e004      	b.n	800152c <__ledf2+0xa8>
 8001522:	2201      	movs	r2, #1
 8001524:	3b01      	subs	r3, #1
 8001526:	4393      	bics	r3, r2
 8001528:	0018      	movs	r0, r3
 800152a:	3001      	adds	r0, #1
 800152c:	bc1c      	pop	{r2, r3, r4}
 800152e:	4690      	mov	r8, r2
 8001530:	4699      	mov	r9, r3
 8001532:	46a2      	mov	sl, r4
 8001534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001536:	433a      	orrs	r2, r7
 8001538:	d1d0      	bne.n	80014dc <__ledf2+0x58>
 800153a:	459a      	cmp	sl, r3
 800153c:	d1c5      	bne.n	80014ca <__ledf2+0x46>
 800153e:	42a5      	cmp	r5, r4
 8001540:	dcc3      	bgt.n	80014ca <__ledf2+0x46>
 8001542:	e7e0      	b.n	8001506 <__ledf2+0x82>
 8001544:	45c8      	cmp	r8, r9
 8001546:	d8c0      	bhi.n	80014ca <__ledf2+0x46>
 8001548:	2000      	movs	r0, #0
 800154a:	45c8      	cmp	r8, r9
 800154c:	d3e3      	bcc.n	8001516 <__ledf2+0x92>
 800154e:	e7ed      	b.n	800152c <__ledf2+0xa8>
 8001550:	000007ff 	.word	0x000007ff

08001554 <__aeabi_dmul>:
 8001554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001556:	4657      	mov	r7, sl
 8001558:	46de      	mov	lr, fp
 800155a:	464e      	mov	r6, r9
 800155c:	4645      	mov	r5, r8
 800155e:	b5e0      	push	{r5, r6, r7, lr}
 8001560:	4683      	mov	fp, r0
 8001562:	0006      	movs	r6, r0
 8001564:	030f      	lsls	r7, r1, #12
 8001566:	0048      	lsls	r0, r1, #1
 8001568:	b087      	sub	sp, #28
 800156a:	4692      	mov	sl, r2
 800156c:	001d      	movs	r5, r3
 800156e:	0b3f      	lsrs	r7, r7, #12
 8001570:	0d40      	lsrs	r0, r0, #21
 8001572:	0fcc      	lsrs	r4, r1, #31
 8001574:	2800      	cmp	r0, #0
 8001576:	d100      	bne.n	800157a <__aeabi_dmul+0x26>
 8001578:	e06f      	b.n	800165a <__aeabi_dmul+0x106>
 800157a:	4bde      	ldr	r3, [pc, #888]	; (80018f4 <__aeabi_dmul+0x3a0>)
 800157c:	4298      	cmp	r0, r3
 800157e:	d038      	beq.n	80015f2 <__aeabi_dmul+0x9e>
 8001580:	2380      	movs	r3, #128	; 0x80
 8001582:	00ff      	lsls	r7, r7, #3
 8001584:	041b      	lsls	r3, r3, #16
 8001586:	431f      	orrs	r7, r3
 8001588:	0f73      	lsrs	r3, r6, #29
 800158a:	433b      	orrs	r3, r7
 800158c:	9301      	str	r3, [sp, #4]
 800158e:	4bda      	ldr	r3, [pc, #872]	; (80018f8 <__aeabi_dmul+0x3a4>)
 8001590:	2700      	movs	r7, #0
 8001592:	4699      	mov	r9, r3
 8001594:	2300      	movs	r3, #0
 8001596:	469b      	mov	fp, r3
 8001598:	00f6      	lsls	r6, r6, #3
 800159a:	4481      	add	r9, r0
 800159c:	032b      	lsls	r3, r5, #12
 800159e:	0069      	lsls	r1, r5, #1
 80015a0:	0b1b      	lsrs	r3, r3, #12
 80015a2:	4652      	mov	r2, sl
 80015a4:	4698      	mov	r8, r3
 80015a6:	0d49      	lsrs	r1, r1, #21
 80015a8:	0fed      	lsrs	r5, r5, #31
 80015aa:	2900      	cmp	r1, #0
 80015ac:	d100      	bne.n	80015b0 <__aeabi_dmul+0x5c>
 80015ae:	e085      	b.n	80016bc <__aeabi_dmul+0x168>
 80015b0:	4bd0      	ldr	r3, [pc, #832]	; (80018f4 <__aeabi_dmul+0x3a0>)
 80015b2:	4299      	cmp	r1, r3
 80015b4:	d100      	bne.n	80015b8 <__aeabi_dmul+0x64>
 80015b6:	e073      	b.n	80016a0 <__aeabi_dmul+0x14c>
 80015b8:	4643      	mov	r3, r8
 80015ba:	00da      	lsls	r2, r3, #3
 80015bc:	2380      	movs	r3, #128	; 0x80
 80015be:	041b      	lsls	r3, r3, #16
 80015c0:	4313      	orrs	r3, r2
 80015c2:	4652      	mov	r2, sl
 80015c4:	48cc      	ldr	r0, [pc, #816]	; (80018f8 <__aeabi_dmul+0x3a4>)
 80015c6:	0f52      	lsrs	r2, r2, #29
 80015c8:	4684      	mov	ip, r0
 80015ca:	4313      	orrs	r3, r2
 80015cc:	4652      	mov	r2, sl
 80015ce:	2000      	movs	r0, #0
 80015d0:	4461      	add	r1, ip
 80015d2:	00d2      	lsls	r2, r2, #3
 80015d4:	4489      	add	r9, r1
 80015d6:	0021      	movs	r1, r4
 80015d8:	4069      	eors	r1, r5
 80015da:	9100      	str	r1, [sp, #0]
 80015dc:	468c      	mov	ip, r1
 80015de:	2101      	movs	r1, #1
 80015e0:	4449      	add	r1, r9
 80015e2:	468a      	mov	sl, r1
 80015e4:	2f0f      	cmp	r7, #15
 80015e6:	d900      	bls.n	80015ea <__aeabi_dmul+0x96>
 80015e8:	e090      	b.n	800170c <__aeabi_dmul+0x1b8>
 80015ea:	49c4      	ldr	r1, [pc, #784]	; (80018fc <__aeabi_dmul+0x3a8>)
 80015ec:	00bf      	lsls	r7, r7, #2
 80015ee:	59cf      	ldr	r7, [r1, r7]
 80015f0:	46bf      	mov	pc, r7
 80015f2:	465b      	mov	r3, fp
 80015f4:	433b      	orrs	r3, r7
 80015f6:	9301      	str	r3, [sp, #4]
 80015f8:	d000      	beq.n	80015fc <__aeabi_dmul+0xa8>
 80015fa:	e16a      	b.n	80018d2 <__aeabi_dmul+0x37e>
 80015fc:	2302      	movs	r3, #2
 80015fe:	2708      	movs	r7, #8
 8001600:	2600      	movs	r6, #0
 8001602:	4681      	mov	r9, r0
 8001604:	469b      	mov	fp, r3
 8001606:	e7c9      	b.n	800159c <__aeabi_dmul+0x48>
 8001608:	0032      	movs	r2, r6
 800160a:	4658      	mov	r0, fp
 800160c:	9b01      	ldr	r3, [sp, #4]
 800160e:	4661      	mov	r1, ip
 8001610:	9100      	str	r1, [sp, #0]
 8001612:	2802      	cmp	r0, #2
 8001614:	d100      	bne.n	8001618 <__aeabi_dmul+0xc4>
 8001616:	e075      	b.n	8001704 <__aeabi_dmul+0x1b0>
 8001618:	2803      	cmp	r0, #3
 800161a:	d100      	bne.n	800161e <__aeabi_dmul+0xca>
 800161c:	e1fe      	b.n	8001a1c <__aeabi_dmul+0x4c8>
 800161e:	2801      	cmp	r0, #1
 8001620:	d000      	beq.n	8001624 <__aeabi_dmul+0xd0>
 8001622:	e12c      	b.n	800187e <__aeabi_dmul+0x32a>
 8001624:	2300      	movs	r3, #0
 8001626:	2700      	movs	r7, #0
 8001628:	2600      	movs	r6, #0
 800162a:	2500      	movs	r5, #0
 800162c:	033f      	lsls	r7, r7, #12
 800162e:	0d2a      	lsrs	r2, r5, #20
 8001630:	0b3f      	lsrs	r7, r7, #12
 8001632:	48b3      	ldr	r0, [pc, #716]	; (8001900 <__aeabi_dmul+0x3ac>)
 8001634:	0512      	lsls	r2, r2, #20
 8001636:	433a      	orrs	r2, r7
 8001638:	4002      	ands	r2, r0
 800163a:	051b      	lsls	r3, r3, #20
 800163c:	4313      	orrs	r3, r2
 800163e:	9a00      	ldr	r2, [sp, #0]
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	07d1      	lsls	r1, r2, #31
 8001644:	085b      	lsrs	r3, r3, #1
 8001646:	430b      	orrs	r3, r1
 8001648:	0030      	movs	r0, r6
 800164a:	0019      	movs	r1, r3
 800164c:	b007      	add	sp, #28
 800164e:	bc3c      	pop	{r2, r3, r4, r5}
 8001650:	4690      	mov	r8, r2
 8001652:	4699      	mov	r9, r3
 8001654:	46a2      	mov	sl, r4
 8001656:	46ab      	mov	fp, r5
 8001658:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800165a:	465b      	mov	r3, fp
 800165c:	433b      	orrs	r3, r7
 800165e:	9301      	str	r3, [sp, #4]
 8001660:	d100      	bne.n	8001664 <__aeabi_dmul+0x110>
 8001662:	e12f      	b.n	80018c4 <__aeabi_dmul+0x370>
 8001664:	2f00      	cmp	r7, #0
 8001666:	d100      	bne.n	800166a <__aeabi_dmul+0x116>
 8001668:	e1a5      	b.n	80019b6 <__aeabi_dmul+0x462>
 800166a:	0038      	movs	r0, r7
 800166c:	f000 fdb8 	bl	80021e0 <__clzsi2>
 8001670:	0003      	movs	r3, r0
 8001672:	3b0b      	subs	r3, #11
 8001674:	2b1c      	cmp	r3, #28
 8001676:	dd00      	ble.n	800167a <__aeabi_dmul+0x126>
 8001678:	e196      	b.n	80019a8 <__aeabi_dmul+0x454>
 800167a:	221d      	movs	r2, #29
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	465a      	mov	r2, fp
 8001680:	0001      	movs	r1, r0
 8001682:	40da      	lsrs	r2, r3
 8001684:	465e      	mov	r6, fp
 8001686:	3908      	subs	r1, #8
 8001688:	408f      	lsls	r7, r1
 800168a:	0013      	movs	r3, r2
 800168c:	408e      	lsls	r6, r1
 800168e:	433b      	orrs	r3, r7
 8001690:	9301      	str	r3, [sp, #4]
 8001692:	4b9c      	ldr	r3, [pc, #624]	; (8001904 <__aeabi_dmul+0x3b0>)
 8001694:	2700      	movs	r7, #0
 8001696:	1a1b      	subs	r3, r3, r0
 8001698:	4699      	mov	r9, r3
 800169a:	2300      	movs	r3, #0
 800169c:	469b      	mov	fp, r3
 800169e:	e77d      	b.n	800159c <__aeabi_dmul+0x48>
 80016a0:	4641      	mov	r1, r8
 80016a2:	4653      	mov	r3, sl
 80016a4:	430b      	orrs	r3, r1
 80016a6:	4993      	ldr	r1, [pc, #588]	; (80018f4 <__aeabi_dmul+0x3a0>)
 80016a8:	468c      	mov	ip, r1
 80016aa:	44e1      	add	r9, ip
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d000      	beq.n	80016b2 <__aeabi_dmul+0x15e>
 80016b0:	e11a      	b.n	80018e8 <__aeabi_dmul+0x394>
 80016b2:	2202      	movs	r2, #2
 80016b4:	2002      	movs	r0, #2
 80016b6:	4317      	orrs	r7, r2
 80016b8:	2200      	movs	r2, #0
 80016ba:	e78c      	b.n	80015d6 <__aeabi_dmul+0x82>
 80016bc:	4313      	orrs	r3, r2
 80016be:	d100      	bne.n	80016c2 <__aeabi_dmul+0x16e>
 80016c0:	e10d      	b.n	80018de <__aeabi_dmul+0x38a>
 80016c2:	4643      	mov	r3, r8
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d100      	bne.n	80016ca <__aeabi_dmul+0x176>
 80016c8:	e181      	b.n	80019ce <__aeabi_dmul+0x47a>
 80016ca:	4640      	mov	r0, r8
 80016cc:	f000 fd88 	bl	80021e0 <__clzsi2>
 80016d0:	0002      	movs	r2, r0
 80016d2:	3a0b      	subs	r2, #11
 80016d4:	2a1c      	cmp	r2, #28
 80016d6:	dd00      	ble.n	80016da <__aeabi_dmul+0x186>
 80016d8:	e172      	b.n	80019c0 <__aeabi_dmul+0x46c>
 80016da:	0001      	movs	r1, r0
 80016dc:	4643      	mov	r3, r8
 80016de:	3908      	subs	r1, #8
 80016e0:	408b      	lsls	r3, r1
 80016e2:	4698      	mov	r8, r3
 80016e4:	231d      	movs	r3, #29
 80016e6:	1a9a      	subs	r2, r3, r2
 80016e8:	4653      	mov	r3, sl
 80016ea:	40d3      	lsrs	r3, r2
 80016ec:	001a      	movs	r2, r3
 80016ee:	4643      	mov	r3, r8
 80016f0:	4313      	orrs	r3, r2
 80016f2:	4652      	mov	r2, sl
 80016f4:	408a      	lsls	r2, r1
 80016f6:	4649      	mov	r1, r9
 80016f8:	1a08      	subs	r0, r1, r0
 80016fa:	4982      	ldr	r1, [pc, #520]	; (8001904 <__aeabi_dmul+0x3b0>)
 80016fc:	4689      	mov	r9, r1
 80016fe:	4481      	add	r9, r0
 8001700:	2000      	movs	r0, #0
 8001702:	e768      	b.n	80015d6 <__aeabi_dmul+0x82>
 8001704:	4b7b      	ldr	r3, [pc, #492]	; (80018f4 <__aeabi_dmul+0x3a0>)
 8001706:	2700      	movs	r7, #0
 8001708:	2600      	movs	r6, #0
 800170a:	e78e      	b.n	800162a <__aeabi_dmul+0xd6>
 800170c:	0c14      	lsrs	r4, r2, #16
 800170e:	0412      	lsls	r2, r2, #16
 8001710:	0c12      	lsrs	r2, r2, #16
 8001712:	0011      	movs	r1, r2
 8001714:	0c37      	lsrs	r7, r6, #16
 8001716:	0436      	lsls	r6, r6, #16
 8001718:	0c35      	lsrs	r5, r6, #16
 800171a:	4379      	muls	r1, r7
 800171c:	0028      	movs	r0, r5
 800171e:	468c      	mov	ip, r1
 8001720:	002e      	movs	r6, r5
 8001722:	4360      	muls	r0, r4
 8001724:	4460      	add	r0, ip
 8001726:	4683      	mov	fp, r0
 8001728:	4356      	muls	r6, r2
 800172a:	0021      	movs	r1, r4
 800172c:	0c30      	lsrs	r0, r6, #16
 800172e:	4680      	mov	r8, r0
 8001730:	4658      	mov	r0, fp
 8001732:	4379      	muls	r1, r7
 8001734:	4440      	add	r0, r8
 8001736:	9102      	str	r1, [sp, #8]
 8001738:	4584      	cmp	ip, r0
 800173a:	d906      	bls.n	800174a <__aeabi_dmul+0x1f6>
 800173c:	4688      	mov	r8, r1
 800173e:	2180      	movs	r1, #128	; 0x80
 8001740:	0249      	lsls	r1, r1, #9
 8001742:	468c      	mov	ip, r1
 8001744:	44e0      	add	r8, ip
 8001746:	4641      	mov	r1, r8
 8001748:	9102      	str	r1, [sp, #8]
 800174a:	0436      	lsls	r6, r6, #16
 800174c:	0c01      	lsrs	r1, r0, #16
 800174e:	0c36      	lsrs	r6, r6, #16
 8001750:	0400      	lsls	r0, r0, #16
 8001752:	468b      	mov	fp, r1
 8001754:	1981      	adds	r1, r0, r6
 8001756:	0c1e      	lsrs	r6, r3, #16
 8001758:	041b      	lsls	r3, r3, #16
 800175a:	0c1b      	lsrs	r3, r3, #16
 800175c:	9103      	str	r1, [sp, #12]
 800175e:	0019      	movs	r1, r3
 8001760:	4379      	muls	r1, r7
 8001762:	468c      	mov	ip, r1
 8001764:	0028      	movs	r0, r5
 8001766:	4375      	muls	r5, r6
 8001768:	4465      	add	r5, ip
 800176a:	46a8      	mov	r8, r5
 800176c:	4358      	muls	r0, r3
 800176e:	0c05      	lsrs	r5, r0, #16
 8001770:	4445      	add	r5, r8
 8001772:	4377      	muls	r7, r6
 8001774:	42a9      	cmp	r1, r5
 8001776:	d903      	bls.n	8001780 <__aeabi_dmul+0x22c>
 8001778:	2180      	movs	r1, #128	; 0x80
 800177a:	0249      	lsls	r1, r1, #9
 800177c:	468c      	mov	ip, r1
 800177e:	4467      	add	r7, ip
 8001780:	0c29      	lsrs	r1, r5, #16
 8001782:	468c      	mov	ip, r1
 8001784:	0039      	movs	r1, r7
 8001786:	0400      	lsls	r0, r0, #16
 8001788:	0c00      	lsrs	r0, r0, #16
 800178a:	042d      	lsls	r5, r5, #16
 800178c:	182d      	adds	r5, r5, r0
 800178e:	4461      	add	r1, ip
 8001790:	44ab      	add	fp, r5
 8001792:	9105      	str	r1, [sp, #20]
 8001794:	4659      	mov	r1, fp
 8001796:	9104      	str	r1, [sp, #16]
 8001798:	9901      	ldr	r1, [sp, #4]
 800179a:	040f      	lsls	r7, r1, #16
 800179c:	0c3f      	lsrs	r7, r7, #16
 800179e:	0c08      	lsrs	r0, r1, #16
 80017a0:	0039      	movs	r1, r7
 80017a2:	4351      	muls	r1, r2
 80017a4:	4342      	muls	r2, r0
 80017a6:	4690      	mov	r8, r2
 80017a8:	0002      	movs	r2, r0
 80017aa:	468c      	mov	ip, r1
 80017ac:	0c09      	lsrs	r1, r1, #16
 80017ae:	468b      	mov	fp, r1
 80017b0:	4362      	muls	r2, r4
 80017b2:	437c      	muls	r4, r7
 80017b4:	4444      	add	r4, r8
 80017b6:	445c      	add	r4, fp
 80017b8:	45a0      	cmp	r8, r4
 80017ba:	d903      	bls.n	80017c4 <__aeabi_dmul+0x270>
 80017bc:	2180      	movs	r1, #128	; 0x80
 80017be:	0249      	lsls	r1, r1, #9
 80017c0:	4688      	mov	r8, r1
 80017c2:	4442      	add	r2, r8
 80017c4:	0c21      	lsrs	r1, r4, #16
 80017c6:	4688      	mov	r8, r1
 80017c8:	4661      	mov	r1, ip
 80017ca:	0409      	lsls	r1, r1, #16
 80017cc:	0c09      	lsrs	r1, r1, #16
 80017ce:	468c      	mov	ip, r1
 80017d0:	0039      	movs	r1, r7
 80017d2:	4359      	muls	r1, r3
 80017d4:	4343      	muls	r3, r0
 80017d6:	4370      	muls	r0, r6
 80017d8:	437e      	muls	r6, r7
 80017da:	0c0f      	lsrs	r7, r1, #16
 80017dc:	18f6      	adds	r6, r6, r3
 80017de:	0424      	lsls	r4, r4, #16
 80017e0:	19be      	adds	r6, r7, r6
 80017e2:	4464      	add	r4, ip
 80017e4:	4442      	add	r2, r8
 80017e6:	468c      	mov	ip, r1
 80017e8:	42b3      	cmp	r3, r6
 80017ea:	d903      	bls.n	80017f4 <__aeabi_dmul+0x2a0>
 80017ec:	2380      	movs	r3, #128	; 0x80
 80017ee:	025b      	lsls	r3, r3, #9
 80017f0:	4698      	mov	r8, r3
 80017f2:	4440      	add	r0, r8
 80017f4:	9b02      	ldr	r3, [sp, #8]
 80017f6:	4661      	mov	r1, ip
 80017f8:	4698      	mov	r8, r3
 80017fa:	9b04      	ldr	r3, [sp, #16]
 80017fc:	0437      	lsls	r7, r6, #16
 80017fe:	4443      	add	r3, r8
 8001800:	469b      	mov	fp, r3
 8001802:	45ab      	cmp	fp, r5
 8001804:	41ad      	sbcs	r5, r5
 8001806:	426b      	negs	r3, r5
 8001808:	040d      	lsls	r5, r1, #16
 800180a:	9905      	ldr	r1, [sp, #20]
 800180c:	0c2d      	lsrs	r5, r5, #16
 800180e:	468c      	mov	ip, r1
 8001810:	197f      	adds	r7, r7, r5
 8001812:	4467      	add	r7, ip
 8001814:	18fd      	adds	r5, r7, r3
 8001816:	46a8      	mov	r8, r5
 8001818:	465d      	mov	r5, fp
 800181a:	192d      	adds	r5, r5, r4
 800181c:	42a5      	cmp	r5, r4
 800181e:	41a4      	sbcs	r4, r4
 8001820:	4693      	mov	fp, r2
 8001822:	4264      	negs	r4, r4
 8001824:	46a4      	mov	ip, r4
 8001826:	44c3      	add	fp, r8
 8001828:	44dc      	add	ip, fp
 800182a:	428f      	cmp	r7, r1
 800182c:	41bf      	sbcs	r7, r7
 800182e:	4598      	cmp	r8, r3
 8001830:	419b      	sbcs	r3, r3
 8001832:	4593      	cmp	fp, r2
 8001834:	4192      	sbcs	r2, r2
 8001836:	45a4      	cmp	ip, r4
 8001838:	41a4      	sbcs	r4, r4
 800183a:	425b      	negs	r3, r3
 800183c:	427f      	negs	r7, r7
 800183e:	431f      	orrs	r7, r3
 8001840:	0c36      	lsrs	r6, r6, #16
 8001842:	4252      	negs	r2, r2
 8001844:	4264      	negs	r4, r4
 8001846:	19bf      	adds	r7, r7, r6
 8001848:	4322      	orrs	r2, r4
 800184a:	18bf      	adds	r7, r7, r2
 800184c:	4662      	mov	r2, ip
 800184e:	1838      	adds	r0, r7, r0
 8001850:	0243      	lsls	r3, r0, #9
 8001852:	0dd2      	lsrs	r2, r2, #23
 8001854:	9903      	ldr	r1, [sp, #12]
 8001856:	4313      	orrs	r3, r2
 8001858:	026a      	lsls	r2, r5, #9
 800185a:	430a      	orrs	r2, r1
 800185c:	1e50      	subs	r0, r2, #1
 800185e:	4182      	sbcs	r2, r0
 8001860:	4661      	mov	r1, ip
 8001862:	0ded      	lsrs	r5, r5, #23
 8001864:	432a      	orrs	r2, r5
 8001866:	024e      	lsls	r6, r1, #9
 8001868:	4332      	orrs	r2, r6
 800186a:	01d9      	lsls	r1, r3, #7
 800186c:	d400      	bmi.n	8001870 <__aeabi_dmul+0x31c>
 800186e:	e0b3      	b.n	80019d8 <__aeabi_dmul+0x484>
 8001870:	2601      	movs	r6, #1
 8001872:	0850      	lsrs	r0, r2, #1
 8001874:	4032      	ands	r2, r6
 8001876:	4302      	orrs	r2, r0
 8001878:	07de      	lsls	r6, r3, #31
 800187a:	4332      	orrs	r2, r6
 800187c:	085b      	lsrs	r3, r3, #1
 800187e:	4c22      	ldr	r4, [pc, #136]	; (8001908 <__aeabi_dmul+0x3b4>)
 8001880:	4454      	add	r4, sl
 8001882:	2c00      	cmp	r4, #0
 8001884:	dd62      	ble.n	800194c <__aeabi_dmul+0x3f8>
 8001886:	0751      	lsls	r1, r2, #29
 8001888:	d009      	beq.n	800189e <__aeabi_dmul+0x34a>
 800188a:	200f      	movs	r0, #15
 800188c:	4010      	ands	r0, r2
 800188e:	2804      	cmp	r0, #4
 8001890:	d005      	beq.n	800189e <__aeabi_dmul+0x34a>
 8001892:	1d10      	adds	r0, r2, #4
 8001894:	4290      	cmp	r0, r2
 8001896:	4192      	sbcs	r2, r2
 8001898:	4252      	negs	r2, r2
 800189a:	189b      	adds	r3, r3, r2
 800189c:	0002      	movs	r2, r0
 800189e:	01d9      	lsls	r1, r3, #7
 80018a0:	d504      	bpl.n	80018ac <__aeabi_dmul+0x358>
 80018a2:	2480      	movs	r4, #128	; 0x80
 80018a4:	4819      	ldr	r0, [pc, #100]	; (800190c <__aeabi_dmul+0x3b8>)
 80018a6:	00e4      	lsls	r4, r4, #3
 80018a8:	4003      	ands	r3, r0
 80018aa:	4454      	add	r4, sl
 80018ac:	4818      	ldr	r0, [pc, #96]	; (8001910 <__aeabi_dmul+0x3bc>)
 80018ae:	4284      	cmp	r4, r0
 80018b0:	dd00      	ble.n	80018b4 <__aeabi_dmul+0x360>
 80018b2:	e727      	b.n	8001704 <__aeabi_dmul+0x1b0>
 80018b4:	075e      	lsls	r6, r3, #29
 80018b6:	025b      	lsls	r3, r3, #9
 80018b8:	08d2      	lsrs	r2, r2, #3
 80018ba:	0b1f      	lsrs	r7, r3, #12
 80018bc:	0563      	lsls	r3, r4, #21
 80018be:	4316      	orrs	r6, r2
 80018c0:	0d5b      	lsrs	r3, r3, #21
 80018c2:	e6b2      	b.n	800162a <__aeabi_dmul+0xd6>
 80018c4:	2300      	movs	r3, #0
 80018c6:	4699      	mov	r9, r3
 80018c8:	3301      	adds	r3, #1
 80018ca:	2704      	movs	r7, #4
 80018cc:	2600      	movs	r6, #0
 80018ce:	469b      	mov	fp, r3
 80018d0:	e664      	b.n	800159c <__aeabi_dmul+0x48>
 80018d2:	2303      	movs	r3, #3
 80018d4:	9701      	str	r7, [sp, #4]
 80018d6:	4681      	mov	r9, r0
 80018d8:	270c      	movs	r7, #12
 80018da:	469b      	mov	fp, r3
 80018dc:	e65e      	b.n	800159c <__aeabi_dmul+0x48>
 80018de:	2201      	movs	r2, #1
 80018e0:	2001      	movs	r0, #1
 80018e2:	4317      	orrs	r7, r2
 80018e4:	2200      	movs	r2, #0
 80018e6:	e676      	b.n	80015d6 <__aeabi_dmul+0x82>
 80018e8:	2303      	movs	r3, #3
 80018ea:	2003      	movs	r0, #3
 80018ec:	431f      	orrs	r7, r3
 80018ee:	4643      	mov	r3, r8
 80018f0:	e671      	b.n	80015d6 <__aeabi_dmul+0x82>
 80018f2:	46c0      	nop			; (mov r8, r8)
 80018f4:	000007ff 	.word	0x000007ff
 80018f8:	fffffc01 	.word	0xfffffc01
 80018fc:	08007424 	.word	0x08007424
 8001900:	800fffff 	.word	0x800fffff
 8001904:	fffffc0d 	.word	0xfffffc0d
 8001908:	000003ff 	.word	0x000003ff
 800190c:	feffffff 	.word	0xfeffffff
 8001910:	000007fe 	.word	0x000007fe
 8001914:	2300      	movs	r3, #0
 8001916:	2780      	movs	r7, #128	; 0x80
 8001918:	9300      	str	r3, [sp, #0]
 800191a:	033f      	lsls	r7, r7, #12
 800191c:	2600      	movs	r6, #0
 800191e:	4b43      	ldr	r3, [pc, #268]	; (8001a2c <__aeabi_dmul+0x4d8>)
 8001920:	e683      	b.n	800162a <__aeabi_dmul+0xd6>
 8001922:	9b01      	ldr	r3, [sp, #4]
 8001924:	0032      	movs	r2, r6
 8001926:	46a4      	mov	ip, r4
 8001928:	4658      	mov	r0, fp
 800192a:	e670      	b.n	800160e <__aeabi_dmul+0xba>
 800192c:	46ac      	mov	ip, r5
 800192e:	e66e      	b.n	800160e <__aeabi_dmul+0xba>
 8001930:	2780      	movs	r7, #128	; 0x80
 8001932:	9901      	ldr	r1, [sp, #4]
 8001934:	033f      	lsls	r7, r7, #12
 8001936:	4239      	tst	r1, r7
 8001938:	d02d      	beq.n	8001996 <__aeabi_dmul+0x442>
 800193a:	423b      	tst	r3, r7
 800193c:	d12b      	bne.n	8001996 <__aeabi_dmul+0x442>
 800193e:	431f      	orrs	r7, r3
 8001940:	033f      	lsls	r7, r7, #12
 8001942:	0b3f      	lsrs	r7, r7, #12
 8001944:	9500      	str	r5, [sp, #0]
 8001946:	0016      	movs	r6, r2
 8001948:	4b38      	ldr	r3, [pc, #224]	; (8001a2c <__aeabi_dmul+0x4d8>)
 800194a:	e66e      	b.n	800162a <__aeabi_dmul+0xd6>
 800194c:	2501      	movs	r5, #1
 800194e:	1b2d      	subs	r5, r5, r4
 8001950:	2d38      	cmp	r5, #56	; 0x38
 8001952:	dd00      	ble.n	8001956 <__aeabi_dmul+0x402>
 8001954:	e666      	b.n	8001624 <__aeabi_dmul+0xd0>
 8001956:	2d1f      	cmp	r5, #31
 8001958:	dc40      	bgt.n	80019dc <__aeabi_dmul+0x488>
 800195a:	4835      	ldr	r0, [pc, #212]	; (8001a30 <__aeabi_dmul+0x4dc>)
 800195c:	001c      	movs	r4, r3
 800195e:	4450      	add	r0, sl
 8001960:	0016      	movs	r6, r2
 8001962:	4082      	lsls	r2, r0
 8001964:	4084      	lsls	r4, r0
 8001966:	40ee      	lsrs	r6, r5
 8001968:	1e50      	subs	r0, r2, #1
 800196a:	4182      	sbcs	r2, r0
 800196c:	4334      	orrs	r4, r6
 800196e:	4314      	orrs	r4, r2
 8001970:	40eb      	lsrs	r3, r5
 8001972:	0762      	lsls	r2, r4, #29
 8001974:	d009      	beq.n	800198a <__aeabi_dmul+0x436>
 8001976:	220f      	movs	r2, #15
 8001978:	4022      	ands	r2, r4
 800197a:	2a04      	cmp	r2, #4
 800197c:	d005      	beq.n	800198a <__aeabi_dmul+0x436>
 800197e:	0022      	movs	r2, r4
 8001980:	1d14      	adds	r4, r2, #4
 8001982:	4294      	cmp	r4, r2
 8001984:	4180      	sbcs	r0, r0
 8001986:	4240      	negs	r0, r0
 8001988:	181b      	adds	r3, r3, r0
 800198a:	021a      	lsls	r2, r3, #8
 800198c:	d53e      	bpl.n	8001a0c <__aeabi_dmul+0x4b8>
 800198e:	2301      	movs	r3, #1
 8001990:	2700      	movs	r7, #0
 8001992:	2600      	movs	r6, #0
 8001994:	e649      	b.n	800162a <__aeabi_dmul+0xd6>
 8001996:	2780      	movs	r7, #128	; 0x80
 8001998:	9b01      	ldr	r3, [sp, #4]
 800199a:	033f      	lsls	r7, r7, #12
 800199c:	431f      	orrs	r7, r3
 800199e:	033f      	lsls	r7, r7, #12
 80019a0:	0b3f      	lsrs	r7, r7, #12
 80019a2:	9400      	str	r4, [sp, #0]
 80019a4:	4b21      	ldr	r3, [pc, #132]	; (8001a2c <__aeabi_dmul+0x4d8>)
 80019a6:	e640      	b.n	800162a <__aeabi_dmul+0xd6>
 80019a8:	0003      	movs	r3, r0
 80019aa:	465a      	mov	r2, fp
 80019ac:	3b28      	subs	r3, #40	; 0x28
 80019ae:	409a      	lsls	r2, r3
 80019b0:	2600      	movs	r6, #0
 80019b2:	9201      	str	r2, [sp, #4]
 80019b4:	e66d      	b.n	8001692 <__aeabi_dmul+0x13e>
 80019b6:	4658      	mov	r0, fp
 80019b8:	f000 fc12 	bl	80021e0 <__clzsi2>
 80019bc:	3020      	adds	r0, #32
 80019be:	e657      	b.n	8001670 <__aeabi_dmul+0x11c>
 80019c0:	0003      	movs	r3, r0
 80019c2:	4652      	mov	r2, sl
 80019c4:	3b28      	subs	r3, #40	; 0x28
 80019c6:	409a      	lsls	r2, r3
 80019c8:	0013      	movs	r3, r2
 80019ca:	2200      	movs	r2, #0
 80019cc:	e693      	b.n	80016f6 <__aeabi_dmul+0x1a2>
 80019ce:	4650      	mov	r0, sl
 80019d0:	f000 fc06 	bl	80021e0 <__clzsi2>
 80019d4:	3020      	adds	r0, #32
 80019d6:	e67b      	b.n	80016d0 <__aeabi_dmul+0x17c>
 80019d8:	46ca      	mov	sl, r9
 80019da:	e750      	b.n	800187e <__aeabi_dmul+0x32a>
 80019dc:	201f      	movs	r0, #31
 80019de:	001e      	movs	r6, r3
 80019e0:	4240      	negs	r0, r0
 80019e2:	1b04      	subs	r4, r0, r4
 80019e4:	40e6      	lsrs	r6, r4
 80019e6:	2d20      	cmp	r5, #32
 80019e8:	d003      	beq.n	80019f2 <__aeabi_dmul+0x49e>
 80019ea:	4c12      	ldr	r4, [pc, #72]	; (8001a34 <__aeabi_dmul+0x4e0>)
 80019ec:	4454      	add	r4, sl
 80019ee:	40a3      	lsls	r3, r4
 80019f0:	431a      	orrs	r2, r3
 80019f2:	1e50      	subs	r0, r2, #1
 80019f4:	4182      	sbcs	r2, r0
 80019f6:	4332      	orrs	r2, r6
 80019f8:	2607      	movs	r6, #7
 80019fa:	2700      	movs	r7, #0
 80019fc:	4016      	ands	r6, r2
 80019fe:	d009      	beq.n	8001a14 <__aeabi_dmul+0x4c0>
 8001a00:	200f      	movs	r0, #15
 8001a02:	2300      	movs	r3, #0
 8001a04:	4010      	ands	r0, r2
 8001a06:	0014      	movs	r4, r2
 8001a08:	2804      	cmp	r0, #4
 8001a0a:	d1b9      	bne.n	8001980 <__aeabi_dmul+0x42c>
 8001a0c:	0022      	movs	r2, r4
 8001a0e:	075e      	lsls	r6, r3, #29
 8001a10:	025b      	lsls	r3, r3, #9
 8001a12:	0b1f      	lsrs	r7, r3, #12
 8001a14:	08d2      	lsrs	r2, r2, #3
 8001a16:	4316      	orrs	r6, r2
 8001a18:	2300      	movs	r3, #0
 8001a1a:	e606      	b.n	800162a <__aeabi_dmul+0xd6>
 8001a1c:	2780      	movs	r7, #128	; 0x80
 8001a1e:	033f      	lsls	r7, r7, #12
 8001a20:	431f      	orrs	r7, r3
 8001a22:	033f      	lsls	r7, r7, #12
 8001a24:	0b3f      	lsrs	r7, r7, #12
 8001a26:	0016      	movs	r6, r2
 8001a28:	4b00      	ldr	r3, [pc, #0]	; (8001a2c <__aeabi_dmul+0x4d8>)
 8001a2a:	e5fe      	b.n	800162a <__aeabi_dmul+0xd6>
 8001a2c:	000007ff 	.word	0x000007ff
 8001a30:	0000041e 	.word	0x0000041e
 8001a34:	0000043e 	.word	0x0000043e

08001a38 <__aeabi_dsub>:
 8001a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a3a:	4657      	mov	r7, sl
 8001a3c:	464e      	mov	r6, r9
 8001a3e:	4645      	mov	r5, r8
 8001a40:	46de      	mov	lr, fp
 8001a42:	000c      	movs	r4, r1
 8001a44:	0309      	lsls	r1, r1, #12
 8001a46:	b5e0      	push	{r5, r6, r7, lr}
 8001a48:	0a49      	lsrs	r1, r1, #9
 8001a4a:	0f46      	lsrs	r6, r0, #29
 8001a4c:	005f      	lsls	r7, r3, #1
 8001a4e:	4331      	orrs	r1, r6
 8001a50:	031e      	lsls	r6, r3, #12
 8001a52:	0fdb      	lsrs	r3, r3, #31
 8001a54:	0a76      	lsrs	r6, r6, #9
 8001a56:	469b      	mov	fp, r3
 8001a58:	0f53      	lsrs	r3, r2, #29
 8001a5a:	4333      	orrs	r3, r6
 8001a5c:	4ec8      	ldr	r6, [pc, #800]	; (8001d80 <__aeabi_dsub+0x348>)
 8001a5e:	0065      	lsls	r5, r4, #1
 8001a60:	00c0      	lsls	r0, r0, #3
 8001a62:	0fe4      	lsrs	r4, r4, #31
 8001a64:	00d2      	lsls	r2, r2, #3
 8001a66:	0d6d      	lsrs	r5, r5, #21
 8001a68:	46a2      	mov	sl, r4
 8001a6a:	4681      	mov	r9, r0
 8001a6c:	0d7f      	lsrs	r7, r7, #21
 8001a6e:	469c      	mov	ip, r3
 8001a70:	4690      	mov	r8, r2
 8001a72:	42b7      	cmp	r7, r6
 8001a74:	d100      	bne.n	8001a78 <__aeabi_dsub+0x40>
 8001a76:	e0b9      	b.n	8001bec <__aeabi_dsub+0x1b4>
 8001a78:	465b      	mov	r3, fp
 8001a7a:	2601      	movs	r6, #1
 8001a7c:	4073      	eors	r3, r6
 8001a7e:	469b      	mov	fp, r3
 8001a80:	1bee      	subs	r6, r5, r7
 8001a82:	45a3      	cmp	fp, r4
 8001a84:	d100      	bne.n	8001a88 <__aeabi_dsub+0x50>
 8001a86:	e083      	b.n	8001b90 <__aeabi_dsub+0x158>
 8001a88:	2e00      	cmp	r6, #0
 8001a8a:	dd63      	ble.n	8001b54 <__aeabi_dsub+0x11c>
 8001a8c:	2f00      	cmp	r7, #0
 8001a8e:	d000      	beq.n	8001a92 <__aeabi_dsub+0x5a>
 8001a90:	e0b1      	b.n	8001bf6 <__aeabi_dsub+0x1be>
 8001a92:	4663      	mov	r3, ip
 8001a94:	4313      	orrs	r3, r2
 8001a96:	d100      	bne.n	8001a9a <__aeabi_dsub+0x62>
 8001a98:	e123      	b.n	8001ce2 <__aeabi_dsub+0x2aa>
 8001a9a:	1e73      	subs	r3, r6, #1
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d000      	beq.n	8001aa2 <__aeabi_dsub+0x6a>
 8001aa0:	e1ba      	b.n	8001e18 <__aeabi_dsub+0x3e0>
 8001aa2:	1a86      	subs	r6, r0, r2
 8001aa4:	4663      	mov	r3, ip
 8001aa6:	42b0      	cmp	r0, r6
 8001aa8:	4180      	sbcs	r0, r0
 8001aaa:	2501      	movs	r5, #1
 8001aac:	1ac9      	subs	r1, r1, r3
 8001aae:	4240      	negs	r0, r0
 8001ab0:	1a09      	subs	r1, r1, r0
 8001ab2:	020b      	lsls	r3, r1, #8
 8001ab4:	d400      	bmi.n	8001ab8 <__aeabi_dsub+0x80>
 8001ab6:	e147      	b.n	8001d48 <__aeabi_dsub+0x310>
 8001ab8:	0249      	lsls	r1, r1, #9
 8001aba:	0a4b      	lsrs	r3, r1, #9
 8001abc:	4698      	mov	r8, r3
 8001abe:	4643      	mov	r3, r8
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d100      	bne.n	8001ac6 <__aeabi_dsub+0x8e>
 8001ac4:	e189      	b.n	8001dda <__aeabi_dsub+0x3a2>
 8001ac6:	4640      	mov	r0, r8
 8001ac8:	f000 fb8a 	bl	80021e0 <__clzsi2>
 8001acc:	0003      	movs	r3, r0
 8001ace:	3b08      	subs	r3, #8
 8001ad0:	2b1f      	cmp	r3, #31
 8001ad2:	dd00      	ble.n	8001ad6 <__aeabi_dsub+0x9e>
 8001ad4:	e17c      	b.n	8001dd0 <__aeabi_dsub+0x398>
 8001ad6:	2220      	movs	r2, #32
 8001ad8:	0030      	movs	r0, r6
 8001ada:	1ad2      	subs	r2, r2, r3
 8001adc:	4641      	mov	r1, r8
 8001ade:	40d0      	lsrs	r0, r2
 8001ae0:	4099      	lsls	r1, r3
 8001ae2:	0002      	movs	r2, r0
 8001ae4:	409e      	lsls	r6, r3
 8001ae6:	430a      	orrs	r2, r1
 8001ae8:	429d      	cmp	r5, r3
 8001aea:	dd00      	ble.n	8001aee <__aeabi_dsub+0xb6>
 8001aec:	e16a      	b.n	8001dc4 <__aeabi_dsub+0x38c>
 8001aee:	1b5d      	subs	r5, r3, r5
 8001af0:	1c6b      	adds	r3, r5, #1
 8001af2:	2b1f      	cmp	r3, #31
 8001af4:	dd00      	ble.n	8001af8 <__aeabi_dsub+0xc0>
 8001af6:	e194      	b.n	8001e22 <__aeabi_dsub+0x3ea>
 8001af8:	2120      	movs	r1, #32
 8001afa:	0010      	movs	r0, r2
 8001afc:	0035      	movs	r5, r6
 8001afe:	1ac9      	subs	r1, r1, r3
 8001b00:	408e      	lsls	r6, r1
 8001b02:	40da      	lsrs	r2, r3
 8001b04:	4088      	lsls	r0, r1
 8001b06:	40dd      	lsrs	r5, r3
 8001b08:	1e71      	subs	r1, r6, #1
 8001b0a:	418e      	sbcs	r6, r1
 8001b0c:	0011      	movs	r1, r2
 8001b0e:	2207      	movs	r2, #7
 8001b10:	4328      	orrs	r0, r5
 8001b12:	2500      	movs	r5, #0
 8001b14:	4306      	orrs	r6, r0
 8001b16:	4032      	ands	r2, r6
 8001b18:	2a00      	cmp	r2, #0
 8001b1a:	d009      	beq.n	8001b30 <__aeabi_dsub+0xf8>
 8001b1c:	230f      	movs	r3, #15
 8001b1e:	4033      	ands	r3, r6
 8001b20:	2b04      	cmp	r3, #4
 8001b22:	d005      	beq.n	8001b30 <__aeabi_dsub+0xf8>
 8001b24:	1d33      	adds	r3, r6, #4
 8001b26:	42b3      	cmp	r3, r6
 8001b28:	41b6      	sbcs	r6, r6
 8001b2a:	4276      	negs	r6, r6
 8001b2c:	1989      	adds	r1, r1, r6
 8001b2e:	001e      	movs	r6, r3
 8001b30:	020b      	lsls	r3, r1, #8
 8001b32:	d400      	bmi.n	8001b36 <__aeabi_dsub+0xfe>
 8001b34:	e23d      	b.n	8001fb2 <__aeabi_dsub+0x57a>
 8001b36:	1c6a      	adds	r2, r5, #1
 8001b38:	4b91      	ldr	r3, [pc, #580]	; (8001d80 <__aeabi_dsub+0x348>)
 8001b3a:	0555      	lsls	r5, r2, #21
 8001b3c:	0d6d      	lsrs	r5, r5, #21
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d100      	bne.n	8001b44 <__aeabi_dsub+0x10c>
 8001b42:	e119      	b.n	8001d78 <__aeabi_dsub+0x340>
 8001b44:	4a8f      	ldr	r2, [pc, #572]	; (8001d84 <__aeabi_dsub+0x34c>)
 8001b46:	08f6      	lsrs	r6, r6, #3
 8001b48:	400a      	ands	r2, r1
 8001b4a:	0757      	lsls	r7, r2, #29
 8001b4c:	0252      	lsls	r2, r2, #9
 8001b4e:	4337      	orrs	r7, r6
 8001b50:	0b12      	lsrs	r2, r2, #12
 8001b52:	e09b      	b.n	8001c8c <__aeabi_dsub+0x254>
 8001b54:	2e00      	cmp	r6, #0
 8001b56:	d000      	beq.n	8001b5a <__aeabi_dsub+0x122>
 8001b58:	e0c5      	b.n	8001ce6 <__aeabi_dsub+0x2ae>
 8001b5a:	1c6e      	adds	r6, r5, #1
 8001b5c:	0576      	lsls	r6, r6, #21
 8001b5e:	0d76      	lsrs	r6, r6, #21
 8001b60:	2e01      	cmp	r6, #1
 8001b62:	dc00      	bgt.n	8001b66 <__aeabi_dsub+0x12e>
 8001b64:	e148      	b.n	8001df8 <__aeabi_dsub+0x3c0>
 8001b66:	4667      	mov	r7, ip
 8001b68:	1a86      	subs	r6, r0, r2
 8001b6a:	1bcb      	subs	r3, r1, r7
 8001b6c:	42b0      	cmp	r0, r6
 8001b6e:	41bf      	sbcs	r7, r7
 8001b70:	427f      	negs	r7, r7
 8001b72:	46b8      	mov	r8, r7
 8001b74:	001f      	movs	r7, r3
 8001b76:	4643      	mov	r3, r8
 8001b78:	1aff      	subs	r7, r7, r3
 8001b7a:	003b      	movs	r3, r7
 8001b7c:	46b8      	mov	r8, r7
 8001b7e:	021b      	lsls	r3, r3, #8
 8001b80:	d500      	bpl.n	8001b84 <__aeabi_dsub+0x14c>
 8001b82:	e15f      	b.n	8001e44 <__aeabi_dsub+0x40c>
 8001b84:	4337      	orrs	r7, r6
 8001b86:	d19a      	bne.n	8001abe <__aeabi_dsub+0x86>
 8001b88:	2200      	movs	r2, #0
 8001b8a:	2400      	movs	r4, #0
 8001b8c:	2500      	movs	r5, #0
 8001b8e:	e079      	b.n	8001c84 <__aeabi_dsub+0x24c>
 8001b90:	2e00      	cmp	r6, #0
 8001b92:	dc00      	bgt.n	8001b96 <__aeabi_dsub+0x15e>
 8001b94:	e0fa      	b.n	8001d8c <__aeabi_dsub+0x354>
 8001b96:	2f00      	cmp	r7, #0
 8001b98:	d100      	bne.n	8001b9c <__aeabi_dsub+0x164>
 8001b9a:	e08d      	b.n	8001cb8 <__aeabi_dsub+0x280>
 8001b9c:	4b78      	ldr	r3, [pc, #480]	; (8001d80 <__aeabi_dsub+0x348>)
 8001b9e:	429d      	cmp	r5, r3
 8001ba0:	d067      	beq.n	8001c72 <__aeabi_dsub+0x23a>
 8001ba2:	2380      	movs	r3, #128	; 0x80
 8001ba4:	4667      	mov	r7, ip
 8001ba6:	041b      	lsls	r3, r3, #16
 8001ba8:	431f      	orrs	r7, r3
 8001baa:	46bc      	mov	ip, r7
 8001bac:	2e38      	cmp	r6, #56	; 0x38
 8001bae:	dc00      	bgt.n	8001bb2 <__aeabi_dsub+0x17a>
 8001bb0:	e152      	b.n	8001e58 <__aeabi_dsub+0x420>
 8001bb2:	4663      	mov	r3, ip
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	1e5a      	subs	r2, r3, #1
 8001bb8:	4193      	sbcs	r3, r2
 8001bba:	181e      	adds	r6, r3, r0
 8001bbc:	4286      	cmp	r6, r0
 8001bbe:	4180      	sbcs	r0, r0
 8001bc0:	4240      	negs	r0, r0
 8001bc2:	1809      	adds	r1, r1, r0
 8001bc4:	020b      	lsls	r3, r1, #8
 8001bc6:	d400      	bmi.n	8001bca <__aeabi_dsub+0x192>
 8001bc8:	e0be      	b.n	8001d48 <__aeabi_dsub+0x310>
 8001bca:	4b6d      	ldr	r3, [pc, #436]	; (8001d80 <__aeabi_dsub+0x348>)
 8001bcc:	3501      	adds	r5, #1
 8001bce:	429d      	cmp	r5, r3
 8001bd0:	d100      	bne.n	8001bd4 <__aeabi_dsub+0x19c>
 8001bd2:	e0d2      	b.n	8001d7a <__aeabi_dsub+0x342>
 8001bd4:	4a6b      	ldr	r2, [pc, #428]	; (8001d84 <__aeabi_dsub+0x34c>)
 8001bd6:	0873      	lsrs	r3, r6, #1
 8001bd8:	400a      	ands	r2, r1
 8001bda:	2101      	movs	r1, #1
 8001bdc:	400e      	ands	r6, r1
 8001bde:	431e      	orrs	r6, r3
 8001be0:	0851      	lsrs	r1, r2, #1
 8001be2:	07d3      	lsls	r3, r2, #31
 8001be4:	2207      	movs	r2, #7
 8001be6:	431e      	orrs	r6, r3
 8001be8:	4032      	ands	r2, r6
 8001bea:	e795      	b.n	8001b18 <__aeabi_dsub+0xe0>
 8001bec:	001e      	movs	r6, r3
 8001bee:	4316      	orrs	r6, r2
 8001bf0:	d000      	beq.n	8001bf4 <__aeabi_dsub+0x1bc>
 8001bf2:	e745      	b.n	8001a80 <__aeabi_dsub+0x48>
 8001bf4:	e740      	b.n	8001a78 <__aeabi_dsub+0x40>
 8001bf6:	4b62      	ldr	r3, [pc, #392]	; (8001d80 <__aeabi_dsub+0x348>)
 8001bf8:	429d      	cmp	r5, r3
 8001bfa:	d03a      	beq.n	8001c72 <__aeabi_dsub+0x23a>
 8001bfc:	2380      	movs	r3, #128	; 0x80
 8001bfe:	4667      	mov	r7, ip
 8001c00:	041b      	lsls	r3, r3, #16
 8001c02:	431f      	orrs	r7, r3
 8001c04:	46bc      	mov	ip, r7
 8001c06:	2e38      	cmp	r6, #56	; 0x38
 8001c08:	dd00      	ble.n	8001c0c <__aeabi_dsub+0x1d4>
 8001c0a:	e0eb      	b.n	8001de4 <__aeabi_dsub+0x3ac>
 8001c0c:	2e1f      	cmp	r6, #31
 8001c0e:	dc00      	bgt.n	8001c12 <__aeabi_dsub+0x1da>
 8001c10:	e13a      	b.n	8001e88 <__aeabi_dsub+0x450>
 8001c12:	0033      	movs	r3, r6
 8001c14:	4667      	mov	r7, ip
 8001c16:	3b20      	subs	r3, #32
 8001c18:	40df      	lsrs	r7, r3
 8001c1a:	003b      	movs	r3, r7
 8001c1c:	2e20      	cmp	r6, #32
 8001c1e:	d005      	beq.n	8001c2c <__aeabi_dsub+0x1f4>
 8001c20:	2740      	movs	r7, #64	; 0x40
 8001c22:	1bbf      	subs	r7, r7, r6
 8001c24:	4666      	mov	r6, ip
 8001c26:	40be      	lsls	r6, r7
 8001c28:	4332      	orrs	r2, r6
 8001c2a:	4690      	mov	r8, r2
 8001c2c:	4646      	mov	r6, r8
 8001c2e:	1e72      	subs	r2, r6, #1
 8001c30:	4196      	sbcs	r6, r2
 8001c32:	4333      	orrs	r3, r6
 8001c34:	e0da      	b.n	8001dec <__aeabi_dsub+0x3b4>
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d100      	bne.n	8001c3c <__aeabi_dsub+0x204>
 8001c3a:	e214      	b.n	8002066 <__aeabi_dsub+0x62e>
 8001c3c:	4663      	mov	r3, ip
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	d100      	bne.n	8001c44 <__aeabi_dsub+0x20c>
 8001c42:	e168      	b.n	8001f16 <__aeabi_dsub+0x4de>
 8001c44:	2380      	movs	r3, #128	; 0x80
 8001c46:	074e      	lsls	r6, r1, #29
 8001c48:	08c0      	lsrs	r0, r0, #3
 8001c4a:	08c9      	lsrs	r1, r1, #3
 8001c4c:	031b      	lsls	r3, r3, #12
 8001c4e:	4306      	orrs	r6, r0
 8001c50:	4219      	tst	r1, r3
 8001c52:	d008      	beq.n	8001c66 <__aeabi_dsub+0x22e>
 8001c54:	4660      	mov	r0, ip
 8001c56:	08c0      	lsrs	r0, r0, #3
 8001c58:	4218      	tst	r0, r3
 8001c5a:	d104      	bne.n	8001c66 <__aeabi_dsub+0x22e>
 8001c5c:	4663      	mov	r3, ip
 8001c5e:	0001      	movs	r1, r0
 8001c60:	08d2      	lsrs	r2, r2, #3
 8001c62:	075e      	lsls	r6, r3, #29
 8001c64:	4316      	orrs	r6, r2
 8001c66:	00f3      	lsls	r3, r6, #3
 8001c68:	4699      	mov	r9, r3
 8001c6a:	00c9      	lsls	r1, r1, #3
 8001c6c:	0f72      	lsrs	r2, r6, #29
 8001c6e:	4d44      	ldr	r5, [pc, #272]	; (8001d80 <__aeabi_dsub+0x348>)
 8001c70:	4311      	orrs	r1, r2
 8001c72:	464b      	mov	r3, r9
 8001c74:	08de      	lsrs	r6, r3, #3
 8001c76:	4b42      	ldr	r3, [pc, #264]	; (8001d80 <__aeabi_dsub+0x348>)
 8001c78:	074f      	lsls	r7, r1, #29
 8001c7a:	4337      	orrs	r7, r6
 8001c7c:	08ca      	lsrs	r2, r1, #3
 8001c7e:	429d      	cmp	r5, r3
 8001c80:	d100      	bne.n	8001c84 <__aeabi_dsub+0x24c>
 8001c82:	e06e      	b.n	8001d62 <__aeabi_dsub+0x32a>
 8001c84:	0312      	lsls	r2, r2, #12
 8001c86:	056d      	lsls	r5, r5, #21
 8001c88:	0b12      	lsrs	r2, r2, #12
 8001c8a:	0d6d      	lsrs	r5, r5, #21
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	0312      	lsls	r2, r2, #12
 8001c90:	0b13      	lsrs	r3, r2, #12
 8001c92:	0d0a      	lsrs	r2, r1, #20
 8001c94:	0512      	lsls	r2, r2, #20
 8001c96:	431a      	orrs	r2, r3
 8001c98:	4b3b      	ldr	r3, [pc, #236]	; (8001d88 <__aeabi_dsub+0x350>)
 8001c9a:	052d      	lsls	r5, r5, #20
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	432b      	orrs	r3, r5
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	07e4      	lsls	r4, r4, #31
 8001ca4:	085b      	lsrs	r3, r3, #1
 8001ca6:	4323      	orrs	r3, r4
 8001ca8:	0038      	movs	r0, r7
 8001caa:	0019      	movs	r1, r3
 8001cac:	bc3c      	pop	{r2, r3, r4, r5}
 8001cae:	4690      	mov	r8, r2
 8001cb0:	4699      	mov	r9, r3
 8001cb2:	46a2      	mov	sl, r4
 8001cb4:	46ab      	mov	fp, r5
 8001cb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001cb8:	4663      	mov	r3, ip
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	d011      	beq.n	8001ce2 <__aeabi_dsub+0x2aa>
 8001cbe:	1e73      	subs	r3, r6, #1
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d000      	beq.n	8001cc6 <__aeabi_dsub+0x28e>
 8001cc4:	e107      	b.n	8001ed6 <__aeabi_dsub+0x49e>
 8001cc6:	1886      	adds	r6, r0, r2
 8001cc8:	4286      	cmp	r6, r0
 8001cca:	4180      	sbcs	r0, r0
 8001ccc:	4461      	add	r1, ip
 8001cce:	4240      	negs	r0, r0
 8001cd0:	1809      	adds	r1, r1, r0
 8001cd2:	2501      	movs	r5, #1
 8001cd4:	020b      	lsls	r3, r1, #8
 8001cd6:	d537      	bpl.n	8001d48 <__aeabi_dsub+0x310>
 8001cd8:	2502      	movs	r5, #2
 8001cda:	e77b      	b.n	8001bd4 <__aeabi_dsub+0x19c>
 8001cdc:	003e      	movs	r6, r7
 8001cde:	4661      	mov	r1, ip
 8001ce0:	4691      	mov	r9, r2
 8001ce2:	0035      	movs	r5, r6
 8001ce4:	e7c5      	b.n	8001c72 <__aeabi_dsub+0x23a>
 8001ce6:	465c      	mov	r4, fp
 8001ce8:	2d00      	cmp	r5, #0
 8001cea:	d000      	beq.n	8001cee <__aeabi_dsub+0x2b6>
 8001cec:	e0e1      	b.n	8001eb2 <__aeabi_dsub+0x47a>
 8001cee:	000b      	movs	r3, r1
 8001cf0:	4303      	orrs	r3, r0
 8001cf2:	d0f3      	beq.n	8001cdc <__aeabi_dsub+0x2a4>
 8001cf4:	1c73      	adds	r3, r6, #1
 8001cf6:	d100      	bne.n	8001cfa <__aeabi_dsub+0x2c2>
 8001cf8:	e1ac      	b.n	8002054 <__aeabi_dsub+0x61c>
 8001cfa:	4b21      	ldr	r3, [pc, #132]	; (8001d80 <__aeabi_dsub+0x348>)
 8001cfc:	429f      	cmp	r7, r3
 8001cfe:	d100      	bne.n	8001d02 <__aeabi_dsub+0x2ca>
 8001d00:	e13a      	b.n	8001f78 <__aeabi_dsub+0x540>
 8001d02:	43f3      	mvns	r3, r6
 8001d04:	2b38      	cmp	r3, #56	; 0x38
 8001d06:	dd00      	ble.n	8001d0a <__aeabi_dsub+0x2d2>
 8001d08:	e16f      	b.n	8001fea <__aeabi_dsub+0x5b2>
 8001d0a:	2b1f      	cmp	r3, #31
 8001d0c:	dd00      	ble.n	8001d10 <__aeabi_dsub+0x2d8>
 8001d0e:	e18c      	b.n	800202a <__aeabi_dsub+0x5f2>
 8001d10:	2520      	movs	r5, #32
 8001d12:	000e      	movs	r6, r1
 8001d14:	1aed      	subs	r5, r5, r3
 8001d16:	40ae      	lsls	r6, r5
 8001d18:	46b0      	mov	r8, r6
 8001d1a:	0006      	movs	r6, r0
 8001d1c:	46aa      	mov	sl, r5
 8001d1e:	40de      	lsrs	r6, r3
 8001d20:	4645      	mov	r5, r8
 8001d22:	4335      	orrs	r5, r6
 8001d24:	002e      	movs	r6, r5
 8001d26:	4655      	mov	r5, sl
 8001d28:	40d9      	lsrs	r1, r3
 8001d2a:	40a8      	lsls	r0, r5
 8001d2c:	4663      	mov	r3, ip
 8001d2e:	1e45      	subs	r5, r0, #1
 8001d30:	41a8      	sbcs	r0, r5
 8001d32:	1a5b      	subs	r3, r3, r1
 8001d34:	469c      	mov	ip, r3
 8001d36:	4330      	orrs	r0, r6
 8001d38:	1a16      	subs	r6, r2, r0
 8001d3a:	42b2      	cmp	r2, r6
 8001d3c:	4192      	sbcs	r2, r2
 8001d3e:	4663      	mov	r3, ip
 8001d40:	4252      	negs	r2, r2
 8001d42:	1a99      	subs	r1, r3, r2
 8001d44:	003d      	movs	r5, r7
 8001d46:	e6b4      	b.n	8001ab2 <__aeabi_dsub+0x7a>
 8001d48:	2207      	movs	r2, #7
 8001d4a:	4032      	ands	r2, r6
 8001d4c:	2a00      	cmp	r2, #0
 8001d4e:	d000      	beq.n	8001d52 <__aeabi_dsub+0x31a>
 8001d50:	e6e4      	b.n	8001b1c <__aeabi_dsub+0xe4>
 8001d52:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <__aeabi_dsub+0x348>)
 8001d54:	08f6      	lsrs	r6, r6, #3
 8001d56:	074f      	lsls	r7, r1, #29
 8001d58:	4337      	orrs	r7, r6
 8001d5a:	08ca      	lsrs	r2, r1, #3
 8001d5c:	429d      	cmp	r5, r3
 8001d5e:	d000      	beq.n	8001d62 <__aeabi_dsub+0x32a>
 8001d60:	e790      	b.n	8001c84 <__aeabi_dsub+0x24c>
 8001d62:	003b      	movs	r3, r7
 8001d64:	4313      	orrs	r3, r2
 8001d66:	d100      	bne.n	8001d6a <__aeabi_dsub+0x332>
 8001d68:	e1a6      	b.n	80020b8 <__aeabi_dsub+0x680>
 8001d6a:	2380      	movs	r3, #128	; 0x80
 8001d6c:	031b      	lsls	r3, r3, #12
 8001d6e:	431a      	orrs	r2, r3
 8001d70:	0312      	lsls	r2, r2, #12
 8001d72:	0b12      	lsrs	r2, r2, #12
 8001d74:	4d02      	ldr	r5, [pc, #8]	; (8001d80 <__aeabi_dsub+0x348>)
 8001d76:	e789      	b.n	8001c8c <__aeabi_dsub+0x254>
 8001d78:	0015      	movs	r5, r2
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	2700      	movs	r7, #0
 8001d7e:	e785      	b.n	8001c8c <__aeabi_dsub+0x254>
 8001d80:	000007ff 	.word	0x000007ff
 8001d84:	ff7fffff 	.word	0xff7fffff
 8001d88:	800fffff 	.word	0x800fffff
 8001d8c:	2e00      	cmp	r6, #0
 8001d8e:	d000      	beq.n	8001d92 <__aeabi_dsub+0x35a>
 8001d90:	e0c7      	b.n	8001f22 <__aeabi_dsub+0x4ea>
 8001d92:	1c6b      	adds	r3, r5, #1
 8001d94:	055e      	lsls	r6, r3, #21
 8001d96:	0d76      	lsrs	r6, r6, #21
 8001d98:	2e01      	cmp	r6, #1
 8001d9a:	dc00      	bgt.n	8001d9e <__aeabi_dsub+0x366>
 8001d9c:	e0f0      	b.n	8001f80 <__aeabi_dsub+0x548>
 8001d9e:	4dc8      	ldr	r5, [pc, #800]	; (80020c0 <__aeabi_dsub+0x688>)
 8001da0:	42ab      	cmp	r3, r5
 8001da2:	d100      	bne.n	8001da6 <__aeabi_dsub+0x36e>
 8001da4:	e0b9      	b.n	8001f1a <__aeabi_dsub+0x4e2>
 8001da6:	1885      	adds	r5, r0, r2
 8001da8:	000a      	movs	r2, r1
 8001daa:	4285      	cmp	r5, r0
 8001dac:	4189      	sbcs	r1, r1
 8001dae:	4462      	add	r2, ip
 8001db0:	4249      	negs	r1, r1
 8001db2:	1851      	adds	r1, r2, r1
 8001db4:	2207      	movs	r2, #7
 8001db6:	07ce      	lsls	r6, r1, #31
 8001db8:	086d      	lsrs	r5, r5, #1
 8001dba:	432e      	orrs	r6, r5
 8001dbc:	0849      	lsrs	r1, r1, #1
 8001dbe:	4032      	ands	r2, r6
 8001dc0:	001d      	movs	r5, r3
 8001dc2:	e6a9      	b.n	8001b18 <__aeabi_dsub+0xe0>
 8001dc4:	49bf      	ldr	r1, [pc, #764]	; (80020c4 <__aeabi_dsub+0x68c>)
 8001dc6:	1aed      	subs	r5, r5, r3
 8001dc8:	4011      	ands	r1, r2
 8001dca:	2207      	movs	r2, #7
 8001dcc:	4032      	ands	r2, r6
 8001dce:	e6a3      	b.n	8001b18 <__aeabi_dsub+0xe0>
 8001dd0:	0032      	movs	r2, r6
 8001dd2:	3828      	subs	r0, #40	; 0x28
 8001dd4:	4082      	lsls	r2, r0
 8001dd6:	2600      	movs	r6, #0
 8001dd8:	e686      	b.n	8001ae8 <__aeabi_dsub+0xb0>
 8001dda:	0030      	movs	r0, r6
 8001ddc:	f000 fa00 	bl	80021e0 <__clzsi2>
 8001de0:	3020      	adds	r0, #32
 8001de2:	e673      	b.n	8001acc <__aeabi_dsub+0x94>
 8001de4:	4663      	mov	r3, ip
 8001de6:	4313      	orrs	r3, r2
 8001de8:	1e5a      	subs	r2, r3, #1
 8001dea:	4193      	sbcs	r3, r2
 8001dec:	1ac6      	subs	r6, r0, r3
 8001dee:	42b0      	cmp	r0, r6
 8001df0:	4180      	sbcs	r0, r0
 8001df2:	4240      	negs	r0, r0
 8001df4:	1a09      	subs	r1, r1, r0
 8001df6:	e65c      	b.n	8001ab2 <__aeabi_dsub+0x7a>
 8001df8:	000e      	movs	r6, r1
 8001dfa:	4667      	mov	r7, ip
 8001dfc:	4306      	orrs	r6, r0
 8001dfe:	4317      	orrs	r7, r2
 8001e00:	2d00      	cmp	r5, #0
 8001e02:	d15e      	bne.n	8001ec2 <__aeabi_dsub+0x48a>
 8001e04:	2e00      	cmp	r6, #0
 8001e06:	d000      	beq.n	8001e0a <__aeabi_dsub+0x3d2>
 8001e08:	e0f3      	b.n	8001ff2 <__aeabi_dsub+0x5ba>
 8001e0a:	2f00      	cmp	r7, #0
 8001e0c:	d100      	bne.n	8001e10 <__aeabi_dsub+0x3d8>
 8001e0e:	e11e      	b.n	800204e <__aeabi_dsub+0x616>
 8001e10:	465c      	mov	r4, fp
 8001e12:	4661      	mov	r1, ip
 8001e14:	4691      	mov	r9, r2
 8001e16:	e72c      	b.n	8001c72 <__aeabi_dsub+0x23a>
 8001e18:	4fa9      	ldr	r7, [pc, #676]	; (80020c0 <__aeabi_dsub+0x688>)
 8001e1a:	42be      	cmp	r6, r7
 8001e1c:	d07b      	beq.n	8001f16 <__aeabi_dsub+0x4de>
 8001e1e:	001e      	movs	r6, r3
 8001e20:	e6f1      	b.n	8001c06 <__aeabi_dsub+0x1ce>
 8001e22:	0010      	movs	r0, r2
 8001e24:	3d1f      	subs	r5, #31
 8001e26:	40e8      	lsrs	r0, r5
 8001e28:	2b20      	cmp	r3, #32
 8001e2a:	d003      	beq.n	8001e34 <__aeabi_dsub+0x3fc>
 8001e2c:	2140      	movs	r1, #64	; 0x40
 8001e2e:	1acb      	subs	r3, r1, r3
 8001e30:	409a      	lsls	r2, r3
 8001e32:	4316      	orrs	r6, r2
 8001e34:	1e73      	subs	r3, r6, #1
 8001e36:	419e      	sbcs	r6, r3
 8001e38:	2207      	movs	r2, #7
 8001e3a:	4306      	orrs	r6, r0
 8001e3c:	4032      	ands	r2, r6
 8001e3e:	2100      	movs	r1, #0
 8001e40:	2500      	movs	r5, #0
 8001e42:	e783      	b.n	8001d4c <__aeabi_dsub+0x314>
 8001e44:	1a16      	subs	r6, r2, r0
 8001e46:	4663      	mov	r3, ip
 8001e48:	42b2      	cmp	r2, r6
 8001e4a:	4180      	sbcs	r0, r0
 8001e4c:	1a59      	subs	r1, r3, r1
 8001e4e:	4240      	negs	r0, r0
 8001e50:	1a0b      	subs	r3, r1, r0
 8001e52:	4698      	mov	r8, r3
 8001e54:	465c      	mov	r4, fp
 8001e56:	e632      	b.n	8001abe <__aeabi_dsub+0x86>
 8001e58:	2e1f      	cmp	r6, #31
 8001e5a:	dd00      	ble.n	8001e5e <__aeabi_dsub+0x426>
 8001e5c:	e0ab      	b.n	8001fb6 <__aeabi_dsub+0x57e>
 8001e5e:	2720      	movs	r7, #32
 8001e60:	1bbb      	subs	r3, r7, r6
 8001e62:	469a      	mov	sl, r3
 8001e64:	4663      	mov	r3, ip
 8001e66:	4657      	mov	r7, sl
 8001e68:	40bb      	lsls	r3, r7
 8001e6a:	4699      	mov	r9, r3
 8001e6c:	0013      	movs	r3, r2
 8001e6e:	464f      	mov	r7, r9
 8001e70:	40f3      	lsrs	r3, r6
 8001e72:	431f      	orrs	r7, r3
 8001e74:	003b      	movs	r3, r7
 8001e76:	4657      	mov	r7, sl
 8001e78:	40ba      	lsls	r2, r7
 8001e7a:	1e57      	subs	r7, r2, #1
 8001e7c:	41ba      	sbcs	r2, r7
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	4662      	mov	r2, ip
 8001e82:	40f2      	lsrs	r2, r6
 8001e84:	1889      	adds	r1, r1, r2
 8001e86:	e698      	b.n	8001bba <__aeabi_dsub+0x182>
 8001e88:	2720      	movs	r7, #32
 8001e8a:	1bbb      	subs	r3, r7, r6
 8001e8c:	469a      	mov	sl, r3
 8001e8e:	4663      	mov	r3, ip
 8001e90:	4657      	mov	r7, sl
 8001e92:	40bb      	lsls	r3, r7
 8001e94:	4699      	mov	r9, r3
 8001e96:	0013      	movs	r3, r2
 8001e98:	464f      	mov	r7, r9
 8001e9a:	40f3      	lsrs	r3, r6
 8001e9c:	431f      	orrs	r7, r3
 8001e9e:	003b      	movs	r3, r7
 8001ea0:	4657      	mov	r7, sl
 8001ea2:	40ba      	lsls	r2, r7
 8001ea4:	1e57      	subs	r7, r2, #1
 8001ea6:	41ba      	sbcs	r2, r7
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	4662      	mov	r2, ip
 8001eac:	40f2      	lsrs	r2, r6
 8001eae:	1a89      	subs	r1, r1, r2
 8001eb0:	e79c      	b.n	8001dec <__aeabi_dsub+0x3b4>
 8001eb2:	4b83      	ldr	r3, [pc, #524]	; (80020c0 <__aeabi_dsub+0x688>)
 8001eb4:	429f      	cmp	r7, r3
 8001eb6:	d05f      	beq.n	8001f78 <__aeabi_dsub+0x540>
 8001eb8:	2580      	movs	r5, #128	; 0x80
 8001eba:	042d      	lsls	r5, r5, #16
 8001ebc:	4273      	negs	r3, r6
 8001ebe:	4329      	orrs	r1, r5
 8001ec0:	e720      	b.n	8001d04 <__aeabi_dsub+0x2cc>
 8001ec2:	2e00      	cmp	r6, #0
 8001ec4:	d10c      	bne.n	8001ee0 <__aeabi_dsub+0x4a8>
 8001ec6:	2f00      	cmp	r7, #0
 8001ec8:	d100      	bne.n	8001ecc <__aeabi_dsub+0x494>
 8001eca:	e0d0      	b.n	800206e <__aeabi_dsub+0x636>
 8001ecc:	465c      	mov	r4, fp
 8001ece:	4661      	mov	r1, ip
 8001ed0:	4691      	mov	r9, r2
 8001ed2:	4d7b      	ldr	r5, [pc, #492]	; (80020c0 <__aeabi_dsub+0x688>)
 8001ed4:	e6cd      	b.n	8001c72 <__aeabi_dsub+0x23a>
 8001ed6:	4f7a      	ldr	r7, [pc, #488]	; (80020c0 <__aeabi_dsub+0x688>)
 8001ed8:	42be      	cmp	r6, r7
 8001eda:	d01c      	beq.n	8001f16 <__aeabi_dsub+0x4de>
 8001edc:	001e      	movs	r6, r3
 8001ede:	e665      	b.n	8001bac <__aeabi_dsub+0x174>
 8001ee0:	2f00      	cmp	r7, #0
 8001ee2:	d018      	beq.n	8001f16 <__aeabi_dsub+0x4de>
 8001ee4:	08c0      	lsrs	r0, r0, #3
 8001ee6:	074e      	lsls	r6, r1, #29
 8001ee8:	4306      	orrs	r6, r0
 8001eea:	2080      	movs	r0, #128	; 0x80
 8001eec:	08c9      	lsrs	r1, r1, #3
 8001eee:	0300      	lsls	r0, r0, #12
 8001ef0:	4201      	tst	r1, r0
 8001ef2:	d008      	beq.n	8001f06 <__aeabi_dsub+0x4ce>
 8001ef4:	4663      	mov	r3, ip
 8001ef6:	08dc      	lsrs	r4, r3, #3
 8001ef8:	4204      	tst	r4, r0
 8001efa:	d104      	bne.n	8001f06 <__aeabi_dsub+0x4ce>
 8001efc:	0021      	movs	r1, r4
 8001efe:	46da      	mov	sl, fp
 8001f00:	08d2      	lsrs	r2, r2, #3
 8001f02:	075e      	lsls	r6, r3, #29
 8001f04:	4316      	orrs	r6, r2
 8001f06:	00f3      	lsls	r3, r6, #3
 8001f08:	4699      	mov	r9, r3
 8001f0a:	2401      	movs	r4, #1
 8001f0c:	4653      	mov	r3, sl
 8001f0e:	00c9      	lsls	r1, r1, #3
 8001f10:	0f72      	lsrs	r2, r6, #29
 8001f12:	4311      	orrs	r1, r2
 8001f14:	401c      	ands	r4, r3
 8001f16:	4d6a      	ldr	r5, [pc, #424]	; (80020c0 <__aeabi_dsub+0x688>)
 8001f18:	e6ab      	b.n	8001c72 <__aeabi_dsub+0x23a>
 8001f1a:	001d      	movs	r5, r3
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2700      	movs	r7, #0
 8001f20:	e6b4      	b.n	8001c8c <__aeabi_dsub+0x254>
 8001f22:	2d00      	cmp	r5, #0
 8001f24:	d159      	bne.n	8001fda <__aeabi_dsub+0x5a2>
 8001f26:	000b      	movs	r3, r1
 8001f28:	4303      	orrs	r3, r0
 8001f2a:	d100      	bne.n	8001f2e <__aeabi_dsub+0x4f6>
 8001f2c:	e6d6      	b.n	8001cdc <__aeabi_dsub+0x2a4>
 8001f2e:	1c73      	adds	r3, r6, #1
 8001f30:	d100      	bne.n	8001f34 <__aeabi_dsub+0x4fc>
 8001f32:	e0b2      	b.n	800209a <__aeabi_dsub+0x662>
 8001f34:	4b62      	ldr	r3, [pc, #392]	; (80020c0 <__aeabi_dsub+0x688>)
 8001f36:	429f      	cmp	r7, r3
 8001f38:	d01e      	beq.n	8001f78 <__aeabi_dsub+0x540>
 8001f3a:	43f3      	mvns	r3, r6
 8001f3c:	2b38      	cmp	r3, #56	; 0x38
 8001f3e:	dc6f      	bgt.n	8002020 <__aeabi_dsub+0x5e8>
 8001f40:	2b1f      	cmp	r3, #31
 8001f42:	dd00      	ble.n	8001f46 <__aeabi_dsub+0x50e>
 8001f44:	e097      	b.n	8002076 <__aeabi_dsub+0x63e>
 8001f46:	2520      	movs	r5, #32
 8001f48:	000e      	movs	r6, r1
 8001f4a:	1aed      	subs	r5, r5, r3
 8001f4c:	40ae      	lsls	r6, r5
 8001f4e:	46b0      	mov	r8, r6
 8001f50:	0006      	movs	r6, r0
 8001f52:	46aa      	mov	sl, r5
 8001f54:	40de      	lsrs	r6, r3
 8001f56:	4645      	mov	r5, r8
 8001f58:	4335      	orrs	r5, r6
 8001f5a:	002e      	movs	r6, r5
 8001f5c:	4655      	mov	r5, sl
 8001f5e:	40a8      	lsls	r0, r5
 8001f60:	40d9      	lsrs	r1, r3
 8001f62:	1e45      	subs	r5, r0, #1
 8001f64:	41a8      	sbcs	r0, r5
 8001f66:	448c      	add	ip, r1
 8001f68:	4306      	orrs	r6, r0
 8001f6a:	18b6      	adds	r6, r6, r2
 8001f6c:	4296      	cmp	r6, r2
 8001f6e:	4192      	sbcs	r2, r2
 8001f70:	4251      	negs	r1, r2
 8001f72:	4461      	add	r1, ip
 8001f74:	003d      	movs	r5, r7
 8001f76:	e625      	b.n	8001bc4 <__aeabi_dsub+0x18c>
 8001f78:	003d      	movs	r5, r7
 8001f7a:	4661      	mov	r1, ip
 8001f7c:	4691      	mov	r9, r2
 8001f7e:	e678      	b.n	8001c72 <__aeabi_dsub+0x23a>
 8001f80:	000b      	movs	r3, r1
 8001f82:	4303      	orrs	r3, r0
 8001f84:	2d00      	cmp	r5, #0
 8001f86:	d000      	beq.n	8001f8a <__aeabi_dsub+0x552>
 8001f88:	e655      	b.n	8001c36 <__aeabi_dsub+0x1fe>
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d0f5      	beq.n	8001f7a <__aeabi_dsub+0x542>
 8001f8e:	4663      	mov	r3, ip
 8001f90:	4313      	orrs	r3, r2
 8001f92:	d100      	bne.n	8001f96 <__aeabi_dsub+0x55e>
 8001f94:	e66d      	b.n	8001c72 <__aeabi_dsub+0x23a>
 8001f96:	1886      	adds	r6, r0, r2
 8001f98:	4286      	cmp	r6, r0
 8001f9a:	4180      	sbcs	r0, r0
 8001f9c:	4461      	add	r1, ip
 8001f9e:	4240      	negs	r0, r0
 8001fa0:	1809      	adds	r1, r1, r0
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	020b      	lsls	r3, r1, #8
 8001fa6:	d400      	bmi.n	8001faa <__aeabi_dsub+0x572>
 8001fa8:	e6d0      	b.n	8001d4c <__aeabi_dsub+0x314>
 8001faa:	4b46      	ldr	r3, [pc, #280]	; (80020c4 <__aeabi_dsub+0x68c>)
 8001fac:	3501      	adds	r5, #1
 8001fae:	4019      	ands	r1, r3
 8001fb0:	e5b2      	b.n	8001b18 <__aeabi_dsub+0xe0>
 8001fb2:	46b1      	mov	r9, r6
 8001fb4:	e65d      	b.n	8001c72 <__aeabi_dsub+0x23a>
 8001fb6:	0033      	movs	r3, r6
 8001fb8:	4667      	mov	r7, ip
 8001fba:	3b20      	subs	r3, #32
 8001fbc:	40df      	lsrs	r7, r3
 8001fbe:	003b      	movs	r3, r7
 8001fc0:	2e20      	cmp	r6, #32
 8001fc2:	d005      	beq.n	8001fd0 <__aeabi_dsub+0x598>
 8001fc4:	2740      	movs	r7, #64	; 0x40
 8001fc6:	1bbf      	subs	r7, r7, r6
 8001fc8:	4666      	mov	r6, ip
 8001fca:	40be      	lsls	r6, r7
 8001fcc:	4332      	orrs	r2, r6
 8001fce:	4690      	mov	r8, r2
 8001fd0:	4646      	mov	r6, r8
 8001fd2:	1e72      	subs	r2, r6, #1
 8001fd4:	4196      	sbcs	r6, r2
 8001fd6:	4333      	orrs	r3, r6
 8001fd8:	e5ef      	b.n	8001bba <__aeabi_dsub+0x182>
 8001fda:	4b39      	ldr	r3, [pc, #228]	; (80020c0 <__aeabi_dsub+0x688>)
 8001fdc:	429f      	cmp	r7, r3
 8001fde:	d0cb      	beq.n	8001f78 <__aeabi_dsub+0x540>
 8001fe0:	2580      	movs	r5, #128	; 0x80
 8001fe2:	042d      	lsls	r5, r5, #16
 8001fe4:	4273      	negs	r3, r6
 8001fe6:	4329      	orrs	r1, r5
 8001fe8:	e7a8      	b.n	8001f3c <__aeabi_dsub+0x504>
 8001fea:	4308      	orrs	r0, r1
 8001fec:	1e41      	subs	r1, r0, #1
 8001fee:	4188      	sbcs	r0, r1
 8001ff0:	e6a2      	b.n	8001d38 <__aeabi_dsub+0x300>
 8001ff2:	2f00      	cmp	r7, #0
 8001ff4:	d100      	bne.n	8001ff8 <__aeabi_dsub+0x5c0>
 8001ff6:	e63c      	b.n	8001c72 <__aeabi_dsub+0x23a>
 8001ff8:	4663      	mov	r3, ip
 8001ffa:	1a86      	subs	r6, r0, r2
 8001ffc:	1acf      	subs	r7, r1, r3
 8001ffe:	42b0      	cmp	r0, r6
 8002000:	419b      	sbcs	r3, r3
 8002002:	425b      	negs	r3, r3
 8002004:	1afb      	subs	r3, r7, r3
 8002006:	4698      	mov	r8, r3
 8002008:	021b      	lsls	r3, r3, #8
 800200a:	d54e      	bpl.n	80020aa <__aeabi_dsub+0x672>
 800200c:	1a16      	subs	r6, r2, r0
 800200e:	4663      	mov	r3, ip
 8002010:	42b2      	cmp	r2, r6
 8002012:	4192      	sbcs	r2, r2
 8002014:	1a59      	subs	r1, r3, r1
 8002016:	4252      	negs	r2, r2
 8002018:	1a89      	subs	r1, r1, r2
 800201a:	465c      	mov	r4, fp
 800201c:	2200      	movs	r2, #0
 800201e:	e57b      	b.n	8001b18 <__aeabi_dsub+0xe0>
 8002020:	4301      	orrs	r1, r0
 8002022:	000e      	movs	r6, r1
 8002024:	1e71      	subs	r1, r6, #1
 8002026:	418e      	sbcs	r6, r1
 8002028:	e79f      	b.n	8001f6a <__aeabi_dsub+0x532>
 800202a:	001d      	movs	r5, r3
 800202c:	000e      	movs	r6, r1
 800202e:	3d20      	subs	r5, #32
 8002030:	40ee      	lsrs	r6, r5
 8002032:	46b0      	mov	r8, r6
 8002034:	2b20      	cmp	r3, #32
 8002036:	d004      	beq.n	8002042 <__aeabi_dsub+0x60a>
 8002038:	2540      	movs	r5, #64	; 0x40
 800203a:	1aeb      	subs	r3, r5, r3
 800203c:	4099      	lsls	r1, r3
 800203e:	4308      	orrs	r0, r1
 8002040:	4681      	mov	r9, r0
 8002042:	4648      	mov	r0, r9
 8002044:	4643      	mov	r3, r8
 8002046:	1e41      	subs	r1, r0, #1
 8002048:	4188      	sbcs	r0, r1
 800204a:	4318      	orrs	r0, r3
 800204c:	e674      	b.n	8001d38 <__aeabi_dsub+0x300>
 800204e:	2200      	movs	r2, #0
 8002050:	2400      	movs	r4, #0
 8002052:	e617      	b.n	8001c84 <__aeabi_dsub+0x24c>
 8002054:	1a16      	subs	r6, r2, r0
 8002056:	4663      	mov	r3, ip
 8002058:	42b2      	cmp	r2, r6
 800205a:	4192      	sbcs	r2, r2
 800205c:	1a59      	subs	r1, r3, r1
 800205e:	4252      	negs	r2, r2
 8002060:	1a89      	subs	r1, r1, r2
 8002062:	003d      	movs	r5, r7
 8002064:	e525      	b.n	8001ab2 <__aeabi_dsub+0x7a>
 8002066:	4661      	mov	r1, ip
 8002068:	4691      	mov	r9, r2
 800206a:	4d15      	ldr	r5, [pc, #84]	; (80020c0 <__aeabi_dsub+0x688>)
 800206c:	e601      	b.n	8001c72 <__aeabi_dsub+0x23a>
 800206e:	2280      	movs	r2, #128	; 0x80
 8002070:	2400      	movs	r4, #0
 8002072:	0312      	lsls	r2, r2, #12
 8002074:	e679      	b.n	8001d6a <__aeabi_dsub+0x332>
 8002076:	001d      	movs	r5, r3
 8002078:	000e      	movs	r6, r1
 800207a:	3d20      	subs	r5, #32
 800207c:	40ee      	lsrs	r6, r5
 800207e:	46b0      	mov	r8, r6
 8002080:	2b20      	cmp	r3, #32
 8002082:	d004      	beq.n	800208e <__aeabi_dsub+0x656>
 8002084:	2540      	movs	r5, #64	; 0x40
 8002086:	1aeb      	subs	r3, r5, r3
 8002088:	4099      	lsls	r1, r3
 800208a:	4308      	orrs	r0, r1
 800208c:	4681      	mov	r9, r0
 800208e:	464e      	mov	r6, r9
 8002090:	4643      	mov	r3, r8
 8002092:	1e71      	subs	r1, r6, #1
 8002094:	418e      	sbcs	r6, r1
 8002096:	431e      	orrs	r6, r3
 8002098:	e767      	b.n	8001f6a <__aeabi_dsub+0x532>
 800209a:	1886      	adds	r6, r0, r2
 800209c:	4296      	cmp	r6, r2
 800209e:	419b      	sbcs	r3, r3
 80020a0:	4461      	add	r1, ip
 80020a2:	425b      	negs	r3, r3
 80020a4:	18c9      	adds	r1, r1, r3
 80020a6:	003d      	movs	r5, r7
 80020a8:	e58c      	b.n	8001bc4 <__aeabi_dsub+0x18c>
 80020aa:	4647      	mov	r7, r8
 80020ac:	4337      	orrs	r7, r6
 80020ae:	d0ce      	beq.n	800204e <__aeabi_dsub+0x616>
 80020b0:	2207      	movs	r2, #7
 80020b2:	4641      	mov	r1, r8
 80020b4:	4032      	ands	r2, r6
 80020b6:	e649      	b.n	8001d4c <__aeabi_dsub+0x314>
 80020b8:	2700      	movs	r7, #0
 80020ba:	003a      	movs	r2, r7
 80020bc:	e5e6      	b.n	8001c8c <__aeabi_dsub+0x254>
 80020be:	46c0      	nop			; (mov r8, r8)
 80020c0:	000007ff 	.word	0x000007ff
 80020c4:	ff7fffff 	.word	0xff7fffff

080020c8 <__aeabi_dcmpun>:
 80020c8:	b570      	push	{r4, r5, r6, lr}
 80020ca:	4e0c      	ldr	r6, [pc, #48]	; (80020fc <__aeabi_dcmpun+0x34>)
 80020cc:	030d      	lsls	r5, r1, #12
 80020ce:	031c      	lsls	r4, r3, #12
 80020d0:	0049      	lsls	r1, r1, #1
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	0b2d      	lsrs	r5, r5, #12
 80020d6:	0d49      	lsrs	r1, r1, #21
 80020d8:	0b24      	lsrs	r4, r4, #12
 80020da:	0d5b      	lsrs	r3, r3, #21
 80020dc:	42b1      	cmp	r1, r6
 80020de:	d008      	beq.n	80020f2 <__aeabi_dcmpun+0x2a>
 80020e0:	4906      	ldr	r1, [pc, #24]	; (80020fc <__aeabi_dcmpun+0x34>)
 80020e2:	2000      	movs	r0, #0
 80020e4:	428b      	cmp	r3, r1
 80020e6:	d103      	bne.n	80020f0 <__aeabi_dcmpun+0x28>
 80020e8:	4314      	orrs	r4, r2
 80020ea:	0020      	movs	r0, r4
 80020ec:	1e44      	subs	r4, r0, #1
 80020ee:	41a0      	sbcs	r0, r4
 80020f0:	bd70      	pop	{r4, r5, r6, pc}
 80020f2:	4305      	orrs	r5, r0
 80020f4:	2001      	movs	r0, #1
 80020f6:	2d00      	cmp	r5, #0
 80020f8:	d1fa      	bne.n	80020f0 <__aeabi_dcmpun+0x28>
 80020fa:	e7f1      	b.n	80020e0 <__aeabi_dcmpun+0x18>
 80020fc:	000007ff 	.word	0x000007ff

08002100 <__aeabi_d2iz>:
 8002100:	b530      	push	{r4, r5, lr}
 8002102:	4d14      	ldr	r5, [pc, #80]	; (8002154 <__aeabi_d2iz+0x54>)
 8002104:	030a      	lsls	r2, r1, #12
 8002106:	004b      	lsls	r3, r1, #1
 8002108:	0b12      	lsrs	r2, r2, #12
 800210a:	0d5b      	lsrs	r3, r3, #21
 800210c:	0fc9      	lsrs	r1, r1, #31
 800210e:	2400      	movs	r4, #0
 8002110:	42ab      	cmp	r3, r5
 8002112:	dd11      	ble.n	8002138 <__aeabi_d2iz+0x38>
 8002114:	4c10      	ldr	r4, [pc, #64]	; (8002158 <__aeabi_d2iz+0x58>)
 8002116:	42a3      	cmp	r3, r4
 8002118:	dc10      	bgt.n	800213c <__aeabi_d2iz+0x3c>
 800211a:	2480      	movs	r4, #128	; 0x80
 800211c:	0364      	lsls	r4, r4, #13
 800211e:	4322      	orrs	r2, r4
 8002120:	4c0e      	ldr	r4, [pc, #56]	; (800215c <__aeabi_d2iz+0x5c>)
 8002122:	1ae4      	subs	r4, r4, r3
 8002124:	2c1f      	cmp	r4, #31
 8002126:	dd0c      	ble.n	8002142 <__aeabi_d2iz+0x42>
 8002128:	480d      	ldr	r0, [pc, #52]	; (8002160 <__aeabi_d2iz+0x60>)
 800212a:	1ac3      	subs	r3, r0, r3
 800212c:	40da      	lsrs	r2, r3
 800212e:	0013      	movs	r3, r2
 8002130:	425c      	negs	r4, r3
 8002132:	2900      	cmp	r1, #0
 8002134:	d100      	bne.n	8002138 <__aeabi_d2iz+0x38>
 8002136:	001c      	movs	r4, r3
 8002138:	0020      	movs	r0, r4
 800213a:	bd30      	pop	{r4, r5, pc}
 800213c:	4b09      	ldr	r3, [pc, #36]	; (8002164 <__aeabi_d2iz+0x64>)
 800213e:	18cc      	adds	r4, r1, r3
 8002140:	e7fa      	b.n	8002138 <__aeabi_d2iz+0x38>
 8002142:	4d09      	ldr	r5, [pc, #36]	; (8002168 <__aeabi_d2iz+0x68>)
 8002144:	40e0      	lsrs	r0, r4
 8002146:	46ac      	mov	ip, r5
 8002148:	4463      	add	r3, ip
 800214a:	409a      	lsls	r2, r3
 800214c:	0013      	movs	r3, r2
 800214e:	4303      	orrs	r3, r0
 8002150:	e7ee      	b.n	8002130 <__aeabi_d2iz+0x30>
 8002152:	46c0      	nop			; (mov r8, r8)
 8002154:	000003fe 	.word	0x000003fe
 8002158:	0000041d 	.word	0x0000041d
 800215c:	00000433 	.word	0x00000433
 8002160:	00000413 	.word	0x00000413
 8002164:	7fffffff 	.word	0x7fffffff
 8002168:	fffffbed 	.word	0xfffffbed

0800216c <__aeabi_i2d>:
 800216c:	b570      	push	{r4, r5, r6, lr}
 800216e:	2800      	cmp	r0, #0
 8002170:	d02d      	beq.n	80021ce <__aeabi_i2d+0x62>
 8002172:	17c3      	asrs	r3, r0, #31
 8002174:	18c5      	adds	r5, r0, r3
 8002176:	405d      	eors	r5, r3
 8002178:	0fc4      	lsrs	r4, r0, #31
 800217a:	0028      	movs	r0, r5
 800217c:	f000 f830 	bl	80021e0 <__clzsi2>
 8002180:	4b15      	ldr	r3, [pc, #84]	; (80021d8 <__aeabi_i2d+0x6c>)
 8002182:	1a1b      	subs	r3, r3, r0
 8002184:	055b      	lsls	r3, r3, #21
 8002186:	0d5b      	lsrs	r3, r3, #21
 8002188:	280a      	cmp	r0, #10
 800218a:	dd15      	ble.n	80021b8 <__aeabi_i2d+0x4c>
 800218c:	380b      	subs	r0, #11
 800218e:	4085      	lsls	r5, r0
 8002190:	2200      	movs	r2, #0
 8002192:	032d      	lsls	r5, r5, #12
 8002194:	0b2d      	lsrs	r5, r5, #12
 8002196:	2100      	movs	r1, #0
 8002198:	0010      	movs	r0, r2
 800219a:	032d      	lsls	r5, r5, #12
 800219c:	0d0a      	lsrs	r2, r1, #20
 800219e:	0b2d      	lsrs	r5, r5, #12
 80021a0:	0512      	lsls	r2, r2, #20
 80021a2:	432a      	orrs	r2, r5
 80021a4:	4d0d      	ldr	r5, [pc, #52]	; (80021dc <__aeabi_i2d+0x70>)
 80021a6:	051b      	lsls	r3, r3, #20
 80021a8:	402a      	ands	r2, r5
 80021aa:	4313      	orrs	r3, r2
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	07e4      	lsls	r4, r4, #31
 80021b0:	085b      	lsrs	r3, r3, #1
 80021b2:	4323      	orrs	r3, r4
 80021b4:	0019      	movs	r1, r3
 80021b6:	bd70      	pop	{r4, r5, r6, pc}
 80021b8:	0002      	movs	r2, r0
 80021ba:	0029      	movs	r1, r5
 80021bc:	3215      	adds	r2, #21
 80021be:	4091      	lsls	r1, r2
 80021c0:	000a      	movs	r2, r1
 80021c2:	210b      	movs	r1, #11
 80021c4:	1a08      	subs	r0, r1, r0
 80021c6:	40c5      	lsrs	r5, r0
 80021c8:	032d      	lsls	r5, r5, #12
 80021ca:	0b2d      	lsrs	r5, r5, #12
 80021cc:	e7e3      	b.n	8002196 <__aeabi_i2d+0x2a>
 80021ce:	2400      	movs	r4, #0
 80021d0:	2300      	movs	r3, #0
 80021d2:	2500      	movs	r5, #0
 80021d4:	2200      	movs	r2, #0
 80021d6:	e7de      	b.n	8002196 <__aeabi_i2d+0x2a>
 80021d8:	0000041e 	.word	0x0000041e
 80021dc:	800fffff 	.word	0x800fffff

080021e0 <__clzsi2>:
 80021e0:	211c      	movs	r1, #28
 80021e2:	2301      	movs	r3, #1
 80021e4:	041b      	lsls	r3, r3, #16
 80021e6:	4298      	cmp	r0, r3
 80021e8:	d301      	bcc.n	80021ee <__clzsi2+0xe>
 80021ea:	0c00      	lsrs	r0, r0, #16
 80021ec:	3910      	subs	r1, #16
 80021ee:	0a1b      	lsrs	r3, r3, #8
 80021f0:	4298      	cmp	r0, r3
 80021f2:	d301      	bcc.n	80021f8 <__clzsi2+0x18>
 80021f4:	0a00      	lsrs	r0, r0, #8
 80021f6:	3908      	subs	r1, #8
 80021f8:	091b      	lsrs	r3, r3, #4
 80021fa:	4298      	cmp	r0, r3
 80021fc:	d301      	bcc.n	8002202 <__clzsi2+0x22>
 80021fe:	0900      	lsrs	r0, r0, #4
 8002200:	3904      	subs	r1, #4
 8002202:	a202      	add	r2, pc, #8	; (adr r2, 800220c <__clzsi2+0x2c>)
 8002204:	5c10      	ldrb	r0, [r2, r0]
 8002206:	1840      	adds	r0, r0, r1
 8002208:	4770      	bx	lr
 800220a:	46c0      	nop			; (mov r8, r8)
 800220c:	02020304 	.word	0x02020304
 8002210:	01010101 	.word	0x01010101
	...

0800221c <__clzdi2>:
 800221c:	b510      	push	{r4, lr}
 800221e:	2900      	cmp	r1, #0
 8002220:	d103      	bne.n	800222a <__clzdi2+0xe>
 8002222:	f7ff ffdd 	bl	80021e0 <__clzsi2>
 8002226:	3020      	adds	r0, #32
 8002228:	e002      	b.n	8002230 <__clzdi2+0x14>
 800222a:	1c08      	adds	r0, r1, #0
 800222c:	f7ff ffd8 	bl	80021e0 <__clzsi2>
 8002230:	bd10      	pop	{r4, pc}
 8002232:	46c0      	nop			; (mov r8, r8)

08002234 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002234:	b590      	push	{r4, r7, lr}
 8002236:	b089      	sub	sp, #36	; 0x24
 8002238:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800223a:	240c      	movs	r4, #12
 800223c:	193b      	adds	r3, r7, r4
 800223e:	0018      	movs	r0, r3
 8002240:	2314      	movs	r3, #20
 8002242:	001a      	movs	r2, r3
 8002244:	2100      	movs	r1, #0
 8002246:	f002 ff03 	bl	8005050 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800224a:	4b29      	ldr	r3, [pc, #164]	; (80022f0 <MX_GPIO_Init+0xbc>)
 800224c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800224e:	4b28      	ldr	r3, [pc, #160]	; (80022f0 <MX_GPIO_Init+0xbc>)
 8002250:	2104      	movs	r1, #4
 8002252:	430a      	orrs	r2, r1
 8002254:	62da      	str	r2, [r3, #44]	; 0x2c
 8002256:	4b26      	ldr	r3, [pc, #152]	; (80022f0 <MX_GPIO_Init+0xbc>)
 8002258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800225a:	2204      	movs	r2, #4
 800225c:	4013      	ands	r3, r2
 800225e:	60bb      	str	r3, [r7, #8]
 8002260:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002262:	4b23      	ldr	r3, [pc, #140]	; (80022f0 <MX_GPIO_Init+0xbc>)
 8002264:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002266:	4b22      	ldr	r3, [pc, #136]	; (80022f0 <MX_GPIO_Init+0xbc>)
 8002268:	2101      	movs	r1, #1
 800226a:	430a      	orrs	r2, r1
 800226c:	62da      	str	r2, [r3, #44]	; 0x2c
 800226e:	4b20      	ldr	r3, [pc, #128]	; (80022f0 <MX_GPIO_Init+0xbc>)
 8002270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002272:	2201      	movs	r2, #1
 8002274:	4013      	ands	r3, r2
 8002276:	607b      	str	r3, [r7, #4]
 8002278:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800227a:	4b1d      	ldr	r3, [pc, #116]	; (80022f0 <MX_GPIO_Init+0xbc>)
 800227c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800227e:	4b1c      	ldr	r3, [pc, #112]	; (80022f0 <MX_GPIO_Init+0xbc>)
 8002280:	2102      	movs	r1, #2
 8002282:	430a      	orrs	r2, r1
 8002284:	62da      	str	r2, [r3, #44]	; 0x2c
 8002286:	4b1a      	ldr	r3, [pc, #104]	; (80022f0 <MX_GPIO_Init+0xbc>)
 8002288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800228a:	2202      	movs	r2, #2
 800228c:	4013      	ands	r3, r2
 800228e:	603b      	str	r3, [r7, #0]
 8002290:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002292:	23a0      	movs	r3, #160	; 0xa0
 8002294:	05db      	lsls	r3, r3, #23
 8002296:	2200      	movs	r2, #0
 8002298:	2104      	movs	r1, #4
 800229a:	0018      	movs	r0, r3
 800229c:	f000 fdae 	bl	8002dfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACC_INT_Pin;
 80022a0:	193b      	adds	r3, r7, r4
 80022a2:	2280      	movs	r2, #128	; 0x80
 80022a4:	0192      	lsls	r2, r2, #6
 80022a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80022a8:	193b      	adds	r3, r7, r4
 80022aa:	4a12      	ldr	r2, [pc, #72]	; (80022f4 <MX_GPIO_Init+0xc0>)
 80022ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ae:	193b      	adds	r3, r7, r4
 80022b0:	2200      	movs	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT_GPIO_Port, &GPIO_InitStruct);
 80022b4:	193b      	adds	r3, r7, r4
 80022b6:	4a10      	ldr	r2, [pc, #64]	; (80022f8 <MX_GPIO_Init+0xc4>)
 80022b8:	0019      	movs	r1, r3
 80022ba:	0010      	movs	r0, r2
 80022bc:	f000 fc28 	bl	8002b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80022c0:	0021      	movs	r1, r4
 80022c2:	187b      	adds	r3, r7, r1
 80022c4:	2204      	movs	r2, #4
 80022c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c8:	187b      	adds	r3, r7, r1
 80022ca:	2201      	movs	r2, #1
 80022cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ce:	187b      	adds	r3, r7, r1
 80022d0:	2200      	movs	r2, #0
 80022d2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d4:	187b      	adds	r3, r7, r1
 80022d6:	2200      	movs	r2, #0
 80022d8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80022da:	187a      	adds	r2, r7, r1
 80022dc:	23a0      	movs	r3, #160	; 0xa0
 80022de:	05db      	lsls	r3, r3, #23
 80022e0:	0011      	movs	r1, r2
 80022e2:	0018      	movs	r0, r3
 80022e4:	f000 fc14 	bl	8002b10 <HAL_GPIO_Init>

}
 80022e8:	46c0      	nop			; (mov r8, r8)
 80022ea:	46bd      	mov	sp, r7
 80022ec:	b009      	add	sp, #36	; 0x24
 80022ee:	bd90      	pop	{r4, r7, pc}
 80022f0:	40021000 	.word	0x40021000
 80022f4:	10110000 	.word	0x10110000
 80022f8:	50000800 	.word	0x50000800

080022fc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8002300:	4b1b      	ldr	r3, [pc, #108]	; (8002370 <MX_I2C1_Init+0x74>)
 8002302:	4a1c      	ldr	r2, [pc, #112]	; (8002374 <MX_I2C1_Init+0x78>)
 8002304:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8002306:	4b1a      	ldr	r3, [pc, #104]	; (8002370 <MX_I2C1_Init+0x74>)
 8002308:	4a1b      	ldr	r2, [pc, #108]	; (8002378 <MX_I2C1_Init+0x7c>)
 800230a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800230c:	4b18      	ldr	r3, [pc, #96]	; (8002370 <MX_I2C1_Init+0x74>)
 800230e:	2200      	movs	r2, #0
 8002310:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002312:	4b17      	ldr	r3, [pc, #92]	; (8002370 <MX_I2C1_Init+0x74>)
 8002314:	2201      	movs	r2, #1
 8002316:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002318:	4b15      	ldr	r3, [pc, #84]	; (8002370 <MX_I2C1_Init+0x74>)
 800231a:	2200      	movs	r2, #0
 800231c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800231e:	4b14      	ldr	r3, [pc, #80]	; (8002370 <MX_I2C1_Init+0x74>)
 8002320:	2200      	movs	r2, #0
 8002322:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002324:	4b12      	ldr	r3, [pc, #72]	; (8002370 <MX_I2C1_Init+0x74>)
 8002326:	2200      	movs	r2, #0
 8002328:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800232a:	4b11      	ldr	r3, [pc, #68]	; (8002370 <MX_I2C1_Init+0x74>)
 800232c:	2200      	movs	r2, #0
 800232e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002330:	4b0f      	ldr	r3, [pc, #60]	; (8002370 <MX_I2C1_Init+0x74>)
 8002332:	2200      	movs	r2, #0
 8002334:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002336:	4b0e      	ldr	r3, [pc, #56]	; (8002370 <MX_I2C1_Init+0x74>)
 8002338:	0018      	movs	r0, r3
 800233a:	f000 fd7d 	bl	8002e38 <HAL_I2C_Init>
 800233e:	1e03      	subs	r3, r0, #0
 8002340:	d001      	beq.n	8002346 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002342:	f000 f901 	bl	8002548 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002346:	4b0a      	ldr	r3, [pc, #40]	; (8002370 <MX_I2C1_Init+0x74>)
 8002348:	2100      	movs	r1, #0
 800234a:	0018      	movs	r0, r3
 800234c:	f000 fe0a 	bl	8002f64 <HAL_I2CEx_ConfigAnalogFilter>
 8002350:	1e03      	subs	r3, r0, #0
 8002352:	d001      	beq.n	8002358 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002354:	f000 f8f8 	bl	8002548 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002358:	4b05      	ldr	r3, [pc, #20]	; (8002370 <MX_I2C1_Init+0x74>)
 800235a:	2100      	movs	r1, #0
 800235c:	0018      	movs	r0, r3
 800235e:	f000 fe4d 	bl	8002ffc <HAL_I2CEx_ConfigDigitalFilter>
 8002362:	1e03      	subs	r3, r0, #0
 8002364:	d001      	beq.n	800236a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002366:	f000 f8ef 	bl	8002548 <Error_Handler>
  }

}
 800236a:	46c0      	nop			; (mov r8, r8)
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	20000094 	.word	0x20000094
 8002374:	40005400 	.word	0x40005400
 8002378:	00707cbb 	.word	0x00707cbb

0800237c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b088      	sub	sp, #32
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002384:	230c      	movs	r3, #12
 8002386:	18fb      	adds	r3, r7, r3
 8002388:	0018      	movs	r0, r3
 800238a:	2314      	movs	r3, #20
 800238c:	001a      	movs	r2, r3
 800238e:	2100      	movs	r1, #0
 8002390:	f002 fe5e 	bl	8005050 <memset>
  if(i2cHandle->Instance==I2C1)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a18      	ldr	r2, [pc, #96]	; (80023fc <HAL_I2C_MspInit+0x80>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d129      	bne.n	80023f2 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800239e:	4b18      	ldr	r3, [pc, #96]	; (8002400 <HAL_I2C_MspInit+0x84>)
 80023a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023a2:	4b17      	ldr	r3, [pc, #92]	; (8002400 <HAL_I2C_MspInit+0x84>)
 80023a4:	2102      	movs	r1, #2
 80023a6:	430a      	orrs	r2, r1
 80023a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80023aa:	4b15      	ldr	r3, [pc, #84]	; (8002400 <HAL_I2C_MspInit+0x84>)
 80023ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ae:	2202      	movs	r2, #2
 80023b0:	4013      	ands	r3, r2
 80023b2:	60bb      	str	r3, [r7, #8]
 80023b4:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80023b6:	210c      	movs	r1, #12
 80023b8:	187b      	adds	r3, r7, r1
 80023ba:	22c0      	movs	r2, #192	; 0xc0
 80023bc:	0092      	lsls	r2, r2, #2
 80023be:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023c0:	187b      	adds	r3, r7, r1
 80023c2:	2212      	movs	r2, #18
 80023c4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023c6:	187b      	adds	r3, r7, r1
 80023c8:	2201      	movs	r2, #1
 80023ca:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023cc:	187b      	adds	r3, r7, r1
 80023ce:	2203      	movs	r2, #3
 80023d0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023d2:	187b      	adds	r3, r7, r1
 80023d4:	2204      	movs	r2, #4
 80023d6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023d8:	187b      	adds	r3, r7, r1
 80023da:	4a0a      	ldr	r2, [pc, #40]	; (8002404 <HAL_I2C_MspInit+0x88>)
 80023dc:	0019      	movs	r1, r3
 80023de:	0010      	movs	r0, r2
 80023e0:	f000 fb96 	bl	8002b10 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023e4:	4b06      	ldr	r3, [pc, #24]	; (8002400 <HAL_I2C_MspInit+0x84>)
 80023e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023e8:	4b05      	ldr	r3, [pc, #20]	; (8002400 <HAL_I2C_MspInit+0x84>)
 80023ea:	2180      	movs	r1, #128	; 0x80
 80023ec:	0389      	lsls	r1, r1, #14
 80023ee:	430a      	orrs	r2, r1
 80023f0:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80023f2:	46c0      	nop			; (mov r8, r8)
 80023f4:	46bd      	mov	sp, r7
 80023f6:	b008      	add	sp, #32
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	46c0      	nop			; (mov r8, r8)
 80023fc:	40005400 	.word	0x40005400
 8002400:	40021000 	.word	0x40021000
 8002404:	50000400 	.word	0x50000400

08002408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800240c:	f000 fa4e 	bl	80028ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002410:	f000 f824 	bl	800245c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002414:	f7ff ff0e 	bl	8002234 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002418:	f7ff ff70 	bl	80022fc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800241c:	f000 f996 	bl	800274c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  filter_calculate(&acc_data, &acc_sample);
 8002420:	4a0c      	ldr	r2, [pc, #48]	; (8002454 <main+0x4c>)
 8002422:	4b0d      	ldr	r3, [pc, #52]	; (8002458 <main+0x50>)
 8002424:	0011      	movs	r1, r2
 8002426:	0018      	movs	r0, r3
 8002428:	f002 fa74 	bl	8004914 <filter_calculate>
  old_angle_calculate(&acc_sample);
 800242c:	4b09      	ldr	r3, [pc, #36]	; (8002454 <main+0x4c>)
 800242e:	0018      	movs	r0, r3
 8002430:	f002 fc9e 	bl	8004d70 <old_angle_calculate>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 HAL_Delay(1000);
 8002434:	23fa      	movs	r3, #250	; 0xfa
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	0018      	movs	r0, r3
 800243a:	f000 fa97 	bl	800296c <HAL_Delay>
	 filter_calculate(&acc_data, &acc_sample);
 800243e:	4a05      	ldr	r2, [pc, #20]	; (8002454 <main+0x4c>)
 8002440:	4b05      	ldr	r3, [pc, #20]	; (8002458 <main+0x50>)
 8002442:	0011      	movs	r1, r2
 8002444:	0018      	movs	r0, r3
 8002446:	f002 fa65 	bl	8004914 <filter_calculate>
	 new_angle_calculate(&acc_sample);
 800244a:	4b02      	ldr	r3, [pc, #8]	; (8002454 <main+0x4c>)
 800244c:	0018      	movs	r0, r3
 800244e:	f002 fb49 	bl	8004ae4 <new_angle_calculate>
	 HAL_Delay(1000);
 8002452:	e7ef      	b.n	8002434 <main+0x2c>
 8002454:	20000164 	.word	0x20000164
 8002458:	20000178 	.word	0x20000178

0800245c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800245c:	b590      	push	{r4, r7, lr}
 800245e:	b09b      	sub	sp, #108	; 0x6c
 8002460:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002462:	2434      	movs	r4, #52	; 0x34
 8002464:	193b      	adds	r3, r7, r4
 8002466:	0018      	movs	r0, r3
 8002468:	2334      	movs	r3, #52	; 0x34
 800246a:	001a      	movs	r2, r3
 800246c:	2100      	movs	r1, #0
 800246e:	f002 fdef 	bl	8005050 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002472:	2320      	movs	r3, #32
 8002474:	18fb      	adds	r3, r7, r3
 8002476:	0018      	movs	r0, r3
 8002478:	2314      	movs	r3, #20
 800247a:	001a      	movs	r2, r3
 800247c:	2100      	movs	r1, #0
 800247e:	f002 fde7 	bl	8005050 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002482:	1d3b      	adds	r3, r7, #4
 8002484:	0018      	movs	r0, r3
 8002486:	231c      	movs	r3, #28
 8002488:	001a      	movs	r2, r3
 800248a:	2100      	movs	r1, #0
 800248c:	f002 fde0 	bl	8005050 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002490:	4b2b      	ldr	r3, [pc, #172]	; (8002540 <SystemClock_Config+0xe4>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a2b      	ldr	r2, [pc, #172]	; (8002544 <SystemClock_Config+0xe8>)
 8002496:	401a      	ands	r2, r3
 8002498:	4b29      	ldr	r3, [pc, #164]	; (8002540 <SystemClock_Config+0xe4>)
 800249a:	2180      	movs	r1, #128	; 0x80
 800249c:	0109      	lsls	r1, r1, #4
 800249e:	430a      	orrs	r2, r1
 80024a0:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024a2:	0021      	movs	r1, r4
 80024a4:	187b      	adds	r3, r7, r1
 80024a6:	2202      	movs	r2, #2
 80024a8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024aa:	187b      	adds	r3, r7, r1
 80024ac:	2201      	movs	r2, #1
 80024ae:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024b0:	187b      	adds	r3, r7, r1
 80024b2:	2210      	movs	r2, #16
 80024b4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024b6:	187b      	adds	r3, r7, r1
 80024b8:	2202      	movs	r2, #2
 80024ba:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80024bc:	187b      	adds	r3, r7, r1
 80024be:	2200      	movs	r2, #0
 80024c0:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80024c2:	187b      	adds	r3, r7, r1
 80024c4:	2280      	movs	r2, #128	; 0x80
 80024c6:	02d2      	lsls	r2, r2, #11
 80024c8:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80024ca:	187b      	adds	r3, r7, r1
 80024cc:	2280      	movs	r2, #128	; 0x80
 80024ce:	03d2      	lsls	r2, r2, #15
 80024d0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024d2:	187b      	adds	r3, r7, r1
 80024d4:	0018      	movs	r0, r3
 80024d6:	f000 fddd 	bl	8003094 <HAL_RCC_OscConfig>
 80024da:	1e03      	subs	r3, r0, #0
 80024dc:	d001      	beq.n	80024e2 <SystemClock_Config+0x86>
  {
    Error_Handler();
 80024de:	f000 f833 	bl	8002548 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024e2:	2120      	movs	r1, #32
 80024e4:	187b      	adds	r3, r7, r1
 80024e6:	220f      	movs	r2, #15
 80024e8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024ea:	187b      	adds	r3, r7, r1
 80024ec:	2203      	movs	r2, #3
 80024ee:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024f0:	187b      	adds	r3, r7, r1
 80024f2:	2200      	movs	r2, #0
 80024f4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024f6:	187b      	adds	r3, r7, r1
 80024f8:	2200      	movs	r2, #0
 80024fa:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024fc:	187b      	adds	r3, r7, r1
 80024fe:	2200      	movs	r2, #0
 8002500:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002502:	187b      	adds	r3, r7, r1
 8002504:	2101      	movs	r1, #1
 8002506:	0018      	movs	r0, r3
 8002508:	f001 f92c 	bl	8003764 <HAL_RCC_ClockConfig>
 800250c:	1e03      	subs	r3, r0, #0
 800250e:	d001      	beq.n	8002514 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002510:	f000 f81a 	bl	8002548 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8002514:	1d3b      	adds	r3, r7, #4
 8002516:	2209      	movs	r2, #9
 8002518:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800251a:	1d3b      	adds	r3, r7, #4
 800251c:	2200      	movs	r2, #0
 800251e:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002520:	1d3b      	adds	r3, r7, #4
 8002522:	2200      	movs	r2, #0
 8002524:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002526:	1d3b      	adds	r3, r7, #4
 8002528:	0018      	movs	r0, r3
 800252a:	f001 faff 	bl	8003b2c <HAL_RCCEx_PeriphCLKConfig>
 800252e:	1e03      	subs	r3, r0, #0
 8002530:	d001      	beq.n	8002536 <SystemClock_Config+0xda>
  {
    Error_Handler();
 8002532:	f000 f809 	bl	8002548 <Error_Handler>
  }
}
 8002536:	46c0      	nop			; (mov r8, r8)
 8002538:	46bd      	mov	sp, r7
 800253a:	b01b      	add	sp, #108	; 0x6c
 800253c:	bd90      	pop	{r4, r7, pc}
 800253e:	46c0      	nop			; (mov r8, r8)
 8002540:	40007000 	.word	0x40007000
 8002544:	ffffe7ff 	.word	0xffffe7ff

08002548 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800254c:	46c0      	nop			; (mov r8, r8)
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
	...

08002554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002558:	4b07      	ldr	r3, [pc, #28]	; (8002578 <HAL_MspInit+0x24>)
 800255a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800255c:	4b06      	ldr	r3, [pc, #24]	; (8002578 <HAL_MspInit+0x24>)
 800255e:	2101      	movs	r1, #1
 8002560:	430a      	orrs	r2, r1
 8002562:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002564:	4b04      	ldr	r3, [pc, #16]	; (8002578 <HAL_MspInit+0x24>)
 8002566:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002568:	4b03      	ldr	r3, [pc, #12]	; (8002578 <HAL_MspInit+0x24>)
 800256a:	2180      	movs	r1, #128	; 0x80
 800256c:	0549      	lsls	r1, r1, #21
 800256e:	430a      	orrs	r2, r1
 8002570:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002572:	46c0      	nop			; (mov r8, r8)
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	40021000 	.word	0x40021000

0800257c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002580:	46c0      	nop			; (mov r8, r8)
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800258a:	e7fe      	b.n	800258a <HardFault_Handler+0x4>

0800258c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002590:	46c0      	nop			; (mov r8, r8)
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800259a:	46c0      	nop			; (mov r8, r8)
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025a4:	f000 f9cc 	bl	8002940 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025a8:	46c0      	nop			; (mov r8, r8)
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b086      	sub	sp, #24
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	60f8      	str	r0, [r7, #12]
 80025b6:	60b9      	str	r1, [r7, #8]
 80025b8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ba:	2300      	movs	r3, #0
 80025bc:	617b      	str	r3, [r7, #20]
 80025be:	e00a      	b.n	80025d6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025c0:	e000      	b.n	80025c4 <_read+0x16>
 80025c2:	bf00      	nop
 80025c4:	0001      	movs	r1, r0
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	1c5a      	adds	r2, r3, #1
 80025ca:	60ba      	str	r2, [r7, #8]
 80025cc:	b2ca      	uxtb	r2, r1
 80025ce:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	3301      	adds	r3, #1
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	429a      	cmp	r2, r3
 80025dc:	dbf0      	blt.n	80025c0 <_read+0x12>
	}

return len;
 80025de:	687b      	ldr	r3, [r7, #4]
}
 80025e0:	0018      	movs	r0, r3
 80025e2:	46bd      	mov	sp, r7
 80025e4:	b006      	add	sp, #24
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b086      	sub	sp, #24
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025f4:	2300      	movs	r3, #0
 80025f6:	617b      	str	r3, [r7, #20]
 80025f8:	e009      	b.n	800260e <_write+0x26>
	{
		__io_putchar(*ptr++);
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	1c5a      	adds	r2, r3, #1
 80025fe:	60ba      	str	r2, [r7, #8]
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	0018      	movs	r0, r3
 8002604:	f000 f916 	bl	8002834 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	3301      	adds	r3, #1
 800260c:	617b      	str	r3, [r7, #20]
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	429a      	cmp	r2, r3
 8002614:	dbf1      	blt.n	80025fa <_write+0x12>
	}
	return len;
 8002616:	687b      	ldr	r3, [r7, #4]
}
 8002618:	0018      	movs	r0, r3
 800261a:	46bd      	mov	sp, r7
 800261c:	b006      	add	sp, #24
 800261e:	bd80      	pop	{r7, pc}

08002620 <_close>:

int _close(int file)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
	return -1;
 8002628:	2301      	movs	r3, #1
 800262a:	425b      	negs	r3, r3
}
 800262c:	0018      	movs	r0, r3
 800262e:	46bd      	mov	sp, r7
 8002630:	b002      	add	sp, #8
 8002632:	bd80      	pop	{r7, pc}

08002634 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	2280      	movs	r2, #128	; 0x80
 8002642:	0192      	lsls	r2, r2, #6
 8002644:	605a      	str	r2, [r3, #4]
	return 0;
 8002646:	2300      	movs	r3, #0
}
 8002648:	0018      	movs	r0, r3
 800264a:	46bd      	mov	sp, r7
 800264c:	b002      	add	sp, #8
 800264e:	bd80      	pop	{r7, pc}

08002650 <_isatty>:

int _isatty(int file)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
	return 1;
 8002658:	2301      	movs	r3, #1
}
 800265a:	0018      	movs	r0, r3
 800265c:	46bd      	mov	sp, r7
 800265e:	b002      	add	sp, #8
 8002660:	bd80      	pop	{r7, pc}

08002662 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	b084      	sub	sp, #16
 8002666:	af00      	add	r7, sp, #0
 8002668:	60f8      	str	r0, [r7, #12]
 800266a:	60b9      	str	r1, [r7, #8]
 800266c:	607a      	str	r2, [r7, #4]
	return 0;
 800266e:	2300      	movs	r3, #0
}
 8002670:	0018      	movs	r0, r3
 8002672:	46bd      	mov	sp, r7
 8002674:	b004      	add	sp, #16
 8002676:	bd80      	pop	{r7, pc}

08002678 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002680:	4b11      	ldr	r3, [pc, #68]	; (80026c8 <_sbrk+0x50>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d102      	bne.n	800268e <_sbrk+0x16>
		heap_end = &end;
 8002688:	4b0f      	ldr	r3, [pc, #60]	; (80026c8 <_sbrk+0x50>)
 800268a:	4a10      	ldr	r2, [pc, #64]	; (80026cc <_sbrk+0x54>)
 800268c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800268e:	4b0e      	ldr	r3, [pc, #56]	; (80026c8 <_sbrk+0x50>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002694:	4b0c      	ldr	r3, [pc, #48]	; (80026c8 <_sbrk+0x50>)
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	18d3      	adds	r3, r2, r3
 800269c:	466a      	mov	r2, sp
 800269e:	4293      	cmp	r3, r2
 80026a0:	d907      	bls.n	80026b2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80026a2:	f002 fcab 	bl	8004ffc <__errno>
 80026a6:	0003      	movs	r3, r0
 80026a8:	220c      	movs	r2, #12
 80026aa:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80026ac:	2301      	movs	r3, #1
 80026ae:	425b      	negs	r3, r3
 80026b0:	e006      	b.n	80026c0 <_sbrk+0x48>
	}

	heap_end += incr;
 80026b2:	4b05      	ldr	r3, [pc, #20]	; (80026c8 <_sbrk+0x50>)
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	18d2      	adds	r2, r2, r3
 80026ba:	4b03      	ldr	r3, [pc, #12]	; (80026c8 <_sbrk+0x50>)
 80026bc:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 80026be:	68fb      	ldr	r3, [r7, #12]
}
 80026c0:	0018      	movs	r0, r3
 80026c2:	46bd      	mov	sp, r7
 80026c4:	b004      	add	sp, #16
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	20000088 	.word	0x20000088
 80026cc:	200001c8 	.word	0x200001c8

080026d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 80026d4:	4b17      	ldr	r3, [pc, #92]	; (8002734 <SystemInit+0x64>)
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	4b16      	ldr	r3, [pc, #88]	; (8002734 <SystemInit+0x64>)
 80026da:	2180      	movs	r1, #128	; 0x80
 80026dc:	0049      	lsls	r1, r1, #1
 80026de:	430a      	orrs	r2, r1
 80026e0:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 80026e2:	4b14      	ldr	r3, [pc, #80]	; (8002734 <SystemInit+0x64>)
 80026e4:	68da      	ldr	r2, [r3, #12]
 80026e6:	4b13      	ldr	r3, [pc, #76]	; (8002734 <SystemInit+0x64>)
 80026e8:	4913      	ldr	r1, [pc, #76]	; (8002738 <SystemInit+0x68>)
 80026ea:	400a      	ands	r2, r1
 80026ec:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 80026ee:	4b11      	ldr	r3, [pc, #68]	; (8002734 <SystemInit+0x64>)
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	4b10      	ldr	r3, [pc, #64]	; (8002734 <SystemInit+0x64>)
 80026f4:	4911      	ldr	r1, [pc, #68]	; (800273c <SystemInit+0x6c>)
 80026f6:	400a      	ands	r2, r1
 80026f8:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80026fa:	4b0e      	ldr	r3, [pc, #56]	; (8002734 <SystemInit+0x64>)
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	4b0d      	ldr	r3, [pc, #52]	; (8002734 <SystemInit+0x64>)
 8002700:	2101      	movs	r1, #1
 8002702:	438a      	bics	r2, r1
 8002704:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002706:	4b0b      	ldr	r3, [pc, #44]	; (8002734 <SystemInit+0x64>)
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	4b0a      	ldr	r3, [pc, #40]	; (8002734 <SystemInit+0x64>)
 800270c:	490c      	ldr	r1, [pc, #48]	; (8002740 <SystemInit+0x70>)
 800270e:	400a      	ands	r2, r1
 8002710:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8002712:	4b08      	ldr	r3, [pc, #32]	; (8002734 <SystemInit+0x64>)
 8002714:	68da      	ldr	r2, [r3, #12]
 8002716:	4b07      	ldr	r3, [pc, #28]	; (8002734 <SystemInit+0x64>)
 8002718:	490a      	ldr	r1, [pc, #40]	; (8002744 <SystemInit+0x74>)
 800271a:	400a      	ands	r2, r1
 800271c:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800271e:	4b05      	ldr	r3, [pc, #20]	; (8002734 <SystemInit+0x64>)
 8002720:	2200      	movs	r2, #0
 8002722:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002724:	4b08      	ldr	r3, [pc, #32]	; (8002748 <SystemInit+0x78>)
 8002726:	2280      	movs	r2, #128	; 0x80
 8002728:	0512      	lsls	r2, r2, #20
 800272a:	609a      	str	r2, [r3, #8]
#endif
}
 800272c:	46c0      	nop			; (mov r8, r8)
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	46c0      	nop			; (mov r8, r8)
 8002734:	40021000 	.word	0x40021000
 8002738:	88ff400c 	.word	0x88ff400c
 800273c:	fef6fff6 	.word	0xfef6fff6
 8002740:	fffbffff 	.word	0xfffbffff
 8002744:	ff02ffff 	.word	0xff02ffff
 8002748:	e000ed00 	.word	0xe000ed00

0800274c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002750:	4b14      	ldr	r3, [pc, #80]	; (80027a4 <MX_USART1_UART_Init+0x58>)
 8002752:	4a15      	ldr	r2, [pc, #84]	; (80027a8 <MX_USART1_UART_Init+0x5c>)
 8002754:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002756:	4b13      	ldr	r3, [pc, #76]	; (80027a4 <MX_USART1_UART_Init+0x58>)
 8002758:	22e1      	movs	r2, #225	; 0xe1
 800275a:	0252      	lsls	r2, r2, #9
 800275c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800275e:	4b11      	ldr	r3, [pc, #68]	; (80027a4 <MX_USART1_UART_Init+0x58>)
 8002760:	2200      	movs	r2, #0
 8002762:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002764:	4b0f      	ldr	r3, [pc, #60]	; (80027a4 <MX_USART1_UART_Init+0x58>)
 8002766:	2200      	movs	r2, #0
 8002768:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800276a:	4b0e      	ldr	r3, [pc, #56]	; (80027a4 <MX_USART1_UART_Init+0x58>)
 800276c:	2200      	movs	r2, #0
 800276e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002770:	4b0c      	ldr	r3, [pc, #48]	; (80027a4 <MX_USART1_UART_Init+0x58>)
 8002772:	220c      	movs	r2, #12
 8002774:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002776:	4b0b      	ldr	r3, [pc, #44]	; (80027a4 <MX_USART1_UART_Init+0x58>)
 8002778:	2200      	movs	r2, #0
 800277a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800277c:	4b09      	ldr	r3, [pc, #36]	; (80027a4 <MX_USART1_UART_Init+0x58>)
 800277e:	2200      	movs	r2, #0
 8002780:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002782:	4b08      	ldr	r3, [pc, #32]	; (80027a4 <MX_USART1_UART_Init+0x58>)
 8002784:	2200      	movs	r2, #0
 8002786:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002788:	4b06      	ldr	r3, [pc, #24]	; (80027a4 <MX_USART1_UART_Init+0x58>)
 800278a:	2200      	movs	r2, #0
 800278c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800278e:	4b05      	ldr	r3, [pc, #20]	; (80027a4 <MX_USART1_UART_Init+0x58>)
 8002790:	0018      	movs	r0, r3
 8002792:	f001 fb01 	bl	8003d98 <HAL_UART_Init>
 8002796:	1e03      	subs	r3, r0, #0
 8002798:	d001      	beq.n	800279e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800279a:	f7ff fed5 	bl	8002548 <Error_Handler>
  }

}
 800279e:	46c0      	nop			; (mov r8, r8)
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	200000e0 	.word	0x200000e0
 80027a8:	40013800 	.word	0x40013800

080027ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b088      	sub	sp, #32
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b4:	230c      	movs	r3, #12
 80027b6:	18fb      	adds	r3, r7, r3
 80027b8:	0018      	movs	r0, r3
 80027ba:	2314      	movs	r3, #20
 80027bc:	001a      	movs	r2, r3
 80027be:	2100      	movs	r1, #0
 80027c0:	f002 fc46 	bl	8005050 <memset>
  if(uartHandle->Instance==USART1)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a18      	ldr	r2, [pc, #96]	; (800282c <HAL_UART_MspInit+0x80>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d12a      	bne.n	8002824 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027ce:	4b18      	ldr	r3, [pc, #96]	; (8002830 <HAL_UART_MspInit+0x84>)
 80027d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027d2:	4b17      	ldr	r3, [pc, #92]	; (8002830 <HAL_UART_MspInit+0x84>)
 80027d4:	2180      	movs	r1, #128	; 0x80
 80027d6:	01c9      	lsls	r1, r1, #7
 80027d8:	430a      	orrs	r2, r1
 80027da:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027dc:	4b14      	ldr	r3, [pc, #80]	; (8002830 <HAL_UART_MspInit+0x84>)
 80027de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027e0:	4b13      	ldr	r3, [pc, #76]	; (8002830 <HAL_UART_MspInit+0x84>)
 80027e2:	2101      	movs	r1, #1
 80027e4:	430a      	orrs	r2, r1
 80027e6:	62da      	str	r2, [r3, #44]	; 0x2c
 80027e8:	4b11      	ldr	r3, [pc, #68]	; (8002830 <HAL_UART_MspInit+0x84>)
 80027ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ec:	2201      	movs	r2, #1
 80027ee:	4013      	ands	r3, r2
 80027f0:	60bb      	str	r3, [r7, #8]
 80027f2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80027f4:	210c      	movs	r1, #12
 80027f6:	187b      	adds	r3, r7, r1
 80027f8:	22c0      	movs	r2, #192	; 0xc0
 80027fa:	00d2      	lsls	r2, r2, #3
 80027fc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fe:	187b      	adds	r3, r7, r1
 8002800:	2202      	movs	r2, #2
 8002802:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002804:	187b      	adds	r3, r7, r1
 8002806:	2200      	movs	r2, #0
 8002808:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800280a:	187b      	adds	r3, r7, r1
 800280c:	2203      	movs	r2, #3
 800280e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002810:	187b      	adds	r3, r7, r1
 8002812:	2204      	movs	r2, #4
 8002814:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002816:	187a      	adds	r2, r7, r1
 8002818:	23a0      	movs	r3, #160	; 0xa0
 800281a:	05db      	lsls	r3, r3, #23
 800281c:	0011      	movs	r1, r2
 800281e:	0018      	movs	r0, r3
 8002820:	f000 f976 	bl	8002b10 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002824:	46c0      	nop			; (mov r8, r8)
 8002826:	46bd      	mov	sp, r7
 8002828:	b008      	add	sp, #32
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40013800 	.word	0x40013800
 8002830:	40021000 	.word	0x40021000

08002834 <__io_putchar>:
#ifdef __GNUC__

#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

PUTCHAR_PROTOTYPE
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  // &huart1cubemx1
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800283c:	2301      	movs	r3, #1
 800283e:	425b      	negs	r3, r3
 8002840:	1d39      	adds	r1, r7, #4
 8002842:	4804      	ldr	r0, [pc, #16]	; (8002854 <__io_putchar+0x20>)
 8002844:	2201      	movs	r2, #1
 8002846:	f001 fafb 	bl	8003e40 <HAL_UART_Transmit>
  return ch;
 800284a:	687b      	ldr	r3, [r7, #4]
}
 800284c:	0018      	movs	r0, r3
 800284e:	46bd      	mov	sp, r7
 8002850:	b002      	add	sp, #8
 8002852:	bd80      	pop	{r7, pc}
 8002854:	200000e0 	.word	0x200000e0

08002858 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002858:	480d      	ldr	r0, [pc, #52]	; (8002890 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800285a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800285c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800285e:	e003      	b.n	8002868 <LoopCopyDataInit>

08002860 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002860:	4b0c      	ldr	r3, [pc, #48]	; (8002894 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8002862:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002864:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002866:	3104      	adds	r1, #4

08002868 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8002868:	480b      	ldr	r0, [pc, #44]	; (8002898 <LoopForever+0xa>)
  ldr  r3, =_edata
 800286a:	4b0c      	ldr	r3, [pc, #48]	; (800289c <LoopForever+0xe>)
  adds  r2, r0, r1
 800286c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800286e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002870:	d3f6      	bcc.n	8002860 <CopyDataInit>
  ldr  r2, =_sbss
 8002872:	4a0b      	ldr	r2, [pc, #44]	; (80028a0 <LoopForever+0x12>)
  b  LoopFillZerobss
 8002874:	e002      	b.n	800287c <LoopFillZerobss>

08002876 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8002876:	2300      	movs	r3, #0
  str  r3, [r2]
 8002878:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800287a:	3204      	adds	r2, #4

0800287c <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 800287c:	4b09      	ldr	r3, [pc, #36]	; (80028a4 <LoopForever+0x16>)
  cmp  r2, r3
 800287e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002880:	d3f9      	bcc.n	8002876 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002882:	f7ff ff25 	bl	80026d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002886:	f002 fbbf 	bl	8005008 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800288a:	f7ff fdbd 	bl	8002408 <main>

0800288e <LoopForever>:

LoopForever:
    b LoopForever
 800288e:	e7fe      	b.n	800288e <LoopForever>
   ldr   r0, =_estack
 8002890:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 8002894:	08007608 	.word	0x08007608
  ldr  r0, =_sdata
 8002898:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800289c:	2000006c 	.word	0x2000006c
  ldr  r2, =_sbss
 80028a0:	2000006c 	.word	0x2000006c
  ldr  r3, = _ebss
 80028a4:	200001c8 	.word	0x200001c8

080028a8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028a8:	e7fe      	b.n	80028a8 <ADC1_COMP_IRQHandler>
	...

080028ac <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80028b2:	1dfb      	adds	r3, r7, #7
 80028b4:	2200      	movs	r2, #0
 80028b6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80028b8:	4b0b      	ldr	r3, [pc, #44]	; (80028e8 <HAL_Init+0x3c>)
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	4b0a      	ldr	r3, [pc, #40]	; (80028e8 <HAL_Init+0x3c>)
 80028be:	2140      	movs	r1, #64	; 0x40
 80028c0:	430a      	orrs	r2, r1
 80028c2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80028c4:	2000      	movs	r0, #0
 80028c6:	f000 f811 	bl	80028ec <HAL_InitTick>
 80028ca:	1e03      	subs	r3, r0, #0
 80028cc:	d003      	beq.n	80028d6 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80028ce:	1dfb      	adds	r3, r7, #7
 80028d0:	2201      	movs	r2, #1
 80028d2:	701a      	strb	r2, [r3, #0]
 80028d4:	e001      	b.n	80028da <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80028d6:	f7ff fe3d 	bl	8002554 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80028da:	1dfb      	adds	r3, r7, #7
 80028dc:	781b      	ldrb	r3, [r3, #0]
}
 80028de:	0018      	movs	r0, r3
 80028e0:	46bd      	mov	sp, r7
 80028e2:	b002      	add	sp, #8
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	40022000 	.word	0x40022000

080028ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80028f4:	230f      	movs	r3, #15
 80028f6:	18fb      	adds	r3, r7, r3
 80028f8:	2200      	movs	r2, #0
 80028fa:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80028fc:	4b0f      	ldr	r3, [pc, #60]	; (800293c <HAL_InitTick+0x50>)
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	23fa      	movs	r3, #250	; 0xfa
 8002902:	0099      	lsls	r1, r3, #2
 8002904:	0010      	movs	r0, r2
 8002906:	f7fd fbff 	bl	8000108 <__udivsi3>
 800290a:	0003      	movs	r3, r0
 800290c:	0018      	movs	r0, r3
 800290e:	f000 f8f2 	bl	8002af6 <HAL_SYSTICK_Config>
 8002912:	1e03      	subs	r3, r0, #0
 8002914:	d004      	beq.n	8002920 <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8002916:	230f      	movs	r3, #15
 8002918:	18fb      	adds	r3, r7, r3
 800291a:	2201      	movs	r2, #1
 800291c:	701a      	strb	r2, [r3, #0]
 800291e:	e006      	b.n	800292e <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8002920:	6879      	ldr	r1, [r7, #4]
 8002922:	2301      	movs	r3, #1
 8002924:	425b      	negs	r3, r3
 8002926:	2200      	movs	r2, #0
 8002928:	0018      	movs	r0, r3
 800292a:	f000 f8cf 	bl	8002acc <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 800292e:	230f      	movs	r3, #15
 8002930:	18fb      	adds	r3, r7, r3
 8002932:	781b      	ldrb	r3, [r3, #0]
}
 8002934:	0018      	movs	r0, r3
 8002936:	46bd      	mov	sp, r7
 8002938:	b004      	add	sp, #16
 800293a:	bd80      	pop	{r7, pc}
 800293c:	20000000 	.word	0x20000000

08002940 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  uwTick++;
 8002944:	4b03      	ldr	r3, [pc, #12]	; (8002954 <HAL_IncTick+0x14>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	1c5a      	adds	r2, r3, #1
 800294a:	4b02      	ldr	r3, [pc, #8]	; (8002954 <HAL_IncTick+0x14>)
 800294c:	601a      	str	r2, [r3, #0]
}
 800294e:	46c0      	nop			; (mov r8, r8)
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	20000160 	.word	0x20000160

08002958 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  return uwTick;
 800295c:	4b02      	ldr	r3, [pc, #8]	; (8002968 <HAL_GetTick+0x10>)
 800295e:	681b      	ldr	r3, [r3, #0]
}
 8002960:	0018      	movs	r0, r3
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	46c0      	nop			; (mov r8, r8)
 8002968:	20000160 	.word	0x20000160

0800296c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002974:	f7ff fff0 	bl	8002958 <HAL_GetTick>
 8002978:	0003      	movs	r3, r0
 800297a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	3301      	adds	r3, #1
 8002984:	d002      	beq.n	800298c <HAL_Delay+0x20>
  {
    wait++;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	3301      	adds	r3, #1
 800298a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800298c:	46c0      	nop			; (mov r8, r8)
 800298e:	f7ff ffe3 	bl	8002958 <HAL_GetTick>
 8002992:	0002      	movs	r2, r0
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	429a      	cmp	r2, r3
 800299c:	d8f7      	bhi.n	800298e <HAL_Delay+0x22>
  {
  }
}
 800299e:	46c0      	nop			; (mov r8, r8)
 80029a0:	46bd      	mov	sp, r7
 80029a2:	b004      	add	sp, #16
 80029a4:	bd80      	pop	{r7, pc}
	...

080029a8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029a8:	b590      	push	{r4, r7, lr}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	0002      	movs	r2, r0
 80029b0:	6039      	str	r1, [r7, #0]
 80029b2:	1dfb      	adds	r3, r7, #7
 80029b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80029b6:	1dfb      	adds	r3, r7, #7
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	2b7f      	cmp	r3, #127	; 0x7f
 80029bc:	d932      	bls.n	8002a24 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029be:	4a2f      	ldr	r2, [pc, #188]	; (8002a7c <NVIC_SetPriority+0xd4>)
 80029c0:	1dfb      	adds	r3, r7, #7
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	0019      	movs	r1, r3
 80029c6:	230f      	movs	r3, #15
 80029c8:	400b      	ands	r3, r1
 80029ca:	3b08      	subs	r3, #8
 80029cc:	089b      	lsrs	r3, r3, #2
 80029ce:	3306      	adds	r3, #6
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	18d3      	adds	r3, r2, r3
 80029d4:	3304      	adds	r3, #4
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	1dfa      	adds	r2, r7, #7
 80029da:	7812      	ldrb	r2, [r2, #0]
 80029dc:	0011      	movs	r1, r2
 80029de:	2203      	movs	r2, #3
 80029e0:	400a      	ands	r2, r1
 80029e2:	00d2      	lsls	r2, r2, #3
 80029e4:	21ff      	movs	r1, #255	; 0xff
 80029e6:	4091      	lsls	r1, r2
 80029e8:	000a      	movs	r2, r1
 80029ea:	43d2      	mvns	r2, r2
 80029ec:	401a      	ands	r2, r3
 80029ee:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	019b      	lsls	r3, r3, #6
 80029f4:	22ff      	movs	r2, #255	; 0xff
 80029f6:	401a      	ands	r2, r3
 80029f8:	1dfb      	adds	r3, r7, #7
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	0018      	movs	r0, r3
 80029fe:	2303      	movs	r3, #3
 8002a00:	4003      	ands	r3, r0
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a06:	481d      	ldr	r0, [pc, #116]	; (8002a7c <NVIC_SetPriority+0xd4>)
 8002a08:	1dfb      	adds	r3, r7, #7
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	001c      	movs	r4, r3
 8002a0e:	230f      	movs	r3, #15
 8002a10:	4023      	ands	r3, r4
 8002a12:	3b08      	subs	r3, #8
 8002a14:	089b      	lsrs	r3, r3, #2
 8002a16:	430a      	orrs	r2, r1
 8002a18:	3306      	adds	r3, #6
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	18c3      	adds	r3, r0, r3
 8002a1e:	3304      	adds	r3, #4
 8002a20:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002a22:	e027      	b.n	8002a74 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a24:	4a16      	ldr	r2, [pc, #88]	; (8002a80 <NVIC_SetPriority+0xd8>)
 8002a26:	1dfb      	adds	r3, r7, #7
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	b25b      	sxtb	r3, r3
 8002a2c:	089b      	lsrs	r3, r3, #2
 8002a2e:	33c0      	adds	r3, #192	; 0xc0
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	589b      	ldr	r3, [r3, r2]
 8002a34:	1dfa      	adds	r2, r7, #7
 8002a36:	7812      	ldrb	r2, [r2, #0]
 8002a38:	0011      	movs	r1, r2
 8002a3a:	2203      	movs	r2, #3
 8002a3c:	400a      	ands	r2, r1
 8002a3e:	00d2      	lsls	r2, r2, #3
 8002a40:	21ff      	movs	r1, #255	; 0xff
 8002a42:	4091      	lsls	r1, r2
 8002a44:	000a      	movs	r2, r1
 8002a46:	43d2      	mvns	r2, r2
 8002a48:	401a      	ands	r2, r3
 8002a4a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	019b      	lsls	r3, r3, #6
 8002a50:	22ff      	movs	r2, #255	; 0xff
 8002a52:	401a      	ands	r2, r3
 8002a54:	1dfb      	adds	r3, r7, #7
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	0018      	movs	r0, r3
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	4003      	ands	r3, r0
 8002a5e:	00db      	lsls	r3, r3, #3
 8002a60:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a62:	4807      	ldr	r0, [pc, #28]	; (8002a80 <NVIC_SetPriority+0xd8>)
 8002a64:	1dfb      	adds	r3, r7, #7
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	b25b      	sxtb	r3, r3
 8002a6a:	089b      	lsrs	r3, r3, #2
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	33c0      	adds	r3, #192	; 0xc0
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	501a      	str	r2, [r3, r0]
}
 8002a74:	46c0      	nop			; (mov r8, r8)
 8002a76:	46bd      	mov	sp, r7
 8002a78:	b003      	add	sp, #12
 8002a7a:	bd90      	pop	{r4, r7, pc}
 8002a7c:	e000ed00 	.word	0xe000ed00
 8002a80:	e000e100 	.word	0xe000e100

08002a84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	4a0c      	ldr	r2, [pc, #48]	; (8002ac4 <SysTick_Config+0x40>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d901      	bls.n	8002a9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a96:	2301      	movs	r3, #1
 8002a98:	e010      	b.n	8002abc <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a9a:	4b0b      	ldr	r3, [pc, #44]	; (8002ac8 <SysTick_Config+0x44>)
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	3a01      	subs	r2, #1
 8002aa0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	425b      	negs	r3, r3
 8002aa6:	2103      	movs	r1, #3
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	f7ff ff7d 	bl	80029a8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002aae:	4b06      	ldr	r3, [pc, #24]	; (8002ac8 <SysTick_Config+0x44>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ab4:	4b04      	ldr	r3, [pc, #16]	; (8002ac8 <SysTick_Config+0x44>)
 8002ab6:	2207      	movs	r2, #7
 8002ab8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002aba:	2300      	movs	r3, #0
}
 8002abc:	0018      	movs	r0, r3
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	b002      	add	sp, #8
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	00ffffff 	.word	0x00ffffff
 8002ac8:	e000e010 	.word	0xe000e010

08002acc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60b9      	str	r1, [r7, #8]
 8002ad4:	607a      	str	r2, [r7, #4]
 8002ad6:	210f      	movs	r1, #15
 8002ad8:	187b      	adds	r3, r7, r1
 8002ada:	1c02      	adds	r2, r0, #0
 8002adc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002ade:	68ba      	ldr	r2, [r7, #8]
 8002ae0:	187b      	adds	r3, r7, r1
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	b25b      	sxtb	r3, r3
 8002ae6:	0011      	movs	r1, r2
 8002ae8:	0018      	movs	r0, r3
 8002aea:	f7ff ff5d 	bl	80029a8 <NVIC_SetPriority>
}
 8002aee:	46c0      	nop			; (mov r8, r8)
 8002af0:	46bd      	mov	sp, r7
 8002af2:	b004      	add	sp, #16
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b082      	sub	sp, #8
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	0018      	movs	r0, r3
 8002b02:	f7ff ffbf 	bl	8002a84 <SysTick_Config>
 8002b06:	0003      	movs	r3, r0
}
 8002b08:	0018      	movs	r0, r3
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	b002      	add	sp, #8
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002b22:	2300      	movs	r3, #0
 8002b24:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002b26:	e14f      	b.n	8002dc8 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2101      	movs	r1, #1
 8002b2e:	697a      	ldr	r2, [r7, #20]
 8002b30:	4091      	lsls	r1, r2
 8002b32:	000a      	movs	r2, r1
 8002b34:	4013      	ands	r3, r2
 8002b36:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d100      	bne.n	8002b40 <HAL_GPIO_Init+0x30>
 8002b3e:	e140      	b.n	8002dc2 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d003      	beq.n	8002b50 <HAL_GPIO_Init+0x40>
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	2b12      	cmp	r3, #18
 8002b4e:	d123      	bne.n	8002b98 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	08da      	lsrs	r2, r3, #3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	3208      	adds	r2, #8
 8002b58:	0092      	lsls	r2, r2, #2
 8002b5a:	58d3      	ldr	r3, [r2, r3]
 8002b5c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	2207      	movs	r2, #7
 8002b62:	4013      	ands	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	220f      	movs	r2, #15
 8002b68:	409a      	lsls	r2, r3
 8002b6a:	0013      	movs	r3, r2
 8002b6c:	43da      	mvns	r2, r3
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	4013      	ands	r3, r2
 8002b72:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	691a      	ldr	r2, [r3, #16]
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	2107      	movs	r1, #7
 8002b7c:	400b      	ands	r3, r1
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	409a      	lsls	r2, r3
 8002b82:	0013      	movs	r3, r2
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	08da      	lsrs	r2, r3, #3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	3208      	adds	r2, #8
 8002b92:	0092      	lsls	r2, r2, #2
 8002b94:	6939      	ldr	r1, [r7, #16]
 8002b96:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d00b      	beq.n	8002bb8 <HAL_GPIO_Init+0xa8>
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d007      	beq.n	8002bb8 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002bac:	2b11      	cmp	r3, #17
 8002bae:	d003      	beq.n	8002bb8 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	2b12      	cmp	r3, #18
 8002bb6:	d130      	bne.n	8002c1a <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	2203      	movs	r2, #3
 8002bc4:	409a      	lsls	r2, r3
 8002bc6:	0013      	movs	r3, r2
 8002bc8:	43da      	mvns	r2, r3
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	68da      	ldr	r2, [r3, #12]
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	409a      	lsls	r2, r3
 8002bda:	0013      	movs	r3, r2
 8002bdc:	693a      	ldr	r2, [r7, #16]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	693a      	ldr	r2, [r7, #16]
 8002be6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bee:	2201      	movs	r2, #1
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	409a      	lsls	r2, r3
 8002bf4:	0013      	movs	r3, r2
 8002bf6:	43da      	mvns	r2, r3
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	091b      	lsrs	r3, r3, #4
 8002c04:	2201      	movs	r2, #1
 8002c06:	401a      	ands	r2, r3
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	409a      	lsls	r2, r3
 8002c0c:	0013      	movs	r3, r2
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	005b      	lsls	r3, r3, #1
 8002c24:	2203      	movs	r2, #3
 8002c26:	409a      	lsls	r2, r3
 8002c28:	0013      	movs	r3, r2
 8002c2a:	43da      	mvns	r2, r3
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	4013      	ands	r3, r2
 8002c30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	2203      	movs	r2, #3
 8002c38:	401a      	ands	r2, r3
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	409a      	lsls	r2, r3
 8002c40:	0013      	movs	r3, r2
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	693a      	ldr	r2, [r7, #16]
 8002c4c:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	2203      	movs	r2, #3
 8002c5a:	409a      	lsls	r2, r3
 8002c5c:	0013      	movs	r3, r2
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	4013      	ands	r3, r2
 8002c64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	689a      	ldr	r2, [r3, #8]
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	409a      	lsls	r2, r3
 8002c70:	0013      	movs	r3, r2
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685a      	ldr	r2, [r3, #4]
 8002c82:	2380      	movs	r3, #128	; 0x80
 8002c84:	055b      	lsls	r3, r3, #21
 8002c86:	4013      	ands	r3, r2
 8002c88:	d100      	bne.n	8002c8c <HAL_GPIO_Init+0x17c>
 8002c8a:	e09a      	b.n	8002dc2 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c8c:	4b54      	ldr	r3, [pc, #336]	; (8002de0 <HAL_GPIO_Init+0x2d0>)
 8002c8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c90:	4b53      	ldr	r3, [pc, #332]	; (8002de0 <HAL_GPIO_Init+0x2d0>)
 8002c92:	2101      	movs	r1, #1
 8002c94:	430a      	orrs	r2, r1
 8002c96:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8002c98:	4a52      	ldr	r2, [pc, #328]	; (8002de4 <HAL_GPIO_Init+0x2d4>)
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	089b      	lsrs	r3, r3, #2
 8002c9e:	3302      	adds	r3, #2
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	589b      	ldr	r3, [r3, r2]
 8002ca4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	2203      	movs	r2, #3
 8002caa:	4013      	ands	r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	220f      	movs	r2, #15
 8002cb0:	409a      	lsls	r2, r3
 8002cb2:	0013      	movs	r3, r2
 8002cb4:	43da      	mvns	r2, r3
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	23a0      	movs	r3, #160	; 0xa0
 8002cc0:	05db      	lsls	r3, r3, #23
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d019      	beq.n	8002cfa <HAL_GPIO_Init+0x1ea>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a47      	ldr	r2, [pc, #284]	; (8002de8 <HAL_GPIO_Init+0x2d8>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d013      	beq.n	8002cf6 <HAL_GPIO_Init+0x1e6>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a46      	ldr	r2, [pc, #280]	; (8002dec <HAL_GPIO_Init+0x2dc>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d00d      	beq.n	8002cf2 <HAL_GPIO_Init+0x1e2>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a45      	ldr	r2, [pc, #276]	; (8002df0 <HAL_GPIO_Init+0x2e0>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d007      	beq.n	8002cee <HAL_GPIO_Init+0x1de>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a44      	ldr	r2, [pc, #272]	; (8002df4 <HAL_GPIO_Init+0x2e4>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d101      	bne.n	8002cea <HAL_GPIO_Init+0x1da>
 8002ce6:	2305      	movs	r3, #5
 8002ce8:	e008      	b.n	8002cfc <HAL_GPIO_Init+0x1ec>
 8002cea:	2306      	movs	r3, #6
 8002cec:	e006      	b.n	8002cfc <HAL_GPIO_Init+0x1ec>
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e004      	b.n	8002cfc <HAL_GPIO_Init+0x1ec>
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e002      	b.n	8002cfc <HAL_GPIO_Init+0x1ec>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e000      	b.n	8002cfc <HAL_GPIO_Init+0x1ec>
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	2103      	movs	r1, #3
 8002d00:	400a      	ands	r2, r1
 8002d02:	0092      	lsls	r2, r2, #2
 8002d04:	4093      	lsls	r3, r2
 8002d06:	693a      	ldr	r2, [r7, #16]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d0c:	4935      	ldr	r1, [pc, #212]	; (8002de4 <HAL_GPIO_Init+0x2d4>)
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	089b      	lsrs	r3, r3, #2
 8002d12:	3302      	adds	r3, #2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d1a:	4b37      	ldr	r3, [pc, #220]	; (8002df8 <HAL_GPIO_Init+0x2e8>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	43da      	mvns	r2, r3
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	4013      	ands	r3, r2
 8002d28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685a      	ldr	r2, [r3, #4]
 8002d2e:	2380      	movs	r3, #128	; 0x80
 8002d30:	025b      	lsls	r3, r3, #9
 8002d32:	4013      	ands	r3, r2
 8002d34:	d003      	beq.n	8002d3e <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002d3e:	4b2e      	ldr	r3, [pc, #184]	; (8002df8 <HAL_GPIO_Init+0x2e8>)
 8002d40:	693a      	ldr	r2, [r7, #16]
 8002d42:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002d44:	4b2c      	ldr	r3, [pc, #176]	; (8002df8 <HAL_GPIO_Init+0x2e8>)
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	43da      	mvns	r2, r3
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	4013      	ands	r3, r2
 8002d52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	2380      	movs	r3, #128	; 0x80
 8002d5a:	029b      	lsls	r3, r3, #10
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	d003      	beq.n	8002d68 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8002d60:	693a      	ldr	r2, [r7, #16]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002d68:	4b23      	ldr	r3, [pc, #140]	; (8002df8 <HAL_GPIO_Init+0x2e8>)
 8002d6a:	693a      	ldr	r2, [r7, #16]
 8002d6c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d6e:	4b22      	ldr	r3, [pc, #136]	; (8002df8 <HAL_GPIO_Init+0x2e8>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	43da      	mvns	r2, r3
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	2380      	movs	r3, #128	; 0x80
 8002d84:	035b      	lsls	r3, r3, #13
 8002d86:	4013      	ands	r3, r2
 8002d88:	d003      	beq.n	8002d92 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002d8a:	693a      	ldr	r2, [r7, #16]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002d92:	4b19      	ldr	r3, [pc, #100]	; (8002df8 <HAL_GPIO_Init+0x2e8>)
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002d98:	4b17      	ldr	r3, [pc, #92]	; (8002df8 <HAL_GPIO_Init+0x2e8>)
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	43da      	mvns	r2, r3
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	4013      	ands	r3, r2
 8002da6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685a      	ldr	r2, [r3, #4]
 8002dac:	2380      	movs	r3, #128	; 0x80
 8002dae:	039b      	lsls	r3, r3, #14
 8002db0:	4013      	ands	r3, r2
 8002db2:	d003      	beq.n	8002dbc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002dbc:	4b0e      	ldr	r3, [pc, #56]	; (8002df8 <HAL_GPIO_Init+0x2e8>)
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	40da      	lsrs	r2, r3
 8002dd0:	1e13      	subs	r3, r2, #0
 8002dd2:	d000      	beq.n	8002dd6 <HAL_GPIO_Init+0x2c6>
 8002dd4:	e6a8      	b.n	8002b28 <HAL_GPIO_Init+0x18>
  }
}
 8002dd6:	46c0      	nop			; (mov r8, r8)
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	b006      	add	sp, #24
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	46c0      	nop			; (mov r8, r8)
 8002de0:	40021000 	.word	0x40021000
 8002de4:	40010000 	.word	0x40010000
 8002de8:	50000400 	.word	0x50000400
 8002dec:	50000800 	.word	0x50000800
 8002df0:	50000c00 	.word	0x50000c00
 8002df4:	50001c00 	.word	0x50001c00
 8002df8:	40010400 	.word	0x40010400

08002dfc <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	0008      	movs	r0, r1
 8002e06:	0011      	movs	r1, r2
 8002e08:	1cbb      	adds	r3, r7, #2
 8002e0a:	1c02      	adds	r2, r0, #0
 8002e0c:	801a      	strh	r2, [r3, #0]
 8002e0e:	1c7b      	adds	r3, r7, #1
 8002e10:	1c0a      	adds	r2, r1, #0
 8002e12:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8002e14:	1c7b      	adds	r3, r7, #1
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d004      	beq.n	8002e26 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e1c:	1cbb      	adds	r3, r7, #2
 8002e1e:	881a      	ldrh	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002e24:	e003      	b.n	8002e2e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002e26:	1cbb      	adds	r3, r7, #2
 8002e28:	881a      	ldrh	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e2e:	46c0      	nop			; (mov r8, r8)
 8002e30:	46bd      	mov	sp, r7
 8002e32:	b002      	add	sp, #8
 8002e34:	bd80      	pop	{r7, pc}
	...

08002e38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e082      	b.n	8002f50 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2241      	movs	r2, #65	; 0x41
 8002e4e:	5c9b      	ldrb	r3, [r3, r2]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d107      	bne.n	8002e66 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2240      	movs	r2, #64	; 0x40
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	0018      	movs	r0, r3
 8002e62:	f7ff fa8b 	bl	800237c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2241      	movs	r2, #65	; 0x41
 8002e6a:	2124      	movs	r1, #36	; 0x24
 8002e6c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2101      	movs	r1, #1
 8002e7a:	438a      	bics	r2, r1
 8002e7c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685a      	ldr	r2, [r3, #4]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4934      	ldr	r1, [pc, #208]	; (8002f58 <HAL_I2C_Init+0x120>)
 8002e88:	400a      	ands	r2, r1
 8002e8a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689a      	ldr	r2, [r3, #8]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4931      	ldr	r1, [pc, #196]	; (8002f5c <HAL_I2C_Init+0x124>)
 8002e98:	400a      	ands	r2, r1
 8002e9a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d108      	bne.n	8002eb6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689a      	ldr	r2, [r3, #8]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2180      	movs	r1, #128	; 0x80
 8002eae:	0209      	lsls	r1, r1, #8
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	609a      	str	r2, [r3, #8]
 8002eb4:	e007      	b.n	8002ec6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	689a      	ldr	r2, [r3, #8]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2184      	movs	r1, #132	; 0x84
 8002ec0:	0209      	lsls	r1, r1, #8
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d104      	bne.n	8002ed8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2280      	movs	r2, #128	; 0x80
 8002ed4:	0112      	lsls	r2, r2, #4
 8002ed6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	685a      	ldr	r2, [r3, #4]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	491f      	ldr	r1, [pc, #124]	; (8002f60 <HAL_I2C_Init+0x128>)
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	68da      	ldr	r2, [r3, #12]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	491a      	ldr	r1, [pc, #104]	; (8002f5c <HAL_I2C_Init+0x124>)
 8002ef4:	400a      	ands	r2, r1
 8002ef6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	691a      	ldr	r2, [r3, #16]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	695b      	ldr	r3, [r3, #20]
 8002f00:	431a      	orrs	r2, r3
 8002f02:	0011      	movs	r1, r2
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	021a      	lsls	r2, r3, #8
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	69d9      	ldr	r1, [r3, #28]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a1a      	ldr	r2, [r3, #32]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2241      	movs	r2, #65	; 0x41
 8002f3c:	2120      	movs	r1, #32
 8002f3e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2242      	movs	r2, #66	; 0x42
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	0018      	movs	r0, r3
 8002f52:	46bd      	mov	sp, r7
 8002f54:	b002      	add	sp, #8
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	f0ffffff 	.word	0xf0ffffff
 8002f5c:	ffff7fff 	.word	0xffff7fff
 8002f60:	02008000 	.word	0x02008000

08002f64 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2241      	movs	r2, #65	; 0x41
 8002f72:	5c9b      	ldrb	r3, [r3, r2]
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b20      	cmp	r3, #32
 8002f78:	d138      	bne.n	8002fec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2240      	movs	r2, #64	; 0x40
 8002f7e:	5c9b      	ldrb	r3, [r3, r2]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d101      	bne.n	8002f88 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f84:	2302      	movs	r3, #2
 8002f86:	e032      	b.n	8002fee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2240      	movs	r2, #64	; 0x40
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2241      	movs	r2, #65	; 0x41
 8002f94:	2124      	movs	r1, #36	; 0x24
 8002f96:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	438a      	bics	r2, r1
 8002fa6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4911      	ldr	r1, [pc, #68]	; (8002ff8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002fb4:	400a      	ands	r2, r1
 8002fb6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6819      	ldr	r1, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2101      	movs	r1, #1
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2241      	movs	r2, #65	; 0x41
 8002fdc:	2120      	movs	r1, #32
 8002fde:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2240      	movs	r2, #64	; 0x40
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	e000      	b.n	8002fee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fec:	2302      	movs	r3, #2
  }
}
 8002fee:	0018      	movs	r0, r3
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	b002      	add	sp, #8
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	46c0      	nop			; (mov r8, r8)
 8002ff8:	ffffefff 	.word	0xffffefff

08002ffc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2241      	movs	r2, #65	; 0x41
 800300a:	5c9b      	ldrb	r3, [r3, r2]
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b20      	cmp	r3, #32
 8003010:	d139      	bne.n	8003086 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2240      	movs	r2, #64	; 0x40
 8003016:	5c9b      	ldrb	r3, [r3, r2]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d101      	bne.n	8003020 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800301c:	2302      	movs	r3, #2
 800301e:	e033      	b.n	8003088 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2240      	movs	r2, #64	; 0x40
 8003024:	2101      	movs	r1, #1
 8003026:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2241      	movs	r2, #65	; 0x41
 800302c:	2124      	movs	r1, #36	; 0x24
 800302e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	2101      	movs	r1, #1
 800303c:	438a      	bics	r2, r1
 800303e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	4a11      	ldr	r2, [pc, #68]	; (8003090 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800304c:	4013      	ands	r3, r2
 800304e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	021b      	lsls	r3, r3, #8
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	4313      	orrs	r3, r2
 8003058:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	68fa      	ldr	r2, [r7, #12]
 8003060:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2101      	movs	r1, #1
 800306e:	430a      	orrs	r2, r1
 8003070:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2241      	movs	r2, #65	; 0x41
 8003076:	2120      	movs	r1, #32
 8003078:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2240      	movs	r2, #64	; 0x40
 800307e:	2100      	movs	r1, #0
 8003080:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003082:	2300      	movs	r3, #0
 8003084:	e000      	b.n	8003088 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003086:	2302      	movs	r3, #2
  }
}
 8003088:	0018      	movs	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	b004      	add	sp, #16
 800308e:	bd80      	pop	{r7, pc}
 8003090:	fffff0ff 	.word	0xfffff0ff

08003094 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003094:	b5b0      	push	{r4, r5, r7, lr}
 8003096:	b08a      	sub	sp, #40	; 0x28
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d102      	bne.n	80030a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	f000 fb58 	bl	8003758 <HAL_RCC_OscConfig+0x6c4>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030a8:	4bcd      	ldr	r3, [pc, #820]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	220c      	movs	r2, #12
 80030ae:	4013      	ands	r3, r2
 80030b0:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030b2:	4bcb      	ldr	r3, [pc, #812]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80030b4:	68da      	ldr	r2, [r3, #12]
 80030b6:	2380      	movs	r3, #128	; 0x80
 80030b8:	025b      	lsls	r3, r3, #9
 80030ba:	4013      	ands	r3, r2
 80030bc:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2201      	movs	r2, #1
 80030c4:	4013      	ands	r3, r2
 80030c6:	d100      	bne.n	80030ca <HAL_RCC_OscConfig+0x36>
 80030c8:	e07c      	b.n	80031c4 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030ca:	6a3b      	ldr	r3, [r7, #32]
 80030cc:	2b08      	cmp	r3, #8
 80030ce:	d007      	beq.n	80030e0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80030d0:	6a3b      	ldr	r3, [r7, #32]
 80030d2:	2b0c      	cmp	r3, #12
 80030d4:	d111      	bne.n	80030fa <HAL_RCC_OscConfig+0x66>
 80030d6:	69fa      	ldr	r2, [r7, #28]
 80030d8:	2380      	movs	r3, #128	; 0x80
 80030da:	025b      	lsls	r3, r3, #9
 80030dc:	429a      	cmp	r2, r3
 80030de:	d10c      	bne.n	80030fa <HAL_RCC_OscConfig+0x66>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030e0:	4bbf      	ldr	r3, [pc, #764]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	2380      	movs	r3, #128	; 0x80
 80030e6:	029b      	lsls	r3, r3, #10
 80030e8:	4013      	ands	r3, r2
 80030ea:	d100      	bne.n	80030ee <HAL_RCC_OscConfig+0x5a>
 80030ec:	e069      	b.n	80031c2 <HAL_RCC_OscConfig+0x12e>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d165      	bne.n	80031c2 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e32e      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685a      	ldr	r2, [r3, #4]
 80030fe:	2380      	movs	r3, #128	; 0x80
 8003100:	025b      	lsls	r3, r3, #9
 8003102:	429a      	cmp	r2, r3
 8003104:	d107      	bne.n	8003116 <HAL_RCC_OscConfig+0x82>
 8003106:	4bb6      	ldr	r3, [pc, #728]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	4bb5      	ldr	r3, [pc, #724]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 800310c:	2180      	movs	r1, #128	; 0x80
 800310e:	0249      	lsls	r1, r1, #9
 8003110:	430a      	orrs	r2, r1
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	e027      	b.n	8003166 <HAL_RCC_OscConfig+0xd2>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685a      	ldr	r2, [r3, #4]
 800311a:	23a0      	movs	r3, #160	; 0xa0
 800311c:	02db      	lsls	r3, r3, #11
 800311e:	429a      	cmp	r2, r3
 8003120:	d10e      	bne.n	8003140 <HAL_RCC_OscConfig+0xac>
 8003122:	4baf      	ldr	r3, [pc, #700]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	4bae      	ldr	r3, [pc, #696]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003128:	2180      	movs	r1, #128	; 0x80
 800312a:	02c9      	lsls	r1, r1, #11
 800312c:	430a      	orrs	r2, r1
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	4bab      	ldr	r3, [pc, #684]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	4baa      	ldr	r3, [pc, #680]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003136:	2180      	movs	r1, #128	; 0x80
 8003138:	0249      	lsls	r1, r1, #9
 800313a:	430a      	orrs	r2, r1
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	e012      	b.n	8003166 <HAL_RCC_OscConfig+0xd2>
 8003140:	4ba7      	ldr	r3, [pc, #668]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	4ba6      	ldr	r3, [pc, #664]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003146:	49a7      	ldr	r1, [pc, #668]	; (80033e4 <HAL_RCC_OscConfig+0x350>)
 8003148:	400a      	ands	r2, r1
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	4ba4      	ldr	r3, [pc, #656]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	2380      	movs	r3, #128	; 0x80
 8003152:	025b      	lsls	r3, r3, #9
 8003154:	4013      	ands	r3, r2
 8003156:	60fb      	str	r3, [r7, #12]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	4ba1      	ldr	r3, [pc, #644]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	4ba0      	ldr	r3, [pc, #640]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003160:	49a1      	ldr	r1, [pc, #644]	; (80033e8 <HAL_RCC_OscConfig+0x354>)
 8003162:	400a      	ands	r2, r1
 8003164:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d014      	beq.n	8003198 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800316e:	f7ff fbf3 	bl	8002958 <HAL_GetTick>
 8003172:	0003      	movs	r3, r0
 8003174:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003176:	e008      	b.n	800318a <HAL_RCC_OscConfig+0xf6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003178:	f7ff fbee 	bl	8002958 <HAL_GetTick>
 800317c:	0002      	movs	r2, r0
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b64      	cmp	r3, #100	; 0x64
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e2e6      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800318a:	4b95      	ldr	r3, [pc, #596]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	2380      	movs	r3, #128	; 0x80
 8003190:	029b      	lsls	r3, r3, #10
 8003192:	4013      	ands	r3, r2
 8003194:	d0f0      	beq.n	8003178 <HAL_RCC_OscConfig+0xe4>
 8003196:	e015      	b.n	80031c4 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003198:	f7ff fbde 	bl	8002958 <HAL_GetTick>
 800319c:	0003      	movs	r3, r0
 800319e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80031a0:	e008      	b.n	80031b4 <HAL_RCC_OscConfig+0x120>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031a2:	f7ff fbd9 	bl	8002958 <HAL_GetTick>
 80031a6:	0002      	movs	r2, r0
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	2b64      	cmp	r3, #100	; 0x64
 80031ae:	d901      	bls.n	80031b4 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e2d1      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80031b4:	4b8a      	ldr	r3, [pc, #552]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	2380      	movs	r3, #128	; 0x80
 80031ba:	029b      	lsls	r3, r3, #10
 80031bc:	4013      	ands	r3, r2
 80031be:	d1f0      	bne.n	80031a2 <HAL_RCC_OscConfig+0x10e>
 80031c0:	e000      	b.n	80031c4 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2202      	movs	r2, #2
 80031ca:	4013      	ands	r3, r2
 80031cc:	d100      	bne.n	80031d0 <HAL_RCC_OscConfig+0x13c>
 80031ce:	e08a      	b.n	80032e6 <HAL_RCC_OscConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031d6:	6a3b      	ldr	r3, [r7, #32]
 80031d8:	2b04      	cmp	r3, #4
 80031da:	d005      	beq.n	80031e8 <HAL_RCC_OscConfig+0x154>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80031dc:	6a3b      	ldr	r3, [r7, #32]
 80031de:	2b0c      	cmp	r3, #12
 80031e0:	d13d      	bne.n	800325e <HAL_RCC_OscConfig+0x1ca>
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d13a      	bne.n	800325e <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80031e8:	4b7d      	ldr	r3, [pc, #500]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2204      	movs	r2, #4
 80031ee:	4013      	ands	r3, r2
 80031f0:	d004      	beq.n	80031fc <HAL_RCC_OscConfig+0x168>
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e2ad      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031fc:	4b78      	ldr	r3, [pc, #480]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	4a7a      	ldr	r2, [pc, #488]	; (80033ec <HAL_RCC_OscConfig+0x358>)
 8003202:	4013      	ands	r3, r2
 8003204:	0019      	movs	r1, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	691b      	ldr	r3, [r3, #16]
 800320a:	021a      	lsls	r2, r3, #8
 800320c:	4b74      	ldr	r3, [pc, #464]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 800320e:	430a      	orrs	r2, r1
 8003210:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003212:	4b73      	ldr	r3, [pc, #460]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2209      	movs	r2, #9
 8003218:	4393      	bics	r3, r2
 800321a:	0019      	movs	r1, r3
 800321c:	4b70      	ldr	r3, [pc, #448]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 800321e:	697a      	ldr	r2, [r7, #20]
 8003220:	430a      	orrs	r2, r1
 8003222:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003224:	f000 fbc8 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8003228:	0001      	movs	r1, r0
 800322a:	4b6d      	ldr	r3, [pc, #436]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	091b      	lsrs	r3, r3, #4
 8003230:	220f      	movs	r2, #15
 8003232:	4013      	ands	r3, r2
 8003234:	4a6e      	ldr	r2, [pc, #440]	; (80033f0 <HAL_RCC_OscConfig+0x35c>)
 8003236:	5cd3      	ldrb	r3, [r2, r3]
 8003238:	000a      	movs	r2, r1
 800323a:	40da      	lsrs	r2, r3
 800323c:	4b6d      	ldr	r3, [pc, #436]	; (80033f4 <HAL_RCC_OscConfig+0x360>)
 800323e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8003240:	2513      	movs	r5, #19
 8003242:	197c      	adds	r4, r7, r5
 8003244:	2000      	movs	r0, #0
 8003246:	f7ff fb51 	bl	80028ec <HAL_InitTick>
 800324a:	0003      	movs	r3, r0
 800324c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800324e:	197b      	adds	r3, r7, r5
 8003250:	781b      	ldrb	r3, [r3, #0]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d047      	beq.n	80032e6 <HAL_RCC_OscConfig+0x252>
      {
        return status;
 8003256:	2313      	movs	r3, #19
 8003258:	18fb      	adds	r3, r7, r3
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	e27c      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d027      	beq.n	80032b4 <HAL_RCC_OscConfig+0x220>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003264:	4b5e      	ldr	r3, [pc, #376]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2209      	movs	r2, #9
 800326a:	4393      	bics	r3, r2
 800326c:	0019      	movs	r1, r3
 800326e:	4b5c      	ldr	r3, [pc, #368]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003270:	697a      	ldr	r2, [r7, #20]
 8003272:	430a      	orrs	r2, r1
 8003274:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003276:	f7ff fb6f 	bl	8002958 <HAL_GetTick>
 800327a:	0003      	movs	r3, r0
 800327c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800327e:	e008      	b.n	8003292 <HAL_RCC_OscConfig+0x1fe>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003280:	f7ff fb6a 	bl	8002958 <HAL_GetTick>
 8003284:	0002      	movs	r2, r0
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b02      	cmp	r3, #2
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e262      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003292:	4b53      	ldr	r3, [pc, #332]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2204      	movs	r2, #4
 8003298:	4013      	ands	r3, r2
 800329a:	d0f1      	beq.n	8003280 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800329c:	4b50      	ldr	r3, [pc, #320]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	4a52      	ldr	r2, [pc, #328]	; (80033ec <HAL_RCC_OscConfig+0x358>)
 80032a2:	4013      	ands	r3, r2
 80032a4:	0019      	movs	r1, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	691b      	ldr	r3, [r3, #16]
 80032aa:	021a      	lsls	r2, r3, #8
 80032ac:	4b4c      	ldr	r3, [pc, #304]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80032ae:	430a      	orrs	r2, r1
 80032b0:	605a      	str	r2, [r3, #4]
 80032b2:	e018      	b.n	80032e6 <HAL_RCC_OscConfig+0x252>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032b4:	4b4a      	ldr	r3, [pc, #296]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	4b49      	ldr	r3, [pc, #292]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80032ba:	2101      	movs	r1, #1
 80032bc:	438a      	bics	r2, r1
 80032be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c0:	f7ff fb4a 	bl	8002958 <HAL_GetTick>
 80032c4:	0003      	movs	r3, r0
 80032c6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80032c8:	e008      	b.n	80032dc <HAL_RCC_OscConfig+0x248>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032ca:	f7ff fb45 	bl	8002958 <HAL_GetTick>
 80032ce:	0002      	movs	r2, r0
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d901      	bls.n	80032dc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e23d      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80032dc:	4b40      	ldr	r3, [pc, #256]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2204      	movs	r2, #4
 80032e2:	4013      	ands	r3, r2
 80032e4:	d1f1      	bne.n	80032ca <HAL_RCC_OscConfig+0x236>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2210      	movs	r2, #16
 80032ec:	4013      	ands	r3, r2
 80032ee:	d100      	bne.n	80032f2 <HAL_RCC_OscConfig+0x25e>
 80032f0:	e09e      	b.n	8003430 <HAL_RCC_OscConfig+0x39c>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 80032f2:	6a3b      	ldr	r3, [r7, #32]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d13f      	bne.n	8003378 <HAL_RCC_OscConfig+0x2e4>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032f8:	4b39      	ldr	r3, [pc, #228]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	2380      	movs	r3, #128	; 0x80
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	4013      	ands	r3, r2
 8003302:	d005      	beq.n	8003310 <HAL_RCC_OscConfig+0x27c>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <HAL_RCC_OscConfig+0x27c>
      {
        return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e223      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003310:	4b33      	ldr	r3, [pc, #204]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	4a38      	ldr	r2, [pc, #224]	; (80033f8 <HAL_RCC_OscConfig+0x364>)
 8003316:	4013      	ands	r3, r2
 8003318:	0019      	movs	r1, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6a1a      	ldr	r2, [r3, #32]
 800331e:	4b30      	ldr	r3, [pc, #192]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003320:	430a      	orrs	r2, r1
 8003322:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003324:	4b2e      	ldr	r3, [pc, #184]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	021b      	lsls	r3, r3, #8
 800332a:	0a19      	lsrs	r1, r3, #8
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	69db      	ldr	r3, [r3, #28]
 8003330:	061a      	lsls	r2, r3, #24
 8003332:	4b2b      	ldr	r3, [pc, #172]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003334:	430a      	orrs	r2, r1
 8003336:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	0b5b      	lsrs	r3, r3, #13
 800333e:	3301      	adds	r3, #1
 8003340:	2280      	movs	r2, #128	; 0x80
 8003342:	0212      	lsls	r2, r2, #8
 8003344:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003346:	4b26      	ldr	r3, [pc, #152]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	091b      	lsrs	r3, r3, #4
 800334c:	210f      	movs	r1, #15
 800334e:	400b      	ands	r3, r1
 8003350:	4927      	ldr	r1, [pc, #156]	; (80033f0 <HAL_RCC_OscConfig+0x35c>)
 8003352:	5ccb      	ldrb	r3, [r1, r3]
 8003354:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003356:	4b27      	ldr	r3, [pc, #156]	; (80033f4 <HAL_RCC_OscConfig+0x360>)
 8003358:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 800335a:	2513      	movs	r5, #19
 800335c:	197c      	adds	r4, r7, r5
 800335e:	2000      	movs	r0, #0
 8003360:	f7ff fac4 	bl	80028ec <HAL_InitTick>
 8003364:	0003      	movs	r3, r0
 8003366:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003368:	197b      	adds	r3, r7, r5
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d05f      	beq.n	8003430 <HAL_RCC_OscConfig+0x39c>
        {
          return status;
 8003370:	2313      	movs	r3, #19
 8003372:	18fb      	adds	r3, r7, r3
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	e1ef      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d03d      	beq.n	80033fc <HAL_RCC_OscConfig+0x368>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003380:	4b17      	ldr	r3, [pc, #92]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	4b16      	ldr	r3, [pc, #88]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 8003386:	2180      	movs	r1, #128	; 0x80
 8003388:	0049      	lsls	r1, r1, #1
 800338a:	430a      	orrs	r2, r1
 800338c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800338e:	f7ff fae3 	bl	8002958 <HAL_GetTick>
 8003392:	0003      	movs	r3, r0
 8003394:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003396:	e008      	b.n	80033aa <HAL_RCC_OscConfig+0x316>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003398:	f7ff fade 	bl	8002958 <HAL_GetTick>
 800339c:	0002      	movs	r2, r0
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d901      	bls.n	80033aa <HAL_RCC_OscConfig+0x316>
          {
            return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e1d6      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80033aa:	4b0d      	ldr	r3, [pc, #52]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	2380      	movs	r3, #128	; 0x80
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	4013      	ands	r3, r2
 80033b4:	d0f0      	beq.n	8003398 <HAL_RCC_OscConfig+0x304>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033b6:	4b0a      	ldr	r3, [pc, #40]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	4a0f      	ldr	r2, [pc, #60]	; (80033f8 <HAL_RCC_OscConfig+0x364>)
 80033bc:	4013      	ands	r3, r2
 80033be:	0019      	movs	r1, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a1a      	ldr	r2, [r3, #32]
 80033c4:	4b06      	ldr	r3, [pc, #24]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80033c6:	430a      	orrs	r2, r1
 80033c8:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033ca:	4b05      	ldr	r3, [pc, #20]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	021b      	lsls	r3, r3, #8
 80033d0:	0a19      	lsrs	r1, r3, #8
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	061a      	lsls	r2, r3, #24
 80033d8:	4b01      	ldr	r3, [pc, #4]	; (80033e0 <HAL_RCC_OscConfig+0x34c>)
 80033da:	430a      	orrs	r2, r1
 80033dc:	605a      	str	r2, [r3, #4]
 80033de:	e027      	b.n	8003430 <HAL_RCC_OscConfig+0x39c>
 80033e0:	40021000 	.word	0x40021000
 80033e4:	fffeffff 	.word	0xfffeffff
 80033e8:	fffbffff 	.word	0xfffbffff
 80033ec:	ffffe0ff 	.word	0xffffe0ff
 80033f0:	08007464 	.word	0x08007464
 80033f4:	20000000 	.word	0x20000000
 80033f8:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80033fc:	4bbf      	ldr	r3, [pc, #764]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	4bbe      	ldr	r3, [pc, #760]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003402:	49bf      	ldr	r1, [pc, #764]	; (8003700 <HAL_RCC_OscConfig+0x66c>)
 8003404:	400a      	ands	r2, r1
 8003406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003408:	f7ff faa6 	bl	8002958 <HAL_GetTick>
 800340c:	0003      	movs	r3, r0
 800340e:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003410:	e008      	b.n	8003424 <HAL_RCC_OscConfig+0x390>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003412:	f7ff faa1 	bl	8002958 <HAL_GetTick>
 8003416:	0002      	movs	r2, r0
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d901      	bls.n	8003424 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e199      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003424:	4bb5      	ldr	r3, [pc, #724]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	2380      	movs	r3, #128	; 0x80
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4013      	ands	r3, r2
 800342e:	d1f0      	bne.n	8003412 <HAL_RCC_OscConfig+0x37e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2208      	movs	r2, #8
 8003436:	4013      	ands	r3, r2
 8003438:	d036      	beq.n	80034a8 <HAL_RCC_OscConfig+0x414>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d019      	beq.n	8003476 <HAL_RCC_OscConfig+0x3e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003442:	4bae      	ldr	r3, [pc, #696]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003444:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003446:	4bad      	ldr	r3, [pc, #692]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003448:	2101      	movs	r1, #1
 800344a:	430a      	orrs	r2, r1
 800344c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800344e:	f7ff fa83 	bl	8002958 <HAL_GetTick>
 8003452:	0003      	movs	r3, r0
 8003454:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003456:	e008      	b.n	800346a <HAL_RCC_OscConfig+0x3d6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003458:	f7ff fa7e 	bl	8002958 <HAL_GetTick>
 800345c:	0002      	movs	r2, r0
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	2b02      	cmp	r3, #2
 8003464:	d901      	bls.n	800346a <HAL_RCC_OscConfig+0x3d6>
        {
          return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e176      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800346a:	4ba4      	ldr	r3, [pc, #656]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800346c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800346e:	2202      	movs	r2, #2
 8003470:	4013      	ands	r3, r2
 8003472:	d0f1      	beq.n	8003458 <HAL_RCC_OscConfig+0x3c4>
 8003474:	e018      	b.n	80034a8 <HAL_RCC_OscConfig+0x414>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003476:	4ba1      	ldr	r3, [pc, #644]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003478:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800347a:	4ba0      	ldr	r3, [pc, #640]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800347c:	2101      	movs	r1, #1
 800347e:	438a      	bics	r2, r1
 8003480:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003482:	f7ff fa69 	bl	8002958 <HAL_GetTick>
 8003486:	0003      	movs	r3, r0
 8003488:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800348a:	e008      	b.n	800349e <HAL_RCC_OscConfig+0x40a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800348c:	f7ff fa64 	bl	8002958 <HAL_GetTick>
 8003490:	0002      	movs	r2, r0
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b02      	cmp	r3, #2
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0x40a>
        {
          return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e15c      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800349e:	4b97      	ldr	r3, [pc, #604]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 80034a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034a2:	2202      	movs	r2, #2
 80034a4:	4013      	ands	r3, r2
 80034a6:	d1f1      	bne.n	800348c <HAL_RCC_OscConfig+0x3f8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2204      	movs	r2, #4
 80034ae:	4013      	ands	r3, r2
 80034b0:	d100      	bne.n	80034b4 <HAL_RCC_OscConfig+0x420>
 80034b2:	e0af      	b.n	8003614 <HAL_RCC_OscConfig+0x580>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034b4:	2327      	movs	r3, #39	; 0x27
 80034b6:	18fb      	adds	r3, r7, r3
 80034b8:	2200      	movs	r2, #0
 80034ba:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034bc:	4b8f      	ldr	r3, [pc, #572]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 80034be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034c0:	2380      	movs	r3, #128	; 0x80
 80034c2:	055b      	lsls	r3, r3, #21
 80034c4:	4013      	ands	r3, r2
 80034c6:	d10a      	bne.n	80034de <HAL_RCC_OscConfig+0x44a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034c8:	4b8c      	ldr	r3, [pc, #560]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 80034ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034cc:	4b8b      	ldr	r3, [pc, #556]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 80034ce:	2180      	movs	r1, #128	; 0x80
 80034d0:	0549      	lsls	r1, r1, #21
 80034d2:	430a      	orrs	r2, r1
 80034d4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80034d6:	2327      	movs	r3, #39	; 0x27
 80034d8:	18fb      	adds	r3, r7, r3
 80034da:	2201      	movs	r2, #1
 80034dc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034de:	4b89      	ldr	r3, [pc, #548]	; (8003704 <HAL_RCC_OscConfig+0x670>)
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	2380      	movs	r3, #128	; 0x80
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	4013      	ands	r3, r2
 80034e8:	d11a      	bne.n	8003520 <HAL_RCC_OscConfig+0x48c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034ea:	4b86      	ldr	r3, [pc, #536]	; (8003704 <HAL_RCC_OscConfig+0x670>)
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	4b85      	ldr	r3, [pc, #532]	; (8003704 <HAL_RCC_OscConfig+0x670>)
 80034f0:	2180      	movs	r1, #128	; 0x80
 80034f2:	0049      	lsls	r1, r1, #1
 80034f4:	430a      	orrs	r2, r1
 80034f6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034f8:	f7ff fa2e 	bl	8002958 <HAL_GetTick>
 80034fc:	0003      	movs	r3, r0
 80034fe:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003500:	e008      	b.n	8003514 <HAL_RCC_OscConfig+0x480>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003502:	f7ff fa29 	bl	8002958 <HAL_GetTick>
 8003506:	0002      	movs	r2, r0
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	2b64      	cmp	r3, #100	; 0x64
 800350e:	d901      	bls.n	8003514 <HAL_RCC_OscConfig+0x480>
        {
          return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e121      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003514:	4b7b      	ldr	r3, [pc, #492]	; (8003704 <HAL_RCC_OscConfig+0x670>)
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	2380      	movs	r3, #128	; 0x80
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	4013      	ands	r3, r2
 800351e:	d0f0      	beq.n	8003502 <HAL_RCC_OscConfig+0x46e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	2380      	movs	r3, #128	; 0x80
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	429a      	cmp	r2, r3
 800352a:	d107      	bne.n	800353c <HAL_RCC_OscConfig+0x4a8>
 800352c:	4b73      	ldr	r3, [pc, #460]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800352e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003530:	4b72      	ldr	r3, [pc, #456]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003532:	2180      	movs	r1, #128	; 0x80
 8003534:	0049      	lsls	r1, r1, #1
 8003536:	430a      	orrs	r2, r1
 8003538:	651a      	str	r2, [r3, #80]	; 0x50
 800353a:	e031      	b.n	80035a0 <HAL_RCC_OscConfig+0x50c>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d10c      	bne.n	800355e <HAL_RCC_OscConfig+0x4ca>
 8003544:	4b6d      	ldr	r3, [pc, #436]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003546:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003548:	4b6c      	ldr	r3, [pc, #432]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800354a:	496d      	ldr	r1, [pc, #436]	; (8003700 <HAL_RCC_OscConfig+0x66c>)
 800354c:	400a      	ands	r2, r1
 800354e:	651a      	str	r2, [r3, #80]	; 0x50
 8003550:	4b6a      	ldr	r3, [pc, #424]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003552:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003554:	4b69      	ldr	r3, [pc, #420]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003556:	496c      	ldr	r1, [pc, #432]	; (8003708 <HAL_RCC_OscConfig+0x674>)
 8003558:	400a      	ands	r2, r1
 800355a:	651a      	str	r2, [r3, #80]	; 0x50
 800355c:	e020      	b.n	80035a0 <HAL_RCC_OscConfig+0x50c>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	689a      	ldr	r2, [r3, #8]
 8003562:	23a0      	movs	r3, #160	; 0xa0
 8003564:	00db      	lsls	r3, r3, #3
 8003566:	429a      	cmp	r2, r3
 8003568:	d10e      	bne.n	8003588 <HAL_RCC_OscConfig+0x4f4>
 800356a:	4b64      	ldr	r3, [pc, #400]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800356c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800356e:	4b63      	ldr	r3, [pc, #396]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003570:	2180      	movs	r1, #128	; 0x80
 8003572:	00c9      	lsls	r1, r1, #3
 8003574:	430a      	orrs	r2, r1
 8003576:	651a      	str	r2, [r3, #80]	; 0x50
 8003578:	4b60      	ldr	r3, [pc, #384]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800357a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800357c:	4b5f      	ldr	r3, [pc, #380]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800357e:	2180      	movs	r1, #128	; 0x80
 8003580:	0049      	lsls	r1, r1, #1
 8003582:	430a      	orrs	r2, r1
 8003584:	651a      	str	r2, [r3, #80]	; 0x50
 8003586:	e00b      	b.n	80035a0 <HAL_RCC_OscConfig+0x50c>
 8003588:	4b5c      	ldr	r3, [pc, #368]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800358a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800358c:	4b5b      	ldr	r3, [pc, #364]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800358e:	495c      	ldr	r1, [pc, #368]	; (8003700 <HAL_RCC_OscConfig+0x66c>)
 8003590:	400a      	ands	r2, r1
 8003592:	651a      	str	r2, [r3, #80]	; 0x50
 8003594:	4b59      	ldr	r3, [pc, #356]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003596:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003598:	4b58      	ldr	r3, [pc, #352]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800359a:	495b      	ldr	r1, [pc, #364]	; (8003708 <HAL_RCC_OscConfig+0x674>)
 800359c:	400a      	ands	r2, r1
 800359e:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d015      	beq.n	80035d4 <HAL_RCC_OscConfig+0x540>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035a8:	f7ff f9d6 	bl	8002958 <HAL_GetTick>
 80035ac:	0003      	movs	r3, r0
 80035ae:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80035b0:	e009      	b.n	80035c6 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035b2:	f7ff f9d1 	bl	8002958 <HAL_GetTick>
 80035b6:	0002      	movs	r2, r0
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	4a53      	ldr	r2, [pc, #332]	; (800370c <HAL_RCC_OscConfig+0x678>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d901      	bls.n	80035c6 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e0c8      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80035c6:	4b4d      	ldr	r3, [pc, #308]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 80035c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035ca:	2380      	movs	r3, #128	; 0x80
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	4013      	ands	r3, r2
 80035d0:	d0ef      	beq.n	80035b2 <HAL_RCC_OscConfig+0x51e>
 80035d2:	e014      	b.n	80035fe <HAL_RCC_OscConfig+0x56a>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035d4:	f7ff f9c0 	bl	8002958 <HAL_GetTick>
 80035d8:	0003      	movs	r3, r0
 80035da:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80035dc:	e009      	b.n	80035f2 <HAL_RCC_OscConfig+0x55e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035de:	f7ff f9bb 	bl	8002958 <HAL_GetTick>
 80035e2:	0002      	movs	r2, r0
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	4a48      	ldr	r2, [pc, #288]	; (800370c <HAL_RCC_OscConfig+0x678>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x55e>
        {
          return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e0b2      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80035f2:	4b42      	ldr	r3, [pc, #264]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 80035f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035f6:	2380      	movs	r3, #128	; 0x80
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	4013      	ands	r3, r2
 80035fc:	d1ef      	bne.n	80035de <HAL_RCC_OscConfig+0x54a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80035fe:	2327      	movs	r3, #39	; 0x27
 8003600:	18fb      	adds	r3, r7, r3
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d105      	bne.n	8003614 <HAL_RCC_OscConfig+0x580>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003608:	4b3c      	ldr	r3, [pc, #240]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800360a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800360c:	4b3b      	ldr	r3, [pc, #236]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800360e:	4940      	ldr	r1, [pc, #256]	; (8003710 <HAL_RCC_OscConfig+0x67c>)
 8003610:	400a      	ands	r2, r1
 8003612:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003618:	2b00      	cmp	r3, #0
 800361a:	d100      	bne.n	800361e <HAL_RCC_OscConfig+0x58a>
 800361c:	e09b      	b.n	8003756 <HAL_RCC_OscConfig+0x6c2>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800361e:	6a3b      	ldr	r3, [r7, #32]
 8003620:	2b0c      	cmp	r3, #12
 8003622:	d064      	beq.n	80036ee <HAL_RCC_OscConfig+0x65a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003628:	2b02      	cmp	r3, #2
 800362a:	d145      	bne.n	80036b8 <HAL_RCC_OscConfig+0x624>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800362c:	4b33      	ldr	r3, [pc, #204]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	4b32      	ldr	r3, [pc, #200]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003632:	4938      	ldr	r1, [pc, #224]	; (8003714 <HAL_RCC_OscConfig+0x680>)
 8003634:	400a      	ands	r2, r1
 8003636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003638:	f7ff f98e 	bl	8002958 <HAL_GetTick>
 800363c:	0003      	movs	r3, r0
 800363e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003640:	e008      	b.n	8003654 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003642:	f7ff f989 	bl	8002958 <HAL_GetTick>
 8003646:	0002      	movs	r2, r0
 8003648:	69bb      	ldr	r3, [r7, #24]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	2b02      	cmp	r3, #2
 800364e:	d901      	bls.n	8003654 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	e081      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003654:	4b29      	ldr	r3, [pc, #164]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	2380      	movs	r3, #128	; 0x80
 800365a:	049b      	lsls	r3, r3, #18
 800365c:	4013      	ands	r3, r2
 800365e:	d1f0      	bne.n	8003642 <HAL_RCC_OscConfig+0x5ae>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003660:	4b26      	ldr	r3, [pc, #152]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	4a2c      	ldr	r2, [pc, #176]	; (8003718 <HAL_RCC_OscConfig+0x684>)
 8003666:	4013      	ands	r3, r2
 8003668:	0019      	movs	r1, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003672:	431a      	orrs	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003678:	431a      	orrs	r2, r3
 800367a:	4b20      	ldr	r3, [pc, #128]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 800367c:	430a      	orrs	r2, r1
 800367e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003680:	4b1e      	ldr	r3, [pc, #120]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	4b1d      	ldr	r3, [pc, #116]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 8003686:	2180      	movs	r1, #128	; 0x80
 8003688:	0449      	lsls	r1, r1, #17
 800368a:	430a      	orrs	r2, r1
 800368c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800368e:	f7ff f963 	bl	8002958 <HAL_GetTick>
 8003692:	0003      	movs	r3, r0
 8003694:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003696:	e008      	b.n	80036aa <HAL_RCC_OscConfig+0x616>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003698:	f7ff f95e 	bl	8002958 <HAL_GetTick>
 800369c:	0002      	movs	r2, r0
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_OscConfig+0x616>
          {
            return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e056      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80036aa:	4b14      	ldr	r3, [pc, #80]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	2380      	movs	r3, #128	; 0x80
 80036b0:	049b      	lsls	r3, r3, #18
 80036b2:	4013      	ands	r3, r2
 80036b4:	d0f0      	beq.n	8003698 <HAL_RCC_OscConfig+0x604>
 80036b6:	e04e      	b.n	8003756 <HAL_RCC_OscConfig+0x6c2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036b8:	4b10      	ldr	r3, [pc, #64]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	4b0f      	ldr	r3, [pc, #60]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 80036be:	4915      	ldr	r1, [pc, #84]	; (8003714 <HAL_RCC_OscConfig+0x680>)
 80036c0:	400a      	ands	r2, r1
 80036c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036c4:	f7ff f948 	bl	8002958 <HAL_GetTick>
 80036c8:	0003      	movs	r3, r0
 80036ca:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80036cc:	e008      	b.n	80036e0 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036ce:	f7ff f943 	bl	8002958 <HAL_GetTick>
 80036d2:	0002      	movs	r2, r0
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d901      	bls.n	80036e0 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e03b      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80036e0:	4b06      	ldr	r3, [pc, #24]	; (80036fc <HAL_RCC_OscConfig+0x668>)
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	2380      	movs	r3, #128	; 0x80
 80036e6:	049b      	lsls	r3, r3, #18
 80036e8:	4013      	ands	r3, r2
 80036ea:	d1f0      	bne.n	80036ce <HAL_RCC_OscConfig+0x63a>
 80036ec:	e033      	b.n	8003756 <HAL_RCC_OscConfig+0x6c2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d112      	bne.n	800371c <HAL_RCC_OscConfig+0x688>
      {
        return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e02e      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
 80036fa:	46c0      	nop			; (mov r8, r8)
 80036fc:	40021000 	.word	0x40021000
 8003700:	fffffeff 	.word	0xfffffeff
 8003704:	40007000 	.word	0x40007000
 8003708:	fffffbff 	.word	0xfffffbff
 800370c:	00001388 	.word	0x00001388
 8003710:	efffffff 	.word	0xefffffff
 8003714:	feffffff 	.word	0xfeffffff
 8003718:	ff02ffff 	.word	0xff02ffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800371c:	4b10      	ldr	r3, [pc, #64]	; (8003760 <HAL_RCC_OscConfig+0x6cc>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003722:	69fa      	ldr	r2, [r7, #28]
 8003724:	2380      	movs	r3, #128	; 0x80
 8003726:	025b      	lsls	r3, r3, #9
 8003728:	401a      	ands	r2, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372e:	429a      	cmp	r2, r3
 8003730:	d10f      	bne.n	8003752 <HAL_RCC_OscConfig+0x6be>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003732:	69fa      	ldr	r2, [r7, #28]
 8003734:	23f0      	movs	r3, #240	; 0xf0
 8003736:	039b      	lsls	r3, r3, #14
 8003738:	401a      	ands	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800373e:	429a      	cmp	r2, r3
 8003740:	d107      	bne.n	8003752 <HAL_RCC_OscConfig+0x6be>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003742:	69fa      	ldr	r2, [r7, #28]
 8003744:	23c0      	movs	r3, #192	; 0xc0
 8003746:	041b      	lsls	r3, r3, #16
 8003748:	401a      	ands	r2, r3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800374e:	429a      	cmp	r2, r3
 8003750:	d001      	beq.n	8003756 <HAL_RCC_OscConfig+0x6c2>
        {
          return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e000      	b.n	8003758 <HAL_RCC_OscConfig+0x6c4>
        }
      }
    }
  }

  return HAL_OK;
 8003756:	2300      	movs	r3, #0
}
 8003758:	0018      	movs	r0, r3
 800375a:	46bd      	mov	sp, r7
 800375c:	b00a      	add	sp, #40	; 0x28
 800375e:	bdb0      	pop	{r4, r5, r7, pc}
 8003760:	40021000 	.word	0x40021000

08003764 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003764:	b5b0      	push	{r4, r5, r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d101      	bne.n	8003778 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e10d      	b.n	8003994 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003778:	4b88      	ldr	r3, [pc, #544]	; (800399c <HAL_RCC_ClockConfig+0x238>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2201      	movs	r2, #1
 800377e:	4013      	ands	r3, r2
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	429a      	cmp	r2, r3
 8003784:	d911      	bls.n	80037aa <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003786:	4b85      	ldr	r3, [pc, #532]	; (800399c <HAL_RCC_ClockConfig+0x238>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2201      	movs	r2, #1
 800378c:	4393      	bics	r3, r2
 800378e:	0019      	movs	r1, r3
 8003790:	4b82      	ldr	r3, [pc, #520]	; (800399c <HAL_RCC_ClockConfig+0x238>)
 8003792:	683a      	ldr	r2, [r7, #0]
 8003794:	430a      	orrs	r2, r1
 8003796:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003798:	4b80      	ldr	r3, [pc, #512]	; (800399c <HAL_RCC_ClockConfig+0x238>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	2201      	movs	r2, #1
 800379e:	4013      	ands	r3, r2
 80037a0:	683a      	ldr	r2, [r7, #0]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d001      	beq.n	80037aa <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e0f4      	b.n	8003994 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2202      	movs	r2, #2
 80037b0:	4013      	ands	r3, r2
 80037b2:	d009      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037b4:	4b7a      	ldr	r3, [pc, #488]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	22f0      	movs	r2, #240	; 0xf0
 80037ba:	4393      	bics	r3, r2
 80037bc:	0019      	movs	r1, r3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	689a      	ldr	r2, [r3, #8]
 80037c2:	4b77      	ldr	r3, [pc, #476]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 80037c4:	430a      	orrs	r2, r1
 80037c6:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2201      	movs	r2, #1
 80037ce:	4013      	ands	r3, r2
 80037d0:	d100      	bne.n	80037d4 <HAL_RCC_ClockConfig+0x70>
 80037d2:	e089      	b.n	80038e8 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d107      	bne.n	80037ec <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80037dc:	4b70      	ldr	r3, [pc, #448]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	2380      	movs	r3, #128	; 0x80
 80037e2:	029b      	lsls	r3, r3, #10
 80037e4:	4013      	ands	r3, r2
 80037e6:	d120      	bne.n	800382a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e0d3      	b.n	8003994 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	2b03      	cmp	r3, #3
 80037f2:	d107      	bne.n	8003804 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80037f4:	4b6a      	ldr	r3, [pc, #424]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	2380      	movs	r3, #128	; 0x80
 80037fa:	049b      	lsls	r3, r3, #18
 80037fc:	4013      	ands	r3, r2
 80037fe:	d114      	bne.n	800382a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e0c7      	b.n	8003994 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	2b01      	cmp	r3, #1
 800380a:	d106      	bne.n	800381a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800380c:	4b64      	ldr	r3, [pc, #400]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2204      	movs	r2, #4
 8003812:	4013      	ands	r3, r2
 8003814:	d109      	bne.n	800382a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e0bc      	b.n	8003994 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800381a:	4b61      	ldr	r3, [pc, #388]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	2380      	movs	r3, #128	; 0x80
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	4013      	ands	r3, r2
 8003824:	d101      	bne.n	800382a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e0b4      	b.n	8003994 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800382a:	4b5d      	ldr	r3, [pc, #372]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	2203      	movs	r2, #3
 8003830:	4393      	bics	r3, r2
 8003832:	0019      	movs	r1, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685a      	ldr	r2, [r3, #4]
 8003838:	4b59      	ldr	r3, [pc, #356]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 800383a:	430a      	orrs	r2, r1
 800383c:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800383e:	f7ff f88b 	bl	8002958 <HAL_GetTick>
 8003842:	0003      	movs	r3, r0
 8003844:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	2b02      	cmp	r3, #2
 800384c:	d111      	bne.n	8003872 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800384e:	e009      	b.n	8003864 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003850:	f7ff f882 	bl	8002958 <HAL_GetTick>
 8003854:	0002      	movs	r2, r0
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	4a52      	ldr	r2, [pc, #328]	; (80039a4 <HAL_RCC_ClockConfig+0x240>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d901      	bls.n	8003864 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e097      	b.n	8003994 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003864:	4b4e      	ldr	r3, [pc, #312]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	220c      	movs	r2, #12
 800386a:	4013      	ands	r3, r2
 800386c:	2b08      	cmp	r3, #8
 800386e:	d1ef      	bne.n	8003850 <HAL_RCC_ClockConfig+0xec>
 8003870:	e03a      	b.n	80038e8 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	2b03      	cmp	r3, #3
 8003878:	d111      	bne.n	800389e <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800387a:	e009      	b.n	8003890 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800387c:	f7ff f86c 	bl	8002958 <HAL_GetTick>
 8003880:	0002      	movs	r2, r0
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	4a47      	ldr	r2, [pc, #284]	; (80039a4 <HAL_RCC_ClockConfig+0x240>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d901      	bls.n	8003890 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e081      	b.n	8003994 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003890:	4b43      	ldr	r3, [pc, #268]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	220c      	movs	r2, #12
 8003896:	4013      	ands	r3, r2
 8003898:	2b0c      	cmp	r3, #12
 800389a:	d1ef      	bne.n	800387c <HAL_RCC_ClockConfig+0x118>
 800389c:	e024      	b.n	80038e8 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d11b      	bne.n	80038de <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80038a6:	e009      	b.n	80038bc <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038a8:	f7ff f856 	bl	8002958 <HAL_GetTick>
 80038ac:	0002      	movs	r2, r0
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	4a3c      	ldr	r2, [pc, #240]	; (80039a4 <HAL_RCC_ClockConfig+0x240>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d901      	bls.n	80038bc <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e06b      	b.n	8003994 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80038bc:	4b38      	ldr	r3, [pc, #224]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	220c      	movs	r2, #12
 80038c2:	4013      	ands	r3, r2
 80038c4:	2b04      	cmp	r3, #4
 80038c6:	d1ef      	bne.n	80038a8 <HAL_RCC_ClockConfig+0x144>
 80038c8:	e00e      	b.n	80038e8 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038ca:	f7ff f845 	bl	8002958 <HAL_GetTick>
 80038ce:	0002      	movs	r2, r0
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	4a33      	ldr	r2, [pc, #204]	; (80039a4 <HAL_RCC_ClockConfig+0x240>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d901      	bls.n	80038de <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e05a      	b.n	8003994 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80038de:	4b30      	ldr	r3, [pc, #192]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	220c      	movs	r2, #12
 80038e4:	4013      	ands	r3, r2
 80038e6:	d1f0      	bne.n	80038ca <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038e8:	4b2c      	ldr	r3, [pc, #176]	; (800399c <HAL_RCC_ClockConfig+0x238>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2201      	movs	r2, #1
 80038ee:	4013      	ands	r3, r2
 80038f0:	683a      	ldr	r2, [r7, #0]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d211      	bcs.n	800391a <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038f6:	4b29      	ldr	r3, [pc, #164]	; (800399c <HAL_RCC_ClockConfig+0x238>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2201      	movs	r2, #1
 80038fc:	4393      	bics	r3, r2
 80038fe:	0019      	movs	r1, r3
 8003900:	4b26      	ldr	r3, [pc, #152]	; (800399c <HAL_RCC_ClockConfig+0x238>)
 8003902:	683a      	ldr	r2, [r7, #0]
 8003904:	430a      	orrs	r2, r1
 8003906:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003908:	4b24      	ldr	r3, [pc, #144]	; (800399c <HAL_RCC_ClockConfig+0x238>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2201      	movs	r2, #1
 800390e:	4013      	ands	r3, r2
 8003910:	683a      	ldr	r2, [r7, #0]
 8003912:	429a      	cmp	r2, r3
 8003914:	d001      	beq.n	800391a <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e03c      	b.n	8003994 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2204      	movs	r2, #4
 8003920:	4013      	ands	r3, r2
 8003922:	d009      	beq.n	8003938 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003924:	4b1e      	ldr	r3, [pc, #120]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	4a1f      	ldr	r2, [pc, #124]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 800392a:	4013      	ands	r3, r2
 800392c:	0019      	movs	r1, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	68da      	ldr	r2, [r3, #12]
 8003932:	4b1b      	ldr	r3, [pc, #108]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 8003934:	430a      	orrs	r2, r1
 8003936:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2208      	movs	r2, #8
 800393e:	4013      	ands	r3, r2
 8003940:	d00a      	beq.n	8003958 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003942:	4b17      	ldr	r3, [pc, #92]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	4a19      	ldr	r2, [pc, #100]	; (80039ac <HAL_RCC_ClockConfig+0x248>)
 8003948:	4013      	ands	r3, r2
 800394a:	0019      	movs	r1, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	00da      	lsls	r2, r3, #3
 8003952:	4b13      	ldr	r3, [pc, #76]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 8003954:	430a      	orrs	r2, r1
 8003956:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003958:	f000 f82e 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 800395c:	0001      	movs	r1, r0
 800395e:	4b10      	ldr	r3, [pc, #64]	; (80039a0 <HAL_RCC_ClockConfig+0x23c>)
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	091b      	lsrs	r3, r3, #4
 8003964:	220f      	movs	r2, #15
 8003966:	4013      	ands	r3, r2
 8003968:	4a11      	ldr	r2, [pc, #68]	; (80039b0 <HAL_RCC_ClockConfig+0x24c>)
 800396a:	5cd3      	ldrb	r3, [r2, r3]
 800396c:	000a      	movs	r2, r1
 800396e:	40da      	lsrs	r2, r3
 8003970:	4b10      	ldr	r3, [pc, #64]	; (80039b4 <HAL_RCC_ClockConfig+0x250>)
 8003972:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8003974:	250b      	movs	r5, #11
 8003976:	197c      	adds	r4, r7, r5
 8003978:	2000      	movs	r0, #0
 800397a:	f7fe ffb7 	bl	80028ec <HAL_InitTick>
 800397e:	0003      	movs	r3, r0
 8003980:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003982:	197b      	adds	r3, r7, r5
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 800398a:	230b      	movs	r3, #11
 800398c:	18fb      	adds	r3, r7, r3
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	e000      	b.n	8003994 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8003992:	2300      	movs	r3, #0
}
 8003994:	0018      	movs	r0, r3
 8003996:	46bd      	mov	sp, r7
 8003998:	b004      	add	sp, #16
 800399a:	bdb0      	pop	{r4, r5, r7, pc}
 800399c:	40022000 	.word	0x40022000
 80039a0:	40021000 	.word	0x40021000
 80039a4:	00001388 	.word	0x00001388
 80039a8:	fffff8ff 	.word	0xfffff8ff
 80039ac:	ffffc7ff 	.word	0xffffc7ff
 80039b0:	08007464 	.word	0x08007464
 80039b4:	20000000 	.word	0x20000000

080039b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80039be:	4b3b      	ldr	r3, [pc, #236]	; (8003aac <HAL_RCC_GetSysClockFreq+0xf4>)
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	220c      	movs	r2, #12
 80039c8:	4013      	ands	r3, r2
 80039ca:	2b08      	cmp	r3, #8
 80039cc:	d00e      	beq.n	80039ec <HAL_RCC_GetSysClockFreq+0x34>
 80039ce:	2b0c      	cmp	r3, #12
 80039d0:	d00f      	beq.n	80039f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80039d2:	2b04      	cmp	r3, #4
 80039d4:	d157      	bne.n	8003a86 <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80039d6:	4b35      	ldr	r3, [pc, #212]	; (8003aac <HAL_RCC_GetSysClockFreq+0xf4>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2210      	movs	r2, #16
 80039dc:	4013      	ands	r3, r2
 80039de:	d002      	beq.n	80039e6 <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80039e0:	4b33      	ldr	r3, [pc, #204]	; (8003ab0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039e2:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80039e4:	e05d      	b.n	8003aa2 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 80039e6:	4b33      	ldr	r3, [pc, #204]	; (8003ab4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80039e8:	613b      	str	r3, [r7, #16]
      break;
 80039ea:	e05a      	b.n	8003aa2 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80039ec:	4b32      	ldr	r3, [pc, #200]	; (8003ab8 <HAL_RCC_GetSysClockFreq+0x100>)
 80039ee:	613b      	str	r3, [r7, #16]
      break;
 80039f0:	e057      	b.n	8003aa2 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	0c9b      	lsrs	r3, r3, #18
 80039f6:	220f      	movs	r2, #15
 80039f8:	4013      	ands	r3, r2
 80039fa:	4a30      	ldr	r2, [pc, #192]	; (8003abc <HAL_RCC_GetSysClockFreq+0x104>)
 80039fc:	5cd3      	ldrb	r3, [r2, r3]
 80039fe:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	0d9b      	lsrs	r3, r3, #22
 8003a04:	2203      	movs	r2, #3
 8003a06:	4013      	ands	r3, r2
 8003a08:	3301      	adds	r3, #1
 8003a0a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a0c:	4b27      	ldr	r3, [pc, #156]	; (8003aac <HAL_RCC_GetSysClockFreq+0xf4>)
 8003a0e:	68da      	ldr	r2, [r3, #12]
 8003a10:	2380      	movs	r3, #128	; 0x80
 8003a12:	025b      	lsls	r3, r3, #9
 8003a14:	4013      	ands	r3, r2
 8003a16:	d00f      	beq.n	8003a38 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8003a18:	68b9      	ldr	r1, [r7, #8]
 8003a1a:	000a      	movs	r2, r1
 8003a1c:	0152      	lsls	r2, r2, #5
 8003a1e:	1a52      	subs	r2, r2, r1
 8003a20:	0193      	lsls	r3, r2, #6
 8003a22:	1a9b      	subs	r3, r3, r2
 8003a24:	00db      	lsls	r3, r3, #3
 8003a26:	185b      	adds	r3, r3, r1
 8003a28:	025b      	lsls	r3, r3, #9
 8003a2a:	6879      	ldr	r1, [r7, #4]
 8003a2c:	0018      	movs	r0, r3
 8003a2e:	f7fc fb6b 	bl	8000108 <__udivsi3>
 8003a32:	0003      	movs	r3, r0
 8003a34:	617b      	str	r3, [r7, #20]
 8003a36:	e023      	b.n	8003a80 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003a38:	4b1c      	ldr	r3, [pc, #112]	; (8003aac <HAL_RCC_GetSysClockFreq+0xf4>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2210      	movs	r2, #16
 8003a3e:	4013      	ands	r3, r2
 8003a40:	d00f      	beq.n	8003a62 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8003a42:	68b9      	ldr	r1, [r7, #8]
 8003a44:	000a      	movs	r2, r1
 8003a46:	0152      	lsls	r2, r2, #5
 8003a48:	1a52      	subs	r2, r2, r1
 8003a4a:	0193      	lsls	r3, r2, #6
 8003a4c:	1a9b      	subs	r3, r3, r2
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	185b      	adds	r3, r3, r1
 8003a52:	021b      	lsls	r3, r3, #8
 8003a54:	6879      	ldr	r1, [r7, #4]
 8003a56:	0018      	movs	r0, r3
 8003a58:	f7fc fb56 	bl	8000108 <__udivsi3>
 8003a5c:	0003      	movs	r3, r0
 8003a5e:	617b      	str	r3, [r7, #20]
 8003a60:	e00e      	b.n	8003a80 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8003a62:	68b9      	ldr	r1, [r7, #8]
 8003a64:	000a      	movs	r2, r1
 8003a66:	0152      	lsls	r2, r2, #5
 8003a68:	1a52      	subs	r2, r2, r1
 8003a6a:	0193      	lsls	r3, r2, #6
 8003a6c:	1a9b      	subs	r3, r3, r2
 8003a6e:	00db      	lsls	r3, r3, #3
 8003a70:	185b      	adds	r3, r3, r1
 8003a72:	029b      	lsls	r3, r3, #10
 8003a74:	6879      	ldr	r1, [r7, #4]
 8003a76:	0018      	movs	r0, r3
 8003a78:	f7fc fb46 	bl	8000108 <__udivsi3>
 8003a7c:	0003      	movs	r3, r0
 8003a7e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	613b      	str	r3, [r7, #16]
      break;
 8003a84:	e00d      	b.n	8003aa2 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003a86:	4b09      	ldr	r3, [pc, #36]	; (8003aac <HAL_RCC_GetSysClockFreq+0xf4>)
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	0b5b      	lsrs	r3, r3, #13
 8003a8c:	2207      	movs	r2, #7
 8003a8e:	4013      	ands	r3, r2
 8003a90:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	3301      	adds	r3, #1
 8003a96:	2280      	movs	r2, #128	; 0x80
 8003a98:	0212      	lsls	r2, r2, #8
 8003a9a:	409a      	lsls	r2, r3
 8003a9c:	0013      	movs	r3, r2
 8003a9e:	613b      	str	r3, [r7, #16]
      break;
 8003aa0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003aa2:	693b      	ldr	r3, [r7, #16]
}
 8003aa4:	0018      	movs	r0, r3
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	b006      	add	sp, #24
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40021000 	.word	0x40021000
 8003ab0:	003d0900 	.word	0x003d0900
 8003ab4:	00f42400 	.word	0x00f42400
 8003ab8:	007a1200 	.word	0x007a1200
 8003abc:	0800747c 	.word	0x0800747c

08003ac0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ac4:	4b02      	ldr	r3, [pc, #8]	; (8003ad0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
}
 8003ac8:	0018      	movs	r0, r3
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	46c0      	nop			; (mov r8, r8)
 8003ad0:	20000000 	.word	0x20000000

08003ad4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ad8:	f7ff fff2 	bl	8003ac0 <HAL_RCC_GetHCLKFreq>
 8003adc:	0001      	movs	r1, r0
 8003ade:	4b06      	ldr	r3, [pc, #24]	; (8003af8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	0a1b      	lsrs	r3, r3, #8
 8003ae4:	2207      	movs	r2, #7
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	4a04      	ldr	r2, [pc, #16]	; (8003afc <HAL_RCC_GetPCLK1Freq+0x28>)
 8003aea:	5cd3      	ldrb	r3, [r2, r3]
 8003aec:	40d9      	lsrs	r1, r3
 8003aee:	000b      	movs	r3, r1
}
 8003af0:	0018      	movs	r0, r3
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	46c0      	nop			; (mov r8, r8)
 8003af8:	40021000 	.word	0x40021000
 8003afc:	08007474 	.word	0x08007474

08003b00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b04:	f7ff ffdc 	bl	8003ac0 <HAL_RCC_GetHCLKFreq>
 8003b08:	0001      	movs	r1, r0
 8003b0a:	4b06      	ldr	r3, [pc, #24]	; (8003b24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	0adb      	lsrs	r3, r3, #11
 8003b10:	2207      	movs	r2, #7
 8003b12:	4013      	ands	r3, r2
 8003b14:	4a04      	ldr	r2, [pc, #16]	; (8003b28 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b16:	5cd3      	ldrb	r3, [r2, r3]
 8003b18:	40d9      	lsrs	r1, r3
 8003b1a:	000b      	movs	r3, r1
}
 8003b1c:	0018      	movs	r0, r3
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	46c0      	nop			; (mov r8, r8)
 8003b24:	40021000 	.word	0x40021000
 8003b28:	08007474 	.word	0x08007474

08003b2c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b086      	sub	sp, #24
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2220      	movs	r2, #32
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	d100      	bne.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x14>
 8003b3e:	e0c7      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8003b40:	2317      	movs	r3, #23
 8003b42:	18fb      	adds	r3, r7, r3
 8003b44:	2200      	movs	r2, #0
 8003b46:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b48:	4b89      	ldr	r3, [pc, #548]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003b4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b4c:	2380      	movs	r3, #128	; 0x80
 8003b4e:	055b      	lsls	r3, r3, #21
 8003b50:	4013      	ands	r3, r2
 8003b52:	d10a      	bne.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x3e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b54:	4b86      	ldr	r3, [pc, #536]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003b56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b58:	4b85      	ldr	r3, [pc, #532]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003b5a:	2180      	movs	r1, #128	; 0x80
 8003b5c:	0549      	lsls	r1, r1, #21
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003b62:	2317      	movs	r3, #23
 8003b64:	18fb      	adds	r3, r7, r3
 8003b66:	2201      	movs	r2, #1
 8003b68:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b6a:	4b82      	ldr	r3, [pc, #520]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	2380      	movs	r3, #128	; 0x80
 8003b70:	005b      	lsls	r3, r3, #1
 8003b72:	4013      	ands	r3, r2
 8003b74:	d11a      	bne.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b76:	4b7f      	ldr	r3, [pc, #508]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	4b7e      	ldr	r3, [pc, #504]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b7c:	2180      	movs	r1, #128	; 0x80
 8003b7e:	0049      	lsls	r1, r1, #1
 8003b80:	430a      	orrs	r2, r1
 8003b82:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b84:	f7fe fee8 	bl	8002958 <HAL_GetTick>
 8003b88:	0003      	movs	r3, r0
 8003b8a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b8c:	e008      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b8e:	f7fe fee3 	bl	8002958 <HAL_GetTick>
 8003b92:	0002      	movs	r2, r0
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	2b64      	cmp	r3, #100	; 0x64
 8003b9a:	d901      	bls.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x74>
        {
          return HAL_TIMEOUT;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	e0e3      	b.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ba0:	4b74      	ldr	r3, [pc, #464]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	2380      	movs	r3, #128	; 0x80
 8003ba6:	005b      	lsls	r3, r3, #1
 8003ba8:	4013      	ands	r3, r2
 8003baa:	d0f0      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x62>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003bac:	4b70      	ldr	r3, [pc, #448]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	23c0      	movs	r3, #192	; 0xc0
 8003bb2:	039b      	lsls	r3, r3, #14
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	23c0      	movs	r3, #192	; 0xc0
 8003bbe:	039b      	lsls	r3, r3, #14
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d013      	beq.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685a      	ldr	r2, [r3, #4]
 8003bcc:	23c0      	movs	r3, #192	; 0xc0
 8003bce:	029b      	lsls	r3, r3, #10
 8003bd0:	401a      	ands	r2, r3
 8003bd2:	23c0      	movs	r3, #192	; 0xc0
 8003bd4:	029b      	lsls	r3, r3, #10
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d10a      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003bda:	4b65      	ldr	r3, [pc, #404]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	2380      	movs	r3, #128	; 0x80
 8003be0:	029b      	lsls	r3, r3, #10
 8003be2:	401a      	ands	r2, r3
 8003be4:	2380      	movs	r3, #128	; 0x80
 8003be6:	029b      	lsls	r3, r3, #10
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d101      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e0bb      	b.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x23c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003bf0:	4b5f      	ldr	r3, [pc, #380]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003bf2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003bf4:	23c0      	movs	r3, #192	; 0xc0
 8003bf6:	029b      	lsls	r3, r3, #10
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d03b      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685a      	ldr	r2, [r3, #4]
 8003c06:	23c0      	movs	r3, #192	; 0xc0
 8003c08:	029b      	lsls	r3, r3, #10
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d033      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	2220      	movs	r2, #32
 8003c18:	4013      	ands	r3, r2
 8003c1a:	d02e      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x14e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003c1c:	4b54      	ldr	r3, [pc, #336]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003c1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c20:	4a55      	ldr	r2, [pc, #340]	; (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003c22:	4013      	ands	r3, r2
 8003c24:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c26:	4b52      	ldr	r3, [pc, #328]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003c28:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003c2a:	4b51      	ldr	r3, [pc, #324]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003c2c:	2180      	movs	r1, #128	; 0x80
 8003c2e:	0309      	lsls	r1, r1, #12
 8003c30:	430a      	orrs	r2, r1
 8003c32:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c34:	4b4e      	ldr	r3, [pc, #312]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003c36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003c38:	4b4d      	ldr	r3, [pc, #308]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003c3a:	4950      	ldr	r1, [pc, #320]	; (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003c3c:	400a      	ands	r2, r1
 8003c3e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003c40:	4b4b      	ldr	r3, [pc, #300]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003c42:	68fa      	ldr	r2, [r7, #12]
 8003c44:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	2380      	movs	r3, #128	; 0x80
 8003c4a:	005b      	lsls	r3, r3, #1
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	d014      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c50:	f7fe fe82 	bl	8002958 <HAL_GetTick>
 8003c54:	0003      	movs	r3, r0
 8003c56:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c58:	e009      	b.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x142>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c5a:	f7fe fe7d 	bl	8002958 <HAL_GetTick>
 8003c5e:	0002      	movs	r2, r0
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	4a46      	ldr	r2, [pc, #280]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x142>
          {
            return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e07c      	b.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x23c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c6e:	4b40      	ldr	r3, [pc, #256]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003c70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003c72:	2380      	movs	r3, #128	; 0x80
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4013      	ands	r3, r2
 8003c78:	d0ef      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685a      	ldr	r2, [r3, #4]
 8003c7e:	23c0      	movs	r3, #192	; 0xc0
 8003c80:	029b      	lsls	r3, r3, #10
 8003c82:	401a      	ands	r2, r3
 8003c84:	23c0      	movs	r3, #192	; 0xc0
 8003c86:	029b      	lsls	r3, r3, #10
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d10c      	bne.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8003c8c:	4b38      	ldr	r3, [pc, #224]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a3c      	ldr	r2, [pc, #240]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003c92:	4013      	ands	r3, r2
 8003c94:	0019      	movs	r1, r3
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	23c0      	movs	r3, #192	; 0xc0
 8003c9c:	039b      	lsls	r3, r3, #14
 8003c9e:	401a      	ands	r2, r3
 8003ca0:	4b33      	ldr	r3, [pc, #204]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	4b32      	ldr	r3, [pc, #200]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003ca8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	23c0      	movs	r3, #192	; 0xc0
 8003cb0:	029b      	lsls	r3, r3, #10
 8003cb2:	401a      	ands	r2, r3
 8003cb4:	4b2e      	ldr	r3, [pc, #184]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003cb6:	430a      	orrs	r2, r1
 8003cb8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003cba:	2317      	movs	r3, #23
 8003cbc:	18fb      	adds	r3, r7, r3
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d105      	bne.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cc4:	4b2a      	ldr	r3, [pc, #168]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003cc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cc8:	4b29      	ldr	r3, [pc, #164]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003cca:	492f      	ldr	r1, [pc, #188]	; (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003ccc:	400a      	ands	r2, r1
 8003cce:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	d009      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cda:	4b25      	ldr	r3, [pc, #148]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cde:	2203      	movs	r2, #3
 8003ce0:	4393      	bics	r3, r2
 8003ce2:	0019      	movs	r1, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	4b21      	ldr	r3, [pc, #132]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003cea:	430a      	orrs	r2, r1
 8003cec:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	d009      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cf8:	4b1d      	ldr	r3, [pc, #116]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003cfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cfc:	220c      	movs	r2, #12
 8003cfe:	4393      	bics	r3, r2
 8003d00:	0019      	movs	r1, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	68da      	ldr	r2, [r3, #12]
 8003d06:	4b1a      	ldr	r3, [pc, #104]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	2204      	movs	r2, #4
 8003d12:	4013      	ands	r3, r2
 8003d14:	d009      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d16:	4b16      	ldr	r3, [pc, #88]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d1a:	4a1c      	ldr	r2, [pc, #112]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	0019      	movs	r1, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	691a      	ldr	r2, [r3, #16]
 8003d24:	4b12      	ldr	r3, [pc, #72]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d26:	430a      	orrs	r2, r1
 8003d28:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2208      	movs	r2, #8
 8003d30:	4013      	ands	r3, r2
 8003d32:	d009      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d34:	4b0e      	ldr	r3, [pc, #56]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d38:	4a15      	ldr	r2, [pc, #84]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	0019      	movs	r1, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	695a      	ldr	r2, [r3, #20]
 8003d42:	4b0b      	ldr	r3, [pc, #44]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d44:	430a      	orrs	r2, r1
 8003d46:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2280      	movs	r2, #128	; 0x80
 8003d4e:	4013      	ands	r3, r2
 8003d50:	d009      	beq.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003d52:	4b07      	ldr	r3, [pc, #28]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d56:	4a0f      	ldr	r2, [pc, #60]	; (8003d94 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d58:	4013      	ands	r3, r2
 8003d5a:	0019      	movs	r1, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	699a      	ldr	r2, [r3, #24]
 8003d60:	4b03      	ldr	r3, [pc, #12]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d62:	430a      	orrs	r2, r1
 8003d64:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	0018      	movs	r0, r3
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	b006      	add	sp, #24
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	40021000 	.word	0x40021000
 8003d74:	40007000 	.word	0x40007000
 8003d78:	fffcffff 	.word	0xfffcffff
 8003d7c:	fff7ffff 	.word	0xfff7ffff
 8003d80:	00001388 	.word	0x00001388
 8003d84:	ffcfffff 	.word	0xffcfffff
 8003d88:	efffffff 	.word	0xefffffff
 8003d8c:	fffff3ff 	.word	0xfffff3ff
 8003d90:	ffffcfff 	.word	0xffffcfff
 8003d94:	fff3ffff 	.word	0xfff3ffff

08003d98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e044      	b.n	8003e34 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d107      	bne.n	8003dc2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2270      	movs	r2, #112	; 0x70
 8003db6:	2100      	movs	r1, #0
 8003db8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	0018      	movs	r0, r3
 8003dbe:	f7fe fcf5 	bl	80027ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2224      	movs	r2, #36	; 0x24
 8003dc6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2101      	movs	r1, #1
 8003dd4:	438a      	bics	r2, r1
 8003dd6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	0018      	movs	r0, r3
 8003ddc:	f000 f8d8 	bl	8003f90 <UART_SetConfig>
 8003de0:	0003      	movs	r3, r0
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d101      	bne.n	8003dea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e024      	b.n	8003e34 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d003      	beq.n	8003dfa <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	0018      	movs	r0, r3
 8003df6:	f000 fbe3 	bl	80045c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	685a      	ldr	r2, [r3, #4]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	490d      	ldr	r1, [pc, #52]	; (8003e3c <HAL_UART_Init+0xa4>)
 8003e06:	400a      	ands	r2, r1
 8003e08:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689a      	ldr	r2, [r3, #8]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	212a      	movs	r1, #42	; 0x2a
 8003e16:	438a      	bics	r2, r1
 8003e18:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2101      	movs	r1, #1
 8003e26:	430a      	orrs	r2, r1
 8003e28:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	f000 fc7b 	bl	8004728 <UART_CheckIdleState>
 8003e32:	0003      	movs	r3, r0
}
 8003e34:	0018      	movs	r0, r3
 8003e36:	46bd      	mov	sp, r7
 8003e38:	b002      	add	sp, #8
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	ffffb7ff 	.word	0xffffb7ff

08003e40 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b08a      	sub	sp, #40	; 0x28
 8003e44:	af02      	add	r7, sp, #8
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	603b      	str	r3, [r7, #0]
 8003e4c:	1dbb      	adds	r3, r7, #6
 8003e4e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e54:	2b20      	cmp	r3, #32
 8003e56:	d000      	beq.n	8003e5a <HAL_UART_Transmit+0x1a>
 8003e58:	e094      	b.n	8003f84 <HAL_UART_Transmit+0x144>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d003      	beq.n	8003e68 <HAL_UART_Transmit+0x28>
 8003e60:	1dbb      	adds	r3, r7, #6
 8003e62:	881b      	ldrh	r3, [r3, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e08c      	b.n	8003f86 <HAL_UART_Transmit+0x146>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	2380      	movs	r3, #128	; 0x80
 8003e72:	015b      	lsls	r3, r3, #5
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d109      	bne.n	8003e8c <HAL_UART_Transmit+0x4c>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	691b      	ldr	r3, [r3, #16]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d105      	bne.n	8003e8c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1) != 0)
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	2201      	movs	r2, #1
 8003e84:	4013      	ands	r3, r2
 8003e86:	d001      	beq.n	8003e8c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e07c      	b.n	8003f86 <HAL_UART_Transmit+0x146>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2270      	movs	r2, #112	; 0x70
 8003e90:	5c9b      	ldrb	r3, [r3, r2]
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d101      	bne.n	8003e9a <HAL_UART_Transmit+0x5a>
 8003e96:	2302      	movs	r3, #2
 8003e98:	e075      	b.n	8003f86 <HAL_UART_Transmit+0x146>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2270      	movs	r2, #112	; 0x70
 8003e9e:	2101      	movs	r1, #1
 8003ea0:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2221      	movs	r2, #33	; 0x21
 8003eac:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003eae:	f7fe fd53 	bl	8002958 <HAL_GetTick>
 8003eb2:	0003      	movs	r3, r0
 8003eb4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	1dba      	adds	r2, r7, #6
 8003eba:	2150      	movs	r1, #80	; 0x50
 8003ebc:	8812      	ldrh	r2, [r2, #0]
 8003ebe:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	1dba      	adds	r2, r7, #6
 8003ec4:	2152      	movs	r1, #82	; 0x52
 8003ec6:	8812      	ldrh	r2, [r2, #0]
 8003ec8:	525a      	strh	r2, [r3, r1]

        /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	689a      	ldr	r2, [r3, #8]
 8003ece:	2380      	movs	r3, #128	; 0x80
 8003ed0:	015b      	lsls	r3, r3, #5
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d108      	bne.n	8003ee8 <HAL_UART_Transmit+0xa8>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	691b      	ldr	r3, [r3, #16]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d104      	bne.n	8003ee8 <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	61bb      	str	r3, [r7, #24]
 8003ee6:	e003      	b.n	8003ef0 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003eec:	2300      	movs	r3, #0
 8003eee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ef0:	e02c      	b.n	8003f4c <HAL_UART_Transmit+0x10c>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	9300      	str	r3, [sp, #0]
 8003efa:	0013      	movs	r3, r2
 8003efc:	2200      	movs	r2, #0
 8003efe:	2180      	movs	r1, #128	; 0x80
 8003f00:	f000 fc58 	bl	80047b4 <UART_WaitOnFlagUntilTimeout>
 8003f04:	1e03      	subs	r3, r0, #0
 8003f06:	d001      	beq.n	8003f0c <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e03c      	b.n	8003f86 <HAL_UART_Transmit+0x146>
      }
      if (pdata8bits == NULL)
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d10b      	bne.n	8003f2a <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	881b      	ldrh	r3, [r3, #0]
 8003f16:	001a      	movs	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	05d2      	lsls	r2, r2, #23
 8003f1e:	0dd2      	lsrs	r2, r2, #23
 8003f20:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	3302      	adds	r3, #2
 8003f26:	61bb      	str	r3, [r7, #24]
 8003f28:	e007      	b.n	8003f3a <HAL_UART_Transmit+0xfa>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	781a      	ldrb	r2, [r3, #0]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	3301      	adds	r3, #1
 8003f38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2252      	movs	r2, #82	; 0x52
 8003f3e:	5a9b      	ldrh	r3, [r3, r2]
 8003f40:	b29b      	uxth	r3, r3
 8003f42:	3b01      	subs	r3, #1
 8003f44:	b299      	uxth	r1, r3
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2252      	movs	r2, #82	; 0x52
 8003f4a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2252      	movs	r2, #82	; 0x52
 8003f50:	5a9b      	ldrh	r3, [r3, r2]
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1cc      	bne.n	8003ef2 <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f58:	697a      	ldr	r2, [r7, #20]
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	9300      	str	r3, [sp, #0]
 8003f60:	0013      	movs	r3, r2
 8003f62:	2200      	movs	r2, #0
 8003f64:	2140      	movs	r1, #64	; 0x40
 8003f66:	f000 fc25 	bl	80047b4 <UART_WaitOnFlagUntilTimeout>
 8003f6a:	1e03      	subs	r3, r0, #0
 8003f6c:	d001      	beq.n	8003f72 <HAL_UART_Transmit+0x132>
    {
      return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e009      	b.n	8003f86 <HAL_UART_Transmit+0x146>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2220      	movs	r2, #32
 8003f76:	675a      	str	r2, [r3, #116]	; 0x74

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2270      	movs	r2, #112	; 0x70
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003f80:	2300      	movs	r3, #0
 8003f82:	e000      	b.n	8003f86 <HAL_UART_Transmit+0x146>
  }
  else
  {
    return HAL_BUSY;
 8003f84:	2302      	movs	r3, #2
  }
}
 8003f86:	0018      	movs	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	b008      	add	sp, #32
 8003f8c:	bd80      	pop	{r7, pc}
	...

08003f90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f90:	b5b0      	push	{r4, r5, r7, lr}
 8003f92:	b08e      	sub	sp, #56	; 0x38
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8003f98:	231b      	movs	r3, #27
 8003f9a:	2218      	movs	r2, #24
 8003f9c:	4694      	mov	ip, r2
 8003f9e:	44bc      	add	ip, r7
 8003fa0:	4463      	add	r3, ip
 8003fa2:	2210      	movs	r2, #16
 8003fa4:	701a      	strb	r2, [r3, #0]
  uint32_t usartdiv                   = 0x00000000U;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef ret               = HAL_OK;
 8003faa:	2313      	movs	r3, #19
 8003fac:	2218      	movs	r2, #24
 8003fae:	4694      	mov	ip, r2
 8003fb0:	44bc      	add	ip, r7
 8003fb2:	4463      	add	r3, ip
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	701a      	strb	r2, [r3, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	627b      	str	r3, [r7, #36]	; 0x24
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	689a      	ldr	r2, [r3, #8]
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	431a      	orrs	r2, r3
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	69db      	ldr	r3, [r3, #28]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4ac8      	ldr	r2, [pc, #800]	; (80042fc <UART_SetConfig+0x36c>)
 8003fdc:	4013      	ands	r3, r2
 8003fde:	0019      	movs	r1, r3
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003fe6:	430a      	orrs	r2, r1
 8003fe8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	4ac3      	ldr	r2, [pc, #780]	; (8004300 <UART_SetConfig+0x370>)
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	0019      	movs	r1, r3
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	68da      	ldr	r2, [r3, #12]
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	430a      	orrs	r2, r1
 8004000:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4abd      	ldr	r2, [pc, #756]	; (8004304 <UART_SetConfig+0x374>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d004      	beq.n	800401c <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004018:	4313      	orrs	r3, r2
 800401a:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	4ab9      	ldr	r2, [pc, #740]	; (8004308 <UART_SetConfig+0x378>)
 8004024:	4013      	ands	r3, r2
 8004026:	0019      	movs	r1, r3
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800402e:	430a      	orrs	r2, r1
 8004030:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4ab5      	ldr	r2, [pc, #724]	; (800430c <UART_SetConfig+0x37c>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d134      	bne.n	80040a6 <UART_SetConfig+0x116>
 800403c:	4bb4      	ldr	r3, [pc, #720]	; (8004310 <UART_SetConfig+0x380>)
 800403e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004040:	2203      	movs	r2, #3
 8004042:	4013      	ands	r3, r2
 8004044:	2b01      	cmp	r3, #1
 8004046:	d015      	beq.n	8004074 <UART_SetConfig+0xe4>
 8004048:	d304      	bcc.n	8004054 <UART_SetConfig+0xc4>
 800404a:	2b02      	cmp	r3, #2
 800404c:	d00a      	beq.n	8004064 <UART_SetConfig+0xd4>
 800404e:	2b03      	cmp	r3, #3
 8004050:	d018      	beq.n	8004084 <UART_SetConfig+0xf4>
 8004052:	e01f      	b.n	8004094 <UART_SetConfig+0x104>
 8004054:	231b      	movs	r3, #27
 8004056:	2218      	movs	r2, #24
 8004058:	4694      	mov	ip, r2
 800405a:	44bc      	add	ip, r7
 800405c:	4463      	add	r3, ip
 800405e:	2201      	movs	r2, #1
 8004060:	701a      	strb	r2, [r3, #0]
 8004062:	e0ab      	b.n	80041bc <UART_SetConfig+0x22c>
 8004064:	231b      	movs	r3, #27
 8004066:	2218      	movs	r2, #24
 8004068:	4694      	mov	ip, r2
 800406a:	44bc      	add	ip, r7
 800406c:	4463      	add	r3, ip
 800406e:	2202      	movs	r2, #2
 8004070:	701a      	strb	r2, [r3, #0]
 8004072:	e0a3      	b.n	80041bc <UART_SetConfig+0x22c>
 8004074:	231b      	movs	r3, #27
 8004076:	2218      	movs	r2, #24
 8004078:	4694      	mov	ip, r2
 800407a:	44bc      	add	ip, r7
 800407c:	4463      	add	r3, ip
 800407e:	2204      	movs	r2, #4
 8004080:	701a      	strb	r2, [r3, #0]
 8004082:	e09b      	b.n	80041bc <UART_SetConfig+0x22c>
 8004084:	231b      	movs	r3, #27
 8004086:	2218      	movs	r2, #24
 8004088:	4694      	mov	ip, r2
 800408a:	44bc      	add	ip, r7
 800408c:	4463      	add	r3, ip
 800408e:	2208      	movs	r2, #8
 8004090:	701a      	strb	r2, [r3, #0]
 8004092:	e093      	b.n	80041bc <UART_SetConfig+0x22c>
 8004094:	231b      	movs	r3, #27
 8004096:	2218      	movs	r2, #24
 8004098:	4694      	mov	ip, r2
 800409a:	44bc      	add	ip, r7
 800409c:	4463      	add	r3, ip
 800409e:	2210      	movs	r2, #16
 80040a0:	701a      	strb	r2, [r3, #0]
 80040a2:	46c0      	nop			; (mov r8, r8)
 80040a4:	e08a      	b.n	80041bc <UART_SetConfig+0x22c>
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a9a      	ldr	r2, [pc, #616]	; (8004314 <UART_SetConfig+0x384>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d137      	bne.n	8004120 <UART_SetConfig+0x190>
 80040b0:	4b97      	ldr	r3, [pc, #604]	; (8004310 <UART_SetConfig+0x380>)
 80040b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040b4:	220c      	movs	r2, #12
 80040b6:	4013      	ands	r3, r2
 80040b8:	2b04      	cmp	r3, #4
 80040ba:	d018      	beq.n	80040ee <UART_SetConfig+0x15e>
 80040bc:	d802      	bhi.n	80040c4 <UART_SetConfig+0x134>
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d005      	beq.n	80040ce <UART_SetConfig+0x13e>
 80040c2:	e024      	b.n	800410e <UART_SetConfig+0x17e>
 80040c4:	2b08      	cmp	r3, #8
 80040c6:	d00a      	beq.n	80040de <UART_SetConfig+0x14e>
 80040c8:	2b0c      	cmp	r3, #12
 80040ca:	d018      	beq.n	80040fe <UART_SetConfig+0x16e>
 80040cc:	e01f      	b.n	800410e <UART_SetConfig+0x17e>
 80040ce:	231b      	movs	r3, #27
 80040d0:	2218      	movs	r2, #24
 80040d2:	4694      	mov	ip, r2
 80040d4:	44bc      	add	ip, r7
 80040d6:	4463      	add	r3, ip
 80040d8:	2200      	movs	r2, #0
 80040da:	701a      	strb	r2, [r3, #0]
 80040dc:	e06e      	b.n	80041bc <UART_SetConfig+0x22c>
 80040de:	231b      	movs	r3, #27
 80040e0:	2218      	movs	r2, #24
 80040e2:	4694      	mov	ip, r2
 80040e4:	44bc      	add	ip, r7
 80040e6:	4463      	add	r3, ip
 80040e8:	2202      	movs	r2, #2
 80040ea:	701a      	strb	r2, [r3, #0]
 80040ec:	e066      	b.n	80041bc <UART_SetConfig+0x22c>
 80040ee:	231b      	movs	r3, #27
 80040f0:	2218      	movs	r2, #24
 80040f2:	4694      	mov	ip, r2
 80040f4:	44bc      	add	ip, r7
 80040f6:	4463      	add	r3, ip
 80040f8:	2204      	movs	r2, #4
 80040fa:	701a      	strb	r2, [r3, #0]
 80040fc:	e05e      	b.n	80041bc <UART_SetConfig+0x22c>
 80040fe:	231b      	movs	r3, #27
 8004100:	2218      	movs	r2, #24
 8004102:	4694      	mov	ip, r2
 8004104:	44bc      	add	ip, r7
 8004106:	4463      	add	r3, ip
 8004108:	2208      	movs	r2, #8
 800410a:	701a      	strb	r2, [r3, #0]
 800410c:	e056      	b.n	80041bc <UART_SetConfig+0x22c>
 800410e:	231b      	movs	r3, #27
 8004110:	2218      	movs	r2, #24
 8004112:	4694      	mov	ip, r2
 8004114:	44bc      	add	ip, r7
 8004116:	4463      	add	r3, ip
 8004118:	2210      	movs	r2, #16
 800411a:	701a      	strb	r2, [r3, #0]
 800411c:	46c0      	nop			; (mov r8, r8)
 800411e:	e04d      	b.n	80041bc <UART_SetConfig+0x22c>
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a77      	ldr	r2, [pc, #476]	; (8004304 <UART_SetConfig+0x374>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d141      	bne.n	80041ae <UART_SetConfig+0x21e>
 800412a:	4b79      	ldr	r3, [pc, #484]	; (8004310 <UART_SetConfig+0x380>)
 800412c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800412e:	23c0      	movs	r3, #192	; 0xc0
 8004130:	011b      	lsls	r3, r3, #4
 8004132:	4013      	ands	r3, r2
 8004134:	2280      	movs	r2, #128	; 0x80
 8004136:	00d2      	lsls	r2, r2, #3
 8004138:	4293      	cmp	r3, r2
 800413a:	d01f      	beq.n	800417c <UART_SetConfig+0x1ec>
 800413c:	2280      	movs	r2, #128	; 0x80
 800413e:	00d2      	lsls	r2, r2, #3
 8004140:	4293      	cmp	r3, r2
 8004142:	d802      	bhi.n	800414a <UART_SetConfig+0x1ba>
 8004144:	2b00      	cmp	r3, #0
 8004146:	d009      	beq.n	800415c <UART_SetConfig+0x1cc>
 8004148:	e028      	b.n	800419c <UART_SetConfig+0x20c>
 800414a:	2280      	movs	r2, #128	; 0x80
 800414c:	0112      	lsls	r2, r2, #4
 800414e:	4293      	cmp	r3, r2
 8004150:	d00c      	beq.n	800416c <UART_SetConfig+0x1dc>
 8004152:	22c0      	movs	r2, #192	; 0xc0
 8004154:	0112      	lsls	r2, r2, #4
 8004156:	4293      	cmp	r3, r2
 8004158:	d018      	beq.n	800418c <UART_SetConfig+0x1fc>
 800415a:	e01f      	b.n	800419c <UART_SetConfig+0x20c>
 800415c:	231b      	movs	r3, #27
 800415e:	2218      	movs	r2, #24
 8004160:	4694      	mov	ip, r2
 8004162:	44bc      	add	ip, r7
 8004164:	4463      	add	r3, ip
 8004166:	2200      	movs	r2, #0
 8004168:	701a      	strb	r2, [r3, #0]
 800416a:	e027      	b.n	80041bc <UART_SetConfig+0x22c>
 800416c:	231b      	movs	r3, #27
 800416e:	2218      	movs	r2, #24
 8004170:	4694      	mov	ip, r2
 8004172:	44bc      	add	ip, r7
 8004174:	4463      	add	r3, ip
 8004176:	2202      	movs	r2, #2
 8004178:	701a      	strb	r2, [r3, #0]
 800417a:	e01f      	b.n	80041bc <UART_SetConfig+0x22c>
 800417c:	231b      	movs	r3, #27
 800417e:	2218      	movs	r2, #24
 8004180:	4694      	mov	ip, r2
 8004182:	44bc      	add	ip, r7
 8004184:	4463      	add	r3, ip
 8004186:	2204      	movs	r2, #4
 8004188:	701a      	strb	r2, [r3, #0]
 800418a:	e017      	b.n	80041bc <UART_SetConfig+0x22c>
 800418c:	231b      	movs	r3, #27
 800418e:	2218      	movs	r2, #24
 8004190:	4694      	mov	ip, r2
 8004192:	44bc      	add	ip, r7
 8004194:	4463      	add	r3, ip
 8004196:	2208      	movs	r2, #8
 8004198:	701a      	strb	r2, [r3, #0]
 800419a:	e00f      	b.n	80041bc <UART_SetConfig+0x22c>
 800419c:	231b      	movs	r3, #27
 800419e:	2218      	movs	r2, #24
 80041a0:	4694      	mov	ip, r2
 80041a2:	44bc      	add	ip, r7
 80041a4:	4463      	add	r3, ip
 80041a6:	2210      	movs	r2, #16
 80041a8:	701a      	strb	r2, [r3, #0]
 80041aa:	46c0      	nop			; (mov r8, r8)
 80041ac:	e006      	b.n	80041bc <UART_SetConfig+0x22c>
 80041ae:	231b      	movs	r3, #27
 80041b0:	2218      	movs	r2, #24
 80041b2:	4694      	mov	ip, r2
 80041b4:	44bc      	add	ip, r7
 80041b6:	4463      	add	r3, ip
 80041b8:	2210      	movs	r2, #16
 80041ba:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a50      	ldr	r2, [pc, #320]	; (8004304 <UART_SetConfig+0x374>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d000      	beq.n	80041c8 <UART_SetConfig+0x238>
 80041c6:	e083      	b.n	80042d0 <UART_SetConfig+0x340>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80041c8:	231b      	movs	r3, #27
 80041ca:	2218      	movs	r2, #24
 80041cc:	4694      	mov	ip, r2
 80041ce:	44bc      	add	ip, r7
 80041d0:	4463      	add	r3, ip
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d00d      	beq.n	80041f4 <UART_SetConfig+0x264>
 80041d8:	dc02      	bgt.n	80041e0 <UART_SetConfig+0x250>
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d005      	beq.n	80041ea <UART_SetConfig+0x25a>
 80041de:	e01d      	b.n	800421c <UART_SetConfig+0x28c>
 80041e0:	2b04      	cmp	r3, #4
 80041e2:	d012      	beq.n	800420a <UART_SetConfig+0x27a>
 80041e4:	2b08      	cmp	r3, #8
 80041e6:	d015      	beq.n	8004214 <UART_SetConfig+0x284>
 80041e8:	e018      	b.n	800421c <UART_SetConfig+0x28c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80041ea:	f7ff fc73 	bl	8003ad4 <HAL_RCC_GetPCLK1Freq>
 80041ee:	0003      	movs	r3, r0
 80041f0:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80041f2:	e01b      	b.n	800422c <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80041f4:	4b46      	ldr	r3, [pc, #280]	; (8004310 <UART_SetConfig+0x380>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2210      	movs	r2, #16
 80041fa:	4013      	ands	r3, r2
 80041fc:	d002      	beq.n	8004204 <UART_SetConfig+0x274>
        {
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 80041fe:	4b46      	ldr	r3, [pc, #280]	; (8004318 <UART_SetConfig+0x388>)
 8004200:	627b      	str	r3, [r7, #36]	; 0x24
        }
        else
        {
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
        }
        break;
 8004202:	e013      	b.n	800422c <UART_SetConfig+0x29c>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8004204:	4b45      	ldr	r3, [pc, #276]	; (800431c <UART_SetConfig+0x38c>)
 8004206:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004208:	e010      	b.n	800422c <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800420a:	f7ff fbd5 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 800420e:	0003      	movs	r3, r0
 8004210:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004212:	e00b      	b.n	800422c <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8004214:	2380      	movs	r3, #128	; 0x80
 8004216:	021b      	lsls	r3, r3, #8
 8004218:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800421a:	e007      	b.n	800422c <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800421c:	2313      	movs	r3, #19
 800421e:	2218      	movs	r2, #24
 8004220:	4694      	mov	ip, r2
 8004222:	44bc      	add	ip, r7
 8004224:	4463      	add	r3, ip
 8004226:	2201      	movs	r2, #1
 8004228:	701a      	strb	r2, [r3, #0]
        break;
 800422a:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800422c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422e:	2b00      	cmp	r3, #0
 8004230:	d100      	bne.n	8004234 <UART_SetConfig+0x2a4>
 8004232:	e1a6      	b.n	8004582 <UART_SetConfig+0x5f2>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	685a      	ldr	r2, [r3, #4]
 8004238:	0013      	movs	r3, r2
 800423a:	005b      	lsls	r3, r3, #1
 800423c:	189b      	adds	r3, r3, r2
 800423e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004240:	429a      	cmp	r2, r3
 8004242:	d305      	bcc.n	8004250 <UART_SetConfig+0x2c0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800424a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800424c:	429a      	cmp	r2, r3
 800424e:	d907      	bls.n	8004260 <UART_SetConfig+0x2d0>
      {
        ret = HAL_ERROR;
 8004250:	2313      	movs	r3, #19
 8004252:	2218      	movs	r2, #24
 8004254:	4694      	mov	ip, r2
 8004256:	44bc      	add	ip, r7
 8004258:	4463      	add	r3, ip
 800425a:	2201      	movs	r2, #1
 800425c:	701a      	strb	r2, [r3, #0]
 800425e:	e190      	b.n	8004582 <UART_SetConfig+0x5f2>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8004260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004262:	613b      	str	r3, [r7, #16]
 8004264:	2300      	movs	r3, #0
 8004266:	617b      	str	r3, [r7, #20]
 8004268:	6939      	ldr	r1, [r7, #16]
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	000b      	movs	r3, r1
 800426e:	0e1b      	lsrs	r3, r3, #24
 8004270:	0010      	movs	r0, r2
 8004272:	0205      	lsls	r5, r0, #8
 8004274:	431d      	orrs	r5, r3
 8004276:	000b      	movs	r3, r1
 8004278:	021c      	lsls	r4, r3, #8
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	085b      	lsrs	r3, r3, #1
 8004280:	60bb      	str	r3, [r7, #8]
 8004282:	2300      	movs	r3, #0
 8004284:	60fb      	str	r3, [r7, #12]
 8004286:	68b8      	ldr	r0, [r7, #8]
 8004288:	68f9      	ldr	r1, [r7, #12]
 800428a:	1900      	adds	r0, r0, r4
 800428c:	4169      	adcs	r1, r5
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	603b      	str	r3, [r7, #0]
 8004294:	2300      	movs	r3, #0
 8004296:	607b      	str	r3, [r7, #4]
 8004298:	683a      	ldr	r2, [r7, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f7fc f8e8 	bl	8000470 <__aeabi_uldivmod>
 80042a0:	0003      	movs	r3, r0
 80042a2:	000c      	movs	r4, r1
 80042a4:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80042a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042a8:	4a1d      	ldr	r2, [pc, #116]	; (8004320 <UART_SetConfig+0x390>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d908      	bls.n	80042c0 <UART_SetConfig+0x330>
 80042ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042b0:	4a1c      	ldr	r2, [pc, #112]	; (8004324 <UART_SetConfig+0x394>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d804      	bhi.n	80042c0 <UART_SetConfig+0x330>
        {
          huart->Instance->BRR = usartdiv;
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042bc:	60da      	str	r2, [r3, #12]
 80042be:	e160      	b.n	8004582 <UART_SetConfig+0x5f2>
        }
        else
        {
          ret = HAL_ERROR;
 80042c0:	2313      	movs	r3, #19
 80042c2:	2218      	movs	r2, #24
 80042c4:	4694      	mov	ip, r2
 80042c6:	44bc      	add	ip, r7
 80042c8:	4463      	add	r3, ip
 80042ca:	2201      	movs	r2, #1
 80042cc:	701a      	strb	r2, [r3, #0]
 80042ce:	e158      	b.n	8004582 <UART_SetConfig+0x5f2>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	69da      	ldr	r2, [r3, #28]
 80042d4:	2380      	movs	r3, #128	; 0x80
 80042d6:	021b      	lsls	r3, r3, #8
 80042d8:	429a      	cmp	r2, r3
 80042da:	d000      	beq.n	80042de <UART_SetConfig+0x34e>
 80042dc:	e0c3      	b.n	8004466 <UART_SetConfig+0x4d6>
  {
    switch (clocksource)
 80042de:	231b      	movs	r3, #27
 80042e0:	2218      	movs	r2, #24
 80042e2:	4694      	mov	ip, r2
 80042e4:	44bc      	add	ip, r7
 80042e6:	4463      	add	r3, ip
 80042e8:	781b      	ldrb	r3, [r3, #0]
 80042ea:	2b08      	cmp	r3, #8
 80042ec:	d900      	bls.n	80042f0 <UART_SetConfig+0x360>
 80042ee:	e086      	b.n	80043fe <UART_SetConfig+0x46e>
 80042f0:	009a      	lsls	r2, r3, #2
 80042f2:	4b0d      	ldr	r3, [pc, #52]	; (8004328 <UART_SetConfig+0x398>)
 80042f4:	18d3      	adds	r3, r2, r3
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	469f      	mov	pc, r3
 80042fa:	46c0      	nop			; (mov r8, r8)
 80042fc:	efff69f3 	.word	0xefff69f3
 8004300:	ffffcfff 	.word	0xffffcfff
 8004304:	40004800 	.word	0x40004800
 8004308:	fffff4ff 	.word	0xfffff4ff
 800430c:	40013800 	.word	0x40013800
 8004310:	40021000 	.word	0x40021000
 8004314:	40004400 	.word	0x40004400
 8004318:	003d0900 	.word	0x003d0900
 800431c:	00f42400 	.word	0x00f42400
 8004320:	000002ff 	.word	0x000002ff
 8004324:	000fffff 	.word	0x000fffff
 8004328:	08007488 	.word	0x08007488
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800432c:	f7ff fbd2 	bl	8003ad4 <HAL_RCC_GetPCLK1Freq>
 8004330:	0003      	movs	r3, r0
 8004332:	005a      	lsls	r2, r3, #1
 8004334:	69fb      	ldr	r3, [r7, #28]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	085b      	lsrs	r3, r3, #1
 800433a:	18d2      	adds	r2, r2, r3
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	0019      	movs	r1, r3
 8004342:	0010      	movs	r0, r2
 8004344:	f7fb fee0 	bl	8000108 <__udivsi3>
 8004348:	0003      	movs	r3, r0
 800434a:	b29b      	uxth	r3, r3
 800434c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800434e:	e05e      	b.n	800440e <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004350:	f7ff fbd6 	bl	8003b00 <HAL_RCC_GetPCLK2Freq>
 8004354:	0003      	movs	r3, r0
 8004356:	005a      	lsls	r2, r3, #1
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	085b      	lsrs	r3, r3, #1
 800435e:	18d2      	adds	r2, r2, r3
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	0019      	movs	r1, r3
 8004366:	0010      	movs	r0, r2
 8004368:	f7fb fece 	bl	8000108 <__udivsi3>
 800436c:	0003      	movs	r3, r0
 800436e:	b29b      	uxth	r3, r3
 8004370:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004372:	e04c      	b.n	800440e <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004374:	4b8b      	ldr	r3, [pc, #556]	; (80045a4 <UART_SetConfig+0x614>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2210      	movs	r2, #16
 800437a:	4013      	ands	r3, r2
 800437c:	d00e      	beq.n	800439c <UART_SetConfig+0x40c>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	085b      	lsrs	r3, r3, #1
 8004384:	4a88      	ldr	r2, [pc, #544]	; (80045a8 <UART_SetConfig+0x618>)
 8004386:	189a      	adds	r2, r3, r2
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	0019      	movs	r1, r3
 800438e:	0010      	movs	r0, r2
 8004390:	f7fb feba 	bl	8000108 <__udivsi3>
 8004394:	0003      	movs	r3, r0
 8004396:	b29b      	uxth	r3, r3
 8004398:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 800439a:	e038      	b.n	800440e <UART_SetConfig+0x47e>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	085b      	lsrs	r3, r3, #1
 80043a2:	4a82      	ldr	r2, [pc, #520]	; (80045ac <UART_SetConfig+0x61c>)
 80043a4:	189a      	adds	r2, r3, r2
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	0019      	movs	r1, r3
 80043ac:	0010      	movs	r0, r2
 80043ae:	f7fb feab 	bl	8000108 <__udivsi3>
 80043b2:	0003      	movs	r3, r0
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80043b8:	e029      	b.n	800440e <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80043ba:	f7ff fafd 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 80043be:	0003      	movs	r3, r0
 80043c0:	005a      	lsls	r2, r3, #1
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	085b      	lsrs	r3, r3, #1
 80043c8:	18d2      	adds	r2, r2, r3
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	0019      	movs	r1, r3
 80043d0:	0010      	movs	r0, r2
 80043d2:	f7fb fe99 	bl	8000108 <__udivsi3>
 80043d6:	0003      	movs	r3, r0
 80043d8:	b29b      	uxth	r3, r3
 80043da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80043dc:	e017      	b.n	800440e <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	085b      	lsrs	r3, r3, #1
 80043e4:	2280      	movs	r2, #128	; 0x80
 80043e6:	0252      	lsls	r2, r2, #9
 80043e8:	189a      	adds	r2, r3, r2
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	0019      	movs	r1, r3
 80043f0:	0010      	movs	r0, r2
 80043f2:	f7fb fe89 	bl	8000108 <__udivsi3>
 80043f6:	0003      	movs	r3, r0
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80043fc:	e007      	b.n	800440e <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80043fe:	2313      	movs	r3, #19
 8004400:	2218      	movs	r2, #24
 8004402:	4694      	mov	ip, r2
 8004404:	44bc      	add	ip, r7
 8004406:	4463      	add	r3, ip
 8004408:	2201      	movs	r2, #1
 800440a:	701a      	strb	r2, [r3, #0]
        break;
 800440c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800440e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004410:	2b0f      	cmp	r3, #15
 8004412:	d920      	bls.n	8004456 <UART_SetConfig+0x4c6>
 8004414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004416:	4a66      	ldr	r2, [pc, #408]	; (80045b0 <UART_SetConfig+0x620>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d81c      	bhi.n	8004456 <UART_SetConfig+0x4c6>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800441c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800441e:	b29a      	uxth	r2, r3
 8004420:	200a      	movs	r0, #10
 8004422:	2418      	movs	r4, #24
 8004424:	193b      	adds	r3, r7, r4
 8004426:	181b      	adds	r3, r3, r0
 8004428:	210f      	movs	r1, #15
 800442a:	438a      	bics	r2, r1
 800442c:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800442e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004430:	085b      	lsrs	r3, r3, #1
 8004432:	b29b      	uxth	r3, r3
 8004434:	2207      	movs	r2, #7
 8004436:	4013      	ands	r3, r2
 8004438:	b299      	uxth	r1, r3
 800443a:	193b      	adds	r3, r7, r4
 800443c:	181b      	adds	r3, r3, r0
 800443e:	193a      	adds	r2, r7, r4
 8004440:	1812      	adds	r2, r2, r0
 8004442:	8812      	ldrh	r2, [r2, #0]
 8004444:	430a      	orrs	r2, r1
 8004446:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	193a      	adds	r2, r7, r4
 800444e:	1812      	adds	r2, r2, r0
 8004450:	8812      	ldrh	r2, [r2, #0]
 8004452:	60da      	str	r2, [r3, #12]
 8004454:	e095      	b.n	8004582 <UART_SetConfig+0x5f2>
    }
    else
    {
      ret = HAL_ERROR;
 8004456:	2313      	movs	r3, #19
 8004458:	2218      	movs	r2, #24
 800445a:	4694      	mov	ip, r2
 800445c:	44bc      	add	ip, r7
 800445e:	4463      	add	r3, ip
 8004460:	2201      	movs	r2, #1
 8004462:	701a      	strb	r2, [r3, #0]
 8004464:	e08d      	b.n	8004582 <UART_SetConfig+0x5f2>
    }
  }
  else
  {
    switch (clocksource)
 8004466:	231b      	movs	r3, #27
 8004468:	2218      	movs	r2, #24
 800446a:	4694      	mov	ip, r2
 800446c:	44bc      	add	ip, r7
 800446e:	4463      	add	r3, ip
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	2b08      	cmp	r3, #8
 8004474:	d86a      	bhi.n	800454c <UART_SetConfig+0x5bc>
 8004476:	009a      	lsls	r2, r3, #2
 8004478:	4b4e      	ldr	r3, [pc, #312]	; (80045b4 <UART_SetConfig+0x624>)
 800447a:	18d3      	adds	r3, r2, r3
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004480:	f7ff fb28 	bl	8003ad4 <HAL_RCC_GetPCLK1Freq>
 8004484:	0002      	movs	r2, r0
 8004486:	69fb      	ldr	r3, [r7, #28]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	085b      	lsrs	r3, r3, #1
 800448c:	18d2      	adds	r2, r2, r3
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	0019      	movs	r1, r3
 8004494:	0010      	movs	r0, r2
 8004496:	f7fb fe37 	bl	8000108 <__udivsi3>
 800449a:	0003      	movs	r3, r0
 800449c:	b29b      	uxth	r3, r3
 800449e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044a0:	e05c      	b.n	800455c <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80044a2:	f7ff fb2d 	bl	8003b00 <HAL_RCC_GetPCLK2Freq>
 80044a6:	0002      	movs	r2, r0
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	085b      	lsrs	r3, r3, #1
 80044ae:	18d2      	adds	r2, r2, r3
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	0019      	movs	r1, r3
 80044b6:	0010      	movs	r0, r2
 80044b8:	f7fb fe26 	bl	8000108 <__udivsi3>
 80044bc:	0003      	movs	r3, r0
 80044be:	b29b      	uxth	r3, r3
 80044c0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044c2:	e04b      	b.n	800455c <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044c4:	4b37      	ldr	r3, [pc, #220]	; (80045a4 <UART_SetConfig+0x614>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2210      	movs	r2, #16
 80044ca:	4013      	ands	r3, r2
 80044cc:	d00e      	beq.n	80044ec <UART_SetConfig+0x55c>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	085b      	lsrs	r3, r3, #1
 80044d4:	4a38      	ldr	r2, [pc, #224]	; (80045b8 <UART_SetConfig+0x628>)
 80044d6:	189a      	adds	r2, r3, r2
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	0019      	movs	r1, r3
 80044de:	0010      	movs	r0, r2
 80044e0:	f7fb fe12 	bl	8000108 <__udivsi3>
 80044e4:	0003      	movs	r3, r0
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 80044ea:	e037      	b.n	800455c <UART_SetConfig+0x5cc>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	085b      	lsrs	r3, r3, #1
 80044f2:	4a32      	ldr	r2, [pc, #200]	; (80045bc <UART_SetConfig+0x62c>)
 80044f4:	189a      	adds	r2, r3, r2
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	0019      	movs	r1, r3
 80044fc:	0010      	movs	r0, r2
 80044fe:	f7fb fe03 	bl	8000108 <__udivsi3>
 8004502:	0003      	movs	r3, r0
 8004504:	b29b      	uxth	r3, r3
 8004506:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004508:	e028      	b.n	800455c <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800450a:	f7ff fa55 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 800450e:	0002      	movs	r2, r0
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	085b      	lsrs	r3, r3, #1
 8004516:	18d2      	adds	r2, r2, r3
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	0019      	movs	r1, r3
 800451e:	0010      	movs	r0, r2
 8004520:	f7fb fdf2 	bl	8000108 <__udivsi3>
 8004524:	0003      	movs	r3, r0
 8004526:	b29b      	uxth	r3, r3
 8004528:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800452a:	e017      	b.n	800455c <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	085b      	lsrs	r3, r3, #1
 8004532:	2280      	movs	r2, #128	; 0x80
 8004534:	0212      	lsls	r2, r2, #8
 8004536:	189a      	adds	r2, r3, r2
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	0019      	movs	r1, r3
 800453e:	0010      	movs	r0, r2
 8004540:	f7fb fde2 	bl	8000108 <__udivsi3>
 8004544:	0003      	movs	r3, r0
 8004546:	b29b      	uxth	r3, r3
 8004548:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800454a:	e007      	b.n	800455c <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800454c:	2313      	movs	r3, #19
 800454e:	2218      	movs	r2, #24
 8004550:	4694      	mov	ip, r2
 8004552:	44bc      	add	ip, r7
 8004554:	4463      	add	r3, ip
 8004556:	2201      	movs	r2, #1
 8004558:	701a      	strb	r2, [r3, #0]
        break;
 800455a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800455c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800455e:	2b0f      	cmp	r3, #15
 8004560:	d908      	bls.n	8004574 <UART_SetConfig+0x5e4>
 8004562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004564:	4a12      	ldr	r2, [pc, #72]	; (80045b0 <UART_SetConfig+0x620>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d804      	bhi.n	8004574 <UART_SetConfig+0x5e4>
    {
      huart->Instance->BRR = usartdiv;
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004570:	60da      	str	r2, [r3, #12]
 8004572:	e006      	b.n	8004582 <UART_SetConfig+0x5f2>
    }
    else
    {
      ret = HAL_ERROR;
 8004574:	2313      	movs	r3, #19
 8004576:	2218      	movs	r2, #24
 8004578:	4694      	mov	ip, r2
 800457a:	44bc      	add	ip, r7
 800457c:	4463      	add	r3, ip
 800457e:	2201      	movs	r2, #1
 8004580:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	2200      	movs	r2, #0
 8004586:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	2200      	movs	r2, #0
 800458c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800458e:	2313      	movs	r3, #19
 8004590:	2218      	movs	r2, #24
 8004592:	4694      	mov	ip, r2
 8004594:	44bc      	add	ip, r7
 8004596:	4463      	add	r3, ip
 8004598:	781b      	ldrb	r3, [r3, #0]
}
 800459a:	0018      	movs	r0, r3
 800459c:	46bd      	mov	sp, r7
 800459e:	b00e      	add	sp, #56	; 0x38
 80045a0:	bdb0      	pop	{r4, r5, r7, pc}
 80045a2:	46c0      	nop			; (mov r8, r8)
 80045a4:	40021000 	.word	0x40021000
 80045a8:	007a1200 	.word	0x007a1200
 80045ac:	01e84800 	.word	0x01e84800
 80045b0:	0000ffff 	.word	0x0000ffff
 80045b4:	080074ac 	.word	0x080074ac
 80045b8:	003d0900 	.word	0x003d0900
 80045bc:	00f42400 	.word	0x00f42400

080045c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b082      	sub	sp, #8
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045cc:	2201      	movs	r2, #1
 80045ce:	4013      	ands	r3, r2
 80045d0:	d00b      	beq.n	80045ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	4a4a      	ldr	r2, [pc, #296]	; (8004704 <UART_AdvFeatureConfig+0x144>)
 80045da:	4013      	ands	r3, r2
 80045dc:	0019      	movs	r1, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	430a      	orrs	r2, r1
 80045e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ee:	2202      	movs	r2, #2
 80045f0:	4013      	ands	r3, r2
 80045f2:	d00b      	beq.n	800460c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	4a43      	ldr	r2, [pc, #268]	; (8004708 <UART_AdvFeatureConfig+0x148>)
 80045fc:	4013      	ands	r3, r2
 80045fe:	0019      	movs	r1, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	430a      	orrs	r2, r1
 800460a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004610:	2204      	movs	r2, #4
 8004612:	4013      	ands	r3, r2
 8004614:	d00b      	beq.n	800462e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	4a3b      	ldr	r2, [pc, #236]	; (800470c <UART_AdvFeatureConfig+0x14c>)
 800461e:	4013      	ands	r3, r2
 8004620:	0019      	movs	r1, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	430a      	orrs	r2, r1
 800462c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004632:	2208      	movs	r2, #8
 8004634:	4013      	ands	r3, r2
 8004636:	d00b      	beq.n	8004650 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	4a34      	ldr	r2, [pc, #208]	; (8004710 <UART_AdvFeatureConfig+0x150>)
 8004640:	4013      	ands	r3, r2
 8004642:	0019      	movs	r1, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	430a      	orrs	r2, r1
 800464e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004654:	2210      	movs	r2, #16
 8004656:	4013      	ands	r3, r2
 8004658:	d00b      	beq.n	8004672 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	4a2c      	ldr	r2, [pc, #176]	; (8004714 <UART_AdvFeatureConfig+0x154>)
 8004662:	4013      	ands	r3, r2
 8004664:	0019      	movs	r1, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	430a      	orrs	r2, r1
 8004670:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004676:	2220      	movs	r2, #32
 8004678:	4013      	ands	r3, r2
 800467a:	d00b      	beq.n	8004694 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	4a25      	ldr	r2, [pc, #148]	; (8004718 <UART_AdvFeatureConfig+0x158>)
 8004684:	4013      	ands	r3, r2
 8004686:	0019      	movs	r1, r3
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	430a      	orrs	r2, r1
 8004692:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004698:	2240      	movs	r2, #64	; 0x40
 800469a:	4013      	ands	r3, r2
 800469c:	d01d      	beq.n	80046da <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	4a1d      	ldr	r2, [pc, #116]	; (800471c <UART_AdvFeatureConfig+0x15c>)
 80046a6:	4013      	ands	r3, r2
 80046a8:	0019      	movs	r1, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	430a      	orrs	r2, r1
 80046b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046ba:	2380      	movs	r3, #128	; 0x80
 80046bc:	035b      	lsls	r3, r3, #13
 80046be:	429a      	cmp	r2, r3
 80046c0:	d10b      	bne.n	80046da <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	4a15      	ldr	r2, [pc, #84]	; (8004720 <UART_AdvFeatureConfig+0x160>)
 80046ca:	4013      	ands	r3, r2
 80046cc:	0019      	movs	r1, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046de:	2280      	movs	r2, #128	; 0x80
 80046e0:	4013      	ands	r3, r2
 80046e2:	d00b      	beq.n	80046fc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	4a0e      	ldr	r2, [pc, #56]	; (8004724 <UART_AdvFeatureConfig+0x164>)
 80046ec:	4013      	ands	r3, r2
 80046ee:	0019      	movs	r1, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	430a      	orrs	r2, r1
 80046fa:	605a      	str	r2, [r3, #4]
  }
}
 80046fc:	46c0      	nop			; (mov r8, r8)
 80046fe:	46bd      	mov	sp, r7
 8004700:	b002      	add	sp, #8
 8004702:	bd80      	pop	{r7, pc}
 8004704:	fffdffff 	.word	0xfffdffff
 8004708:	fffeffff 	.word	0xfffeffff
 800470c:	fffbffff 	.word	0xfffbffff
 8004710:	ffff7fff 	.word	0xffff7fff
 8004714:	ffffefff 	.word	0xffffefff
 8004718:	ffffdfff 	.word	0xffffdfff
 800471c:	ffefffff 	.word	0xffefffff
 8004720:	ff9fffff 	.word	0xff9fffff
 8004724:	fff7ffff 	.word	0xfff7ffff

08004728 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b086      	sub	sp, #24
 800472c:	af02      	add	r7, sp, #8
 800472e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004736:	f7fe f90f 	bl	8002958 <HAL_GetTick>
 800473a:	0003      	movs	r3, r0
 800473c:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2208      	movs	r2, #8
 8004746:	4013      	ands	r3, r2
 8004748:	2b08      	cmp	r3, #8
 800474a:	d10d      	bne.n	8004768 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	2380      	movs	r3, #128	; 0x80
 8004750:	0399      	lsls	r1, r3, #14
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	4b16      	ldr	r3, [pc, #88]	; (80047b0 <UART_CheckIdleState+0x88>)
 8004756:	9300      	str	r3, [sp, #0]
 8004758:	0013      	movs	r3, r2
 800475a:	2200      	movs	r2, #0
 800475c:	f000 f82a 	bl	80047b4 <UART_WaitOnFlagUntilTimeout>
 8004760:	1e03      	subs	r3, r0, #0
 8004762:	d001      	beq.n	8004768 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e01f      	b.n	80047a8 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2204      	movs	r2, #4
 8004770:	4013      	ands	r3, r2
 8004772:	2b04      	cmp	r3, #4
 8004774:	d10d      	bne.n	8004792 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	2380      	movs	r3, #128	; 0x80
 800477a:	03d9      	lsls	r1, r3, #15
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	4b0c      	ldr	r3, [pc, #48]	; (80047b0 <UART_CheckIdleState+0x88>)
 8004780:	9300      	str	r3, [sp, #0]
 8004782:	0013      	movs	r3, r2
 8004784:	2200      	movs	r2, #0
 8004786:	f000 f815 	bl	80047b4 <UART_WaitOnFlagUntilTimeout>
 800478a:	1e03      	subs	r3, r0, #0
 800478c:	d001      	beq.n	8004792 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e00a      	b.n	80047a8 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2220      	movs	r2, #32
 8004796:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2220      	movs	r2, #32
 800479c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2270      	movs	r2, #112	; 0x70
 80047a2:	2100      	movs	r1, #0
 80047a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047a6:	2300      	movs	r3, #0
}
 80047a8:	0018      	movs	r0, r3
 80047aa:	46bd      	mov	sp, r7
 80047ac:	b004      	add	sp, #16
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	01ffffff 	.word	0x01ffffff

080047b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b084      	sub	sp, #16
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	60f8      	str	r0, [r7, #12]
 80047bc:	60b9      	str	r1, [r7, #8]
 80047be:	603b      	str	r3, [r7, #0]
 80047c0:	1dfb      	adds	r3, r7, #7
 80047c2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047c4:	e029      	b.n	800481a <UART_WaitOnFlagUntilTimeout+0x66>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	3301      	adds	r3, #1
 80047ca:	d026      	beq.n	800481a <UART_WaitOnFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047cc:	f7fe f8c4 	bl	8002958 <HAL_GetTick>
 80047d0:	0002      	movs	r2, r0
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	429a      	cmp	r2, r3
 80047da:	d302      	bcc.n	80047e2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d11b      	bne.n	800481a <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4915      	ldr	r1, [pc, #84]	; (8004844 <UART_WaitOnFlagUntilTimeout+0x90>)
 80047ee:	400a      	ands	r2, r1
 80047f0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	689a      	ldr	r2, [r3, #8]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2101      	movs	r1, #1
 80047fe:	438a      	bics	r2, r1
 8004800:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2220      	movs	r2, #32
 8004806:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2220      	movs	r2, #32
 800480c:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2270      	movs	r2, #112	; 0x70
 8004812:	2100      	movs	r1, #0
 8004814:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e00f      	b.n	800483a <UART_WaitOnFlagUntilTimeout+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	69db      	ldr	r3, [r3, #28]
 8004820:	68ba      	ldr	r2, [r7, #8]
 8004822:	4013      	ands	r3, r2
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	425a      	negs	r2, r3
 800482a:	4153      	adcs	r3, r2
 800482c:	b2db      	uxtb	r3, r3
 800482e:	001a      	movs	r2, r3
 8004830:	1dfb      	adds	r3, r7, #7
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	429a      	cmp	r2, r3
 8004836:	d0c6      	beq.n	80047c6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004838:	2300      	movs	r3, #0
}
 800483a:	0018      	movs	r0, r3
 800483c:	46bd      	mov	sp, r7
 800483e:	b004      	add	sp, #16
 8004840:	bd80      	pop	{r7, pc}
 8004842:	46c0      	nop			; (mov r8, r8)
 8004844:	fffffe5f 	.word	0xfffffe5f

08004848 <lis2dh12_iic_read_byte>:
param       :  reg:data:
return      :  
Revision    : 
=============================================================== */
int32_t lis2dh12_iic_read_byte(uint8_t reg, uint8_t* data)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	0002      	movs	r2, r0
 8004850:	6039      	str	r1, [r7, #0]
 8004852:	1dfb      	adds	r3, r7, #7
 8004854:	701a      	strb	r2, [r3, #0]
	
	 #ifdef SIMULATED_IIC
			Lis2DH12_IIC_Read_Byte(LIS2DH12_I2C_ADD_H, reg, data); 
			
	 #endif
	 return 1;
 8004856:	2301      	movs	r3, #1
}
 8004858:	0018      	movs	r0, r3
 800485a:	46bd      	mov	sp, r7
 800485c:	b002      	add	sp, #8
 800485e:	bd80      	pop	{r7, pc}

08004860 <get_acc_value>:
param       :  axis_info_t *sample
return      :  void
Revision    : 
=============================================================== */
void get_acc_value(axis_info_t *sample)
{
 8004860:	b590      	push	{r4, r7, lr}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8004868:	210f      	movs	r1, #15
 800486a:	187b      	adds	r3, r7, r1
 800486c:	2200      	movs	r2, #0
 800486e:	701a      	strb	r2, [r3, #0]
	uint8_t data[6];
	for (i=0; i<6; i++){
 8004870:	187b      	adds	r3, r7, r1
 8004872:	2200      	movs	r2, #0
 8004874:	701a      	strb	r2, [r3, #0]
 8004876:	e011      	b.n	800489c <get_acc_value+0x3c>
		lis2dh12_iic_read_byte(0x28+i, data+i);		//Xyz
 8004878:	240f      	movs	r4, #15
 800487a:	193b      	adds	r3, r7, r4
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	3328      	adds	r3, #40	; 0x28
 8004880:	b2d8      	uxtb	r0, r3
 8004882:	193b      	adds	r3, r7, r4
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	2208      	movs	r2, #8
 8004888:	18ba      	adds	r2, r7, r2
 800488a:	18d3      	adds	r3, r2, r3
 800488c:	0019      	movs	r1, r3
 800488e:	f7ff ffdb 	bl	8004848 <lis2dh12_iic_read_byte>
	for (i=0; i<6; i++){
 8004892:	193b      	adds	r3, r7, r4
 8004894:	781a      	ldrb	r2, [r3, #0]
 8004896:	193b      	adds	r3, r7, r4
 8004898:	3201      	adds	r2, #1
 800489a:	701a      	strb	r2, [r3, #0]
 800489c:	230f      	movs	r3, #15
 800489e:	18fb      	adds	r3, r7, r3
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	2b05      	cmp	r3, #5
 80048a4:	d9e8      	bls.n	8004878 <get_acc_value+0x18>
		//printf("data[i] %d, \r\n", data[i]);
	}
//  sample->x = abs((int)(LIS2DH12_FROM_FS_2g_HR_TO_mg(*(int16_t*)data))); 
//	sample->y = abs((int)(LIS2DH12_FROM_FS_2g_HR_TO_mg(*(int16_t*)(data+2))));
//	sample->z = abs((int)(LIS2DH12_FROM_FS_2g_HR_TO_mg(*(int16_t*)(data+4))));
	sample->x = LIS2DH12_FROM_FS_2g_HR_TO_mg(*(int16_t*)data); 
 80048a6:	2408      	movs	r4, #8
 80048a8:	193b      	adds	r3, r7, r4
 80048aa:	2200      	movs	r2, #0
 80048ac:	5e9b      	ldrsh	r3, [r3, r2]
 80048ae:	111b      	asrs	r3, r3, #4
 80048b0:	b21b      	sxth	r3, r3
 80048b2:	0018      	movs	r0, r3
 80048b4:	f7fb fede 	bl	8000674 <__aeabi_i2f>
 80048b8:	1c03      	adds	r3, r0, #0
 80048ba:	1c18      	adds	r0, r3, #0
 80048bc:	f7fb feba 	bl	8000634 <__aeabi_f2iz>
 80048c0:	0003      	movs	r3, r0
 80048c2:	b21a      	sxth	r2, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	801a      	strh	r2, [r3, #0]
	sample->y = LIS2DH12_FROM_FS_2g_HR_TO_mg(*(int16_t*)(data+2));
 80048c8:	193b      	adds	r3, r7, r4
 80048ca:	3302      	adds	r3, #2
 80048cc:	2200      	movs	r2, #0
 80048ce:	5e9b      	ldrsh	r3, [r3, r2]
 80048d0:	111b      	asrs	r3, r3, #4
 80048d2:	b21b      	sxth	r3, r3
 80048d4:	0018      	movs	r0, r3
 80048d6:	f7fb fecd 	bl	8000674 <__aeabi_i2f>
 80048da:	1c03      	adds	r3, r0, #0
 80048dc:	1c18      	adds	r0, r3, #0
 80048de:	f7fb fea9 	bl	8000634 <__aeabi_f2iz>
 80048e2:	0003      	movs	r3, r0
 80048e4:	b21a      	sxth	r2, r3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	805a      	strh	r2, [r3, #2]
	sample->z = LIS2DH12_FROM_FS_2g_HR_TO_mg(*(int16_t*)(data+4));
 80048ea:	193b      	adds	r3, r7, r4
 80048ec:	3304      	adds	r3, #4
 80048ee:	2200      	movs	r2, #0
 80048f0:	5e9b      	ldrsh	r3, [r3, r2]
 80048f2:	111b      	asrs	r3, r3, #4
 80048f4:	b21b      	sxth	r3, r3
 80048f6:	0018      	movs	r0, r3
 80048f8:	f7fb febc 	bl	8000674 <__aeabi_i2f>
 80048fc:	1c03      	adds	r3, r0, #0
 80048fe:	1c18      	adds	r0, r3, #0
 8004900:	f7fb fe98 	bl	8000634 <__aeabi_f2iz>
 8004904:	0003      	movs	r3, r0
 8004906:	b21a      	sxth	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	809a      	strh	r2, [r3, #4]
}
 800490c:	46c0      	nop			; (mov r8, r8)
 800490e:	46bd      	mov	sp, r7
 8004910:	b005      	add	sp, #20
 8004912:	bd90      	pop	{r4, r7, pc}

08004914 <filter_calculate>:
param       :  filter_avg_t *filter, axis_info_t *sample
return      :  void
Revision    : 
=============================================================== */
void filter_calculate(filter_avg_t *filter, axis_info_t *sample)
{
 8004914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 800491e:	210f      	movs	r1, #15
 8004920:	187b      	adds	r3, r7, r1
 8004922:	2200      	movs	r2, #0
 8004924:	701a      	strb	r2, [r3, #0]
	short x_sum = 0, y_sum = 0, z_sum = 0;	
 8004926:	230c      	movs	r3, #12
 8004928:	18fb      	adds	r3, r7, r3
 800492a:	2200      	movs	r2, #0
 800492c:	801a      	strh	r2, [r3, #0]
 800492e:	230a      	movs	r3, #10
 8004930:	18fb      	adds	r3, r7, r3
 8004932:	2200      	movs	r2, #0
 8004934:	801a      	strh	r2, [r3, #0]
 8004936:	2308      	movs	r3, #8
 8004938:	18fb      	adds	r3, r7, r3
 800493a:	2200      	movs	r2, #0
 800493c:	801a      	strh	r2, [r3, #0]
	
	for (i=0; i<FILTER_CNT; i++) 
 800493e:	187b      	adds	r3, r7, r1
 8004940:	2200      	movs	r2, #0
 8004942:	701a      	strb	r2, [r3, #0]
 8004944:	e090      	b.n	8004a68 <filter_calculate+0x154>
	{
		get_acc_value(sample);
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	0018      	movs	r0, r3
 800494a:	f7ff ff89 	bl	8004860 <get_acc_value>

		filter->info[i].x = sample->x;
 800494e:	240f      	movs	r4, #15
 8004950:	193b      	adds	r3, r7, r4
 8004952:	781a      	ldrb	r2, [r3, #0]
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	2000      	movs	r0, #0
 8004958:	5e18      	ldrsh	r0, [r3, r0]
 800495a:	6879      	ldr	r1, [r7, #4]
 800495c:	0013      	movs	r3, r2
 800495e:	00db      	lsls	r3, r3, #3
 8004960:	189b      	adds	r3, r3, r2
 8004962:	005b      	lsls	r3, r3, #1
 8004964:	1c02      	adds	r2, r0, #0
 8004966:	525a      	strh	r2, [r3, r1]
		filter->info[i].y = sample->y;
 8004968:	193b      	adds	r3, r7, r4
 800496a:	781a      	ldrb	r2, [r3, #0]
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	2002      	movs	r0, #2
 8004970:	5e18      	ldrsh	r0, [r3, r0]
 8004972:	6879      	ldr	r1, [r7, #4]
 8004974:	0013      	movs	r3, r2
 8004976:	00db      	lsls	r3, r3, #3
 8004978:	189b      	adds	r3, r3, r2
 800497a:	005b      	lsls	r3, r3, #1
 800497c:	18cb      	adds	r3, r1, r3
 800497e:	3302      	adds	r3, #2
 8004980:	1c02      	adds	r2, r0, #0
 8004982:	801a      	strh	r2, [r3, #0]
		filter->info[i].z = sample->z;
 8004984:	0020      	movs	r0, r4
 8004986:	0004      	movs	r4, r0
 8004988:	183b      	adds	r3, r7, r0
 800498a:	781a      	ldrb	r2, [r3, #0]
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	2004      	movs	r0, #4
 8004990:	5e18      	ldrsh	r0, [r3, r0]
 8004992:	6879      	ldr	r1, [r7, #4]
 8004994:	0013      	movs	r3, r2
 8004996:	00db      	lsls	r3, r3, #3
 8004998:	189b      	adds	r3, r3, r2
 800499a:	005b      	lsls	r3, r3, #1
 800499c:	18cb      	adds	r3, r1, r3
 800499e:	3304      	adds	r3, #4
 80049a0:	1c02      	adds	r2, r0, #0
 80049a2:	801a      	strh	r2, [r3, #0]
		
		x_sum += filter->info[i].x;
 80049a4:	0020      	movs	r0, r4
 80049a6:	183b      	adds	r3, r7, r0
 80049a8:	781a      	ldrb	r2, [r3, #0]
 80049aa:	6879      	ldr	r1, [r7, #4]
 80049ac:	0013      	movs	r3, r2
 80049ae:	00db      	lsls	r3, r3, #3
 80049b0:	189b      	adds	r3, r3, r2
 80049b2:	005b      	lsls	r3, r3, #1
 80049b4:	5e5b      	ldrsh	r3, [r3, r1]
 80049b6:	b29a      	uxth	r2, r3
 80049b8:	210c      	movs	r1, #12
 80049ba:	187b      	adds	r3, r7, r1
 80049bc:	881b      	ldrh	r3, [r3, #0]
 80049be:	18d3      	adds	r3, r2, r3
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	187b      	adds	r3, r7, r1
 80049c4:	801a      	strh	r2, [r3, #0]
		y_sum += filter->info[i].y;
 80049c6:	183b      	adds	r3, r7, r0
 80049c8:	781a      	ldrb	r2, [r3, #0]
 80049ca:	6879      	ldr	r1, [r7, #4]
 80049cc:	0013      	movs	r3, r2
 80049ce:	00db      	lsls	r3, r3, #3
 80049d0:	189b      	adds	r3, r3, r2
 80049d2:	005b      	lsls	r3, r3, #1
 80049d4:	18cb      	adds	r3, r1, r3
 80049d6:	3302      	adds	r3, #2
 80049d8:	2200      	movs	r2, #0
 80049da:	5e9b      	ldrsh	r3, [r3, r2]
 80049dc:	b29a      	uxth	r2, r3
 80049de:	210a      	movs	r1, #10
 80049e0:	187b      	adds	r3, r7, r1
 80049e2:	881b      	ldrh	r3, [r3, #0]
 80049e4:	18d3      	adds	r3, r2, r3
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	187b      	adds	r3, r7, r1
 80049ea:	801a      	strh	r2, [r3, #0]
		z_sum += filter->info[i].z;
 80049ec:	183b      	adds	r3, r7, r0
 80049ee:	781a      	ldrb	r2, [r3, #0]
 80049f0:	6879      	ldr	r1, [r7, #4]
 80049f2:	0013      	movs	r3, r2
 80049f4:	00db      	lsls	r3, r3, #3
 80049f6:	189b      	adds	r3, r3, r2
 80049f8:	005b      	lsls	r3, r3, #1
 80049fa:	18cb      	adds	r3, r1, r3
 80049fc:	3304      	adds	r3, #4
 80049fe:	2200      	movs	r2, #0
 8004a00:	5e9b      	ldrsh	r3, [r3, r2]
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	2108      	movs	r1, #8
 8004a06:	187b      	adds	r3, r7, r1
 8004a08:	881b      	ldrh	r3, [r3, #0]
 8004a0a:	18d3      	adds	r3, r2, r3
 8004a0c:	b29a      	uxth	r2, r3
 8004a0e:	187b      	adds	r3, r7, r1
 8004a10:	801a      	strh	r2, [r3, #0]
		
		printf("acc_x:%d,  acc_y:%d,  acc_z:%d \n",filter->info[i].x,filter->info[i].y,filter->info[i].z);
 8004a12:	183b      	adds	r3, r7, r0
 8004a14:	781a      	ldrb	r2, [r3, #0]
 8004a16:	6879      	ldr	r1, [r7, #4]
 8004a18:	0013      	movs	r3, r2
 8004a1a:	00db      	lsls	r3, r3, #3
 8004a1c:	189b      	adds	r3, r3, r2
 8004a1e:	005b      	lsls	r3, r3, #1
 8004a20:	5e5b      	ldrsh	r3, [r3, r1]
 8004a22:	001c      	movs	r4, r3
 8004a24:	183b      	adds	r3, r7, r0
 8004a26:	781a      	ldrb	r2, [r3, #0]
 8004a28:	6879      	ldr	r1, [r7, #4]
 8004a2a:	0013      	movs	r3, r2
 8004a2c:	00db      	lsls	r3, r3, #3
 8004a2e:	189b      	adds	r3, r3, r2
 8004a30:	005b      	lsls	r3, r3, #1
 8004a32:	18cb      	adds	r3, r1, r3
 8004a34:	3302      	adds	r3, #2
 8004a36:	2200      	movs	r2, #0
 8004a38:	5e9b      	ldrsh	r3, [r3, r2]
 8004a3a:	001d      	movs	r5, r3
 8004a3c:	0006      	movs	r6, r0
 8004a3e:	183b      	adds	r3, r7, r0
 8004a40:	781a      	ldrb	r2, [r3, #0]
 8004a42:	6879      	ldr	r1, [r7, #4]
 8004a44:	0013      	movs	r3, r2
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	189b      	adds	r3, r3, r2
 8004a4a:	005b      	lsls	r3, r3, #1
 8004a4c:	18cb      	adds	r3, r1, r3
 8004a4e:	3304      	adds	r3, #4
 8004a50:	2200      	movs	r2, #0
 8004a52:	5e9b      	ldrsh	r3, [r3, r2]
 8004a54:	4821      	ldr	r0, [pc, #132]	; (8004adc <filter_calculate+0x1c8>)
 8004a56:	002a      	movs	r2, r5
 8004a58:	0021      	movs	r1, r4
 8004a5a:	f000 fb01 	bl	8005060 <iprintf>
	for (i=0; i<FILTER_CNT; i++) 
 8004a5e:	19bb      	adds	r3, r7, r6
 8004a60:	781a      	ldrb	r2, [r3, #0]
 8004a62:	19bb      	adds	r3, r7, r6
 8004a64:	3201      	adds	r2, #1
 8004a66:	701a      	strb	r2, [r3, #0]
 8004a68:	230f      	movs	r3, #15
 8004a6a:	18fb      	adds	r3, r7, r3
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	2b03      	cmp	r3, #3
 8004a70:	d800      	bhi.n	8004a74 <filter_calculate+0x160>
 8004a72:	e768      	b.n	8004946 <filter_calculate+0x32>
	}
	sample->x = x_sum / FILTER_CNT;
 8004a74:	230c      	movs	r3, #12
 8004a76:	18fb      	adds	r3, r7, r3
 8004a78:	2200      	movs	r2, #0
 8004a7a:	5e9b      	ldrsh	r3, [r3, r2]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	da00      	bge.n	8004a82 <filter_calculate+0x16e>
 8004a80:	3303      	adds	r3, #3
 8004a82:	109b      	asrs	r3, r3, #2
 8004a84:	b21a      	sxth	r2, r3
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	801a      	strh	r2, [r3, #0]
	sample->y = y_sum / FILTER_CNT;
 8004a8a:	230a      	movs	r3, #10
 8004a8c:	18fb      	adds	r3, r7, r3
 8004a8e:	2200      	movs	r2, #0
 8004a90:	5e9b      	ldrsh	r3, [r3, r2]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	da00      	bge.n	8004a98 <filter_calculate+0x184>
 8004a96:	3303      	adds	r3, #3
 8004a98:	109b      	asrs	r3, r3, #2
 8004a9a:	b21a      	sxth	r2, r3
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	805a      	strh	r2, [r3, #2]
	sample->z = z_sum / FILTER_CNT;	
 8004aa0:	2308      	movs	r3, #8
 8004aa2:	18fb      	adds	r3, r7, r3
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	5e9b      	ldrsh	r3, [r3, r2]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	da00      	bge.n	8004aae <filter_calculate+0x19a>
 8004aac:	3303      	adds	r3, #3
 8004aae:	109b      	asrs	r3, r3, #2
 8004ab0:	b21a      	sxth	r2, r3
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	809a      	strh	r2, [r3, #4]
	printf("\r\n acc_info.acc_x:%d, acc_info.acc_y:%d, acc_info.acc_z:%d \r\n",sample->x, sample->y, sample->z);
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	5e9b      	ldrsh	r3, [r3, r2]
 8004abc:	0019      	movs	r1, r3
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	2202      	movs	r2, #2
 8004ac2:	5e9b      	ldrsh	r3, [r3, r2]
 8004ac4:	001a      	movs	r2, r3
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2004      	movs	r0, #4
 8004aca:	5e1b      	ldrsh	r3, [r3, r0]
 8004acc:	4804      	ldr	r0, [pc, #16]	; (8004ae0 <filter_calculate+0x1cc>)
 8004ace:	f000 fac7 	bl	8005060 <iprintf>
}
 8004ad2:	46c0      	nop			; (mov r8, r8)
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	b005      	add	sp, #20
 8004ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ada:	46c0      	nop			; (mov r8, r8)
 8004adc:	080072e8 	.word	0x080072e8
 8004ae0:	0800730c 	.word	0x0800730c

08004ae4 <new_angle_calculate>:
param       :  axis_info_t *sample
return      :  void
Revision    : 
=============================================================== */
void new_angle_calculate(axis_info_t *sample)
{
 8004ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
	sample->new_angle_x = atan((short)sample->x/(short)sqrt(pow(sample->y, 2)+pow(sample->z, 2))) * DEGREE_CAL;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	5e9b      	ldrsh	r3, [r3, r2]
 8004af2:	603b      	str	r3, [r7, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2202      	movs	r2, #2
 8004af8:	5e9b      	ldrsh	r3, [r3, r2]
 8004afa:	0018      	movs	r0, r3
 8004afc:	f7fd fb36 	bl	800216c <__aeabi_i2d>
 8004b00:	2300      	movs	r3, #0
 8004b02:	2480      	movs	r4, #128	; 0x80
 8004b04:	05e4      	lsls	r4, r4, #23
 8004b06:	001a      	movs	r2, r3
 8004b08:	0023      	movs	r3, r4
 8004b0a:	f001 fb45 	bl	8006198 <pow>
 8004b0e:	0005      	movs	r5, r0
 8004b10:	000e      	movs	r6, r1
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2204      	movs	r2, #4
 8004b16:	5e9b      	ldrsh	r3, [r3, r2]
 8004b18:	0018      	movs	r0, r3
 8004b1a:	f7fd fb27 	bl	800216c <__aeabi_i2d>
 8004b1e:	2300      	movs	r3, #0
 8004b20:	2480      	movs	r4, #128	; 0x80
 8004b22:	05e4      	lsls	r4, r4, #23
 8004b24:	001a      	movs	r2, r3
 8004b26:	0023      	movs	r3, r4
 8004b28:	f001 fb36 	bl	8006198 <pow>
 8004b2c:	0003      	movs	r3, r0
 8004b2e:	000c      	movs	r4, r1
 8004b30:	001a      	movs	r2, r3
 8004b32:	0023      	movs	r3, r4
 8004b34:	0028      	movs	r0, r5
 8004b36:	0031      	movs	r1, r6
 8004b38:	f7fb fde6 	bl	8000708 <__aeabi_dadd>
 8004b3c:	0003      	movs	r3, r0
 8004b3e:	000c      	movs	r4, r1
 8004b40:	0018      	movs	r0, r3
 8004b42:	0021      	movs	r1, r4
 8004b44:	f001 fcbe 	bl	80064c4 <sqrt>
 8004b48:	0003      	movs	r3, r0
 8004b4a:	000c      	movs	r4, r1
 8004b4c:	0018      	movs	r0, r3
 8004b4e:	0021      	movs	r1, r4
 8004b50:	f7fd fad6 	bl	8002100 <__aeabi_d2iz>
 8004b54:	0003      	movs	r3, r0
 8004b56:	b21b      	sxth	r3, r3
 8004b58:	0019      	movs	r1, r3
 8004b5a:	6838      	ldr	r0, [r7, #0]
 8004b5c:	f7fb fb5e 	bl	800021c <__divsi3>
 8004b60:	0003      	movs	r3, r0
 8004b62:	0018      	movs	r0, r3
 8004b64:	f7fd fb02 	bl	800216c <__aeabi_i2d>
 8004b68:	0003      	movs	r3, r0
 8004b6a:	000c      	movs	r4, r1
 8004b6c:	0018      	movs	r0, r3
 8004b6e:	0021      	movs	r1, r4
 8004b70:	f001 f98e 	bl	8005e90 <atan>
 8004b74:	2200      	movs	r2, #0
 8004b76:	4b7a      	ldr	r3, [pc, #488]	; (8004d60 <new_angle_calculate+0x27c>)
 8004b78:	f7fc fcec 	bl	8001554 <__aeabi_dmul>
 8004b7c:	0003      	movs	r3, r0
 8004b7e:	000c      	movs	r4, r1
 8004b80:	0018      	movs	r0, r3
 8004b82:	0021      	movs	r1, r4
 8004b84:	4a77      	ldr	r2, [pc, #476]	; (8004d64 <new_angle_calculate+0x280>)
 8004b86:	4b78      	ldr	r3, [pc, #480]	; (8004d68 <new_angle_calculate+0x284>)
 8004b88:	f7fc f8da 	bl	8000d40 <__aeabi_ddiv>
 8004b8c:	0003      	movs	r3, r0
 8004b8e:	000c      	movs	r4, r1
 8004b90:	0018      	movs	r0, r3
 8004b92:	0021      	movs	r1, r4
 8004b94:	f7fd fab4 	bl	8002100 <__aeabi_d2iz>
 8004b98:	0003      	movs	r3, r0
 8004b9a:	b21a      	sxth	r2, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	80da      	strh	r2, [r3, #6]
	sample->new_angle_y = atan((short)sample->y/(short)sqrt(pow(sample->x, 2)+pow(sample->z, 2))) * DEGREE_CAL;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	5e9b      	ldrsh	r3, [r3, r2]
 8004ba6:	603b      	str	r3, [r7, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	5e9b      	ldrsh	r3, [r3, r2]
 8004bae:	0018      	movs	r0, r3
 8004bb0:	f7fd fadc 	bl	800216c <__aeabi_i2d>
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	2480      	movs	r4, #128	; 0x80
 8004bb8:	05e4      	lsls	r4, r4, #23
 8004bba:	001a      	movs	r2, r3
 8004bbc:	0023      	movs	r3, r4
 8004bbe:	f001 faeb 	bl	8006198 <pow>
 8004bc2:	0005      	movs	r5, r0
 8004bc4:	000e      	movs	r6, r1
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2204      	movs	r2, #4
 8004bca:	5e9b      	ldrsh	r3, [r3, r2]
 8004bcc:	0018      	movs	r0, r3
 8004bce:	f7fd facd 	bl	800216c <__aeabi_i2d>
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	2480      	movs	r4, #128	; 0x80
 8004bd6:	05e4      	lsls	r4, r4, #23
 8004bd8:	001a      	movs	r2, r3
 8004bda:	0023      	movs	r3, r4
 8004bdc:	f001 fadc 	bl	8006198 <pow>
 8004be0:	0003      	movs	r3, r0
 8004be2:	000c      	movs	r4, r1
 8004be4:	001a      	movs	r2, r3
 8004be6:	0023      	movs	r3, r4
 8004be8:	0028      	movs	r0, r5
 8004bea:	0031      	movs	r1, r6
 8004bec:	f7fb fd8c 	bl	8000708 <__aeabi_dadd>
 8004bf0:	0003      	movs	r3, r0
 8004bf2:	000c      	movs	r4, r1
 8004bf4:	0018      	movs	r0, r3
 8004bf6:	0021      	movs	r1, r4
 8004bf8:	f001 fc64 	bl	80064c4 <sqrt>
 8004bfc:	0003      	movs	r3, r0
 8004bfe:	000c      	movs	r4, r1
 8004c00:	0018      	movs	r0, r3
 8004c02:	0021      	movs	r1, r4
 8004c04:	f7fd fa7c 	bl	8002100 <__aeabi_d2iz>
 8004c08:	0003      	movs	r3, r0
 8004c0a:	b21b      	sxth	r3, r3
 8004c0c:	0019      	movs	r1, r3
 8004c0e:	6838      	ldr	r0, [r7, #0]
 8004c10:	f7fb fb04 	bl	800021c <__divsi3>
 8004c14:	0003      	movs	r3, r0
 8004c16:	0018      	movs	r0, r3
 8004c18:	f7fd faa8 	bl	800216c <__aeabi_i2d>
 8004c1c:	0003      	movs	r3, r0
 8004c1e:	000c      	movs	r4, r1
 8004c20:	0018      	movs	r0, r3
 8004c22:	0021      	movs	r1, r4
 8004c24:	f001 f934 	bl	8005e90 <atan>
 8004c28:	2200      	movs	r2, #0
 8004c2a:	4b4d      	ldr	r3, [pc, #308]	; (8004d60 <new_angle_calculate+0x27c>)
 8004c2c:	f7fc fc92 	bl	8001554 <__aeabi_dmul>
 8004c30:	0003      	movs	r3, r0
 8004c32:	000c      	movs	r4, r1
 8004c34:	0018      	movs	r0, r3
 8004c36:	0021      	movs	r1, r4
 8004c38:	4a4a      	ldr	r2, [pc, #296]	; (8004d64 <new_angle_calculate+0x280>)
 8004c3a:	4b4b      	ldr	r3, [pc, #300]	; (8004d68 <new_angle_calculate+0x284>)
 8004c3c:	f7fc f880 	bl	8000d40 <__aeabi_ddiv>
 8004c40:	0003      	movs	r3, r0
 8004c42:	000c      	movs	r4, r1
 8004c44:	0018      	movs	r0, r3
 8004c46:	0021      	movs	r1, r4
 8004c48:	f7fd fa5a 	bl	8002100 <__aeabi_d2iz>
 8004c4c:	0003      	movs	r3, r0
 8004c4e:	b21a      	sxth	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	811a      	strh	r2, [r3, #8]
	sample->new_angle_z = atan((short)sample->z/(short)sqrt(pow(sample->x, 2)+pow(sample->y, 2))) * DEGREE_CAL;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2204      	movs	r2, #4
 8004c58:	5e9b      	ldrsh	r3, [r3, r2]
 8004c5a:	603b      	str	r3, [r7, #0]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	5e9b      	ldrsh	r3, [r3, r2]
 8004c62:	0018      	movs	r0, r3
 8004c64:	f7fd fa82 	bl	800216c <__aeabi_i2d>
 8004c68:	2300      	movs	r3, #0
 8004c6a:	2480      	movs	r4, #128	; 0x80
 8004c6c:	05e4      	lsls	r4, r4, #23
 8004c6e:	001a      	movs	r2, r3
 8004c70:	0023      	movs	r3, r4
 8004c72:	f001 fa91 	bl	8006198 <pow>
 8004c76:	0005      	movs	r5, r0
 8004c78:	000e      	movs	r6, r1
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2202      	movs	r2, #2
 8004c7e:	5e9b      	ldrsh	r3, [r3, r2]
 8004c80:	0018      	movs	r0, r3
 8004c82:	f7fd fa73 	bl	800216c <__aeabi_i2d>
 8004c86:	2300      	movs	r3, #0
 8004c88:	2480      	movs	r4, #128	; 0x80
 8004c8a:	05e4      	lsls	r4, r4, #23
 8004c8c:	001a      	movs	r2, r3
 8004c8e:	0023      	movs	r3, r4
 8004c90:	f001 fa82 	bl	8006198 <pow>
 8004c94:	0003      	movs	r3, r0
 8004c96:	000c      	movs	r4, r1
 8004c98:	001a      	movs	r2, r3
 8004c9a:	0023      	movs	r3, r4
 8004c9c:	0028      	movs	r0, r5
 8004c9e:	0031      	movs	r1, r6
 8004ca0:	f7fb fd32 	bl	8000708 <__aeabi_dadd>
 8004ca4:	0003      	movs	r3, r0
 8004ca6:	000c      	movs	r4, r1
 8004ca8:	0018      	movs	r0, r3
 8004caa:	0021      	movs	r1, r4
 8004cac:	f001 fc0a 	bl	80064c4 <sqrt>
 8004cb0:	0003      	movs	r3, r0
 8004cb2:	000c      	movs	r4, r1
 8004cb4:	0018      	movs	r0, r3
 8004cb6:	0021      	movs	r1, r4
 8004cb8:	f7fd fa22 	bl	8002100 <__aeabi_d2iz>
 8004cbc:	0003      	movs	r3, r0
 8004cbe:	b21b      	sxth	r3, r3
 8004cc0:	0019      	movs	r1, r3
 8004cc2:	6838      	ldr	r0, [r7, #0]
 8004cc4:	f7fb faaa 	bl	800021c <__divsi3>
 8004cc8:	0003      	movs	r3, r0
 8004cca:	0018      	movs	r0, r3
 8004ccc:	f7fd fa4e 	bl	800216c <__aeabi_i2d>
 8004cd0:	0003      	movs	r3, r0
 8004cd2:	000c      	movs	r4, r1
 8004cd4:	0018      	movs	r0, r3
 8004cd6:	0021      	movs	r1, r4
 8004cd8:	f001 f8da 	bl	8005e90 <atan>
 8004cdc:	2200      	movs	r2, #0
 8004cde:	4b20      	ldr	r3, [pc, #128]	; (8004d60 <new_angle_calculate+0x27c>)
 8004ce0:	f7fc fc38 	bl	8001554 <__aeabi_dmul>
 8004ce4:	0003      	movs	r3, r0
 8004ce6:	000c      	movs	r4, r1
 8004ce8:	0018      	movs	r0, r3
 8004cea:	0021      	movs	r1, r4
 8004cec:	4a1d      	ldr	r2, [pc, #116]	; (8004d64 <new_angle_calculate+0x280>)
 8004cee:	4b1e      	ldr	r3, [pc, #120]	; (8004d68 <new_angle_calculate+0x284>)
 8004cf0:	f7fc f826 	bl	8000d40 <__aeabi_ddiv>
 8004cf4:	0003      	movs	r3, r0
 8004cf6:	000c      	movs	r4, r1
 8004cf8:	0018      	movs	r0, r3
 8004cfa:	0021      	movs	r1, r4
 8004cfc:	f7fd fa00 	bl	8002100 <__aeabi_d2iz>
 8004d00:	0003      	movs	r3, r0
 8004d02:	b21a      	sxth	r2, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	815a      	strh	r2, [r3, #10]
	if (sample->new_angle_z < 0)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	220a      	movs	r2, #10
 8004d0c:	5e9b      	ldrsh	r3, [r3, r2]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	da13      	bge.n	8004d3a <new_angle_calculate+0x256>
	{
		sample->new_angle_x = 180-sample->new_angle_x;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2206      	movs	r2, #6
 8004d16:	5e9b      	ldrsh	r3, [r3, r2]
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	22b4      	movs	r2, #180	; 0xb4
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	b21a      	sxth	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	80da      	strh	r2, [r3, #6]
		sample->new_angle_y = 180-sample->new_angle_y;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2208      	movs	r2, #8
 8004d2a:	5e9b      	ldrsh	r3, [r3, r2]
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	22b4      	movs	r2, #180	; 0xb4
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	b21a      	sxth	r2, r3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	811a      	strh	r2, [r3, #8]
	}
	printf("sample->new_angle_x:%d, sample->new_angle_y:%d, sample->new_angle_z:%d \r\n",sample->new_angle_x, sample->new_angle_y, sample->new_angle_z);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2206      	movs	r2, #6
 8004d3e:	5e9b      	ldrsh	r3, [r3, r2]
 8004d40:	0019      	movs	r1, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2208      	movs	r2, #8
 8004d46:	5e9b      	ldrsh	r3, [r3, r2]
 8004d48:	001a      	movs	r2, r3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	200a      	movs	r0, #10
 8004d4e:	5e1b      	ldrsh	r3, [r3, r0]
 8004d50:	4806      	ldr	r0, [pc, #24]	; (8004d6c <new_angle_calculate+0x288>)
 8004d52:	f000 f985 	bl	8005060 <iprintf>
}
 8004d56:	46c0      	nop			; (mov r8, r8)
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	b003      	add	sp, #12
 8004d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d5e:	46c0      	nop			; (mov r8, r8)
 8004d60:	40668000 	.word	0x40668000
 8004d64:	2e48e8a7 	.word	0x2e48e8a7
 8004d68:	400921ff 	.word	0x400921ff
 8004d6c:	0800734c 	.word	0x0800734c

08004d70 <old_angle_calculate>:
param       :  axis_info_t *sample
return      :  void
Revision    : 
=============================================================== */
void old_angle_calculate(axis_info_t *sample)
{
 8004d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d72:	b083      	sub	sp, #12
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
	sample->old_angle_x = atan((short)sample->x/(short)sqrt(pow(sample->y, 2)+pow(sample->z, 2))) * DEGREE_CAL;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	5e9b      	ldrsh	r3, [r3, r2]
 8004d7e:	603b      	str	r3, [r7, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2202      	movs	r2, #2
 8004d84:	5e9b      	ldrsh	r3, [r3, r2]
 8004d86:	0018      	movs	r0, r3
 8004d88:	f7fd f9f0 	bl	800216c <__aeabi_i2d>
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	2480      	movs	r4, #128	; 0x80
 8004d90:	05e4      	lsls	r4, r4, #23
 8004d92:	001a      	movs	r2, r3
 8004d94:	0023      	movs	r3, r4
 8004d96:	f001 f9ff 	bl	8006198 <pow>
 8004d9a:	0005      	movs	r5, r0
 8004d9c:	000e      	movs	r6, r1
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2204      	movs	r2, #4
 8004da2:	5e9b      	ldrsh	r3, [r3, r2]
 8004da4:	0018      	movs	r0, r3
 8004da6:	f7fd f9e1 	bl	800216c <__aeabi_i2d>
 8004daa:	2300      	movs	r3, #0
 8004dac:	2480      	movs	r4, #128	; 0x80
 8004dae:	05e4      	lsls	r4, r4, #23
 8004db0:	001a      	movs	r2, r3
 8004db2:	0023      	movs	r3, r4
 8004db4:	f001 f9f0 	bl	8006198 <pow>
 8004db8:	0003      	movs	r3, r0
 8004dba:	000c      	movs	r4, r1
 8004dbc:	001a      	movs	r2, r3
 8004dbe:	0023      	movs	r3, r4
 8004dc0:	0028      	movs	r0, r5
 8004dc2:	0031      	movs	r1, r6
 8004dc4:	f7fb fca0 	bl	8000708 <__aeabi_dadd>
 8004dc8:	0003      	movs	r3, r0
 8004dca:	000c      	movs	r4, r1
 8004dcc:	0018      	movs	r0, r3
 8004dce:	0021      	movs	r1, r4
 8004dd0:	f001 fb78 	bl	80064c4 <sqrt>
 8004dd4:	0003      	movs	r3, r0
 8004dd6:	000c      	movs	r4, r1
 8004dd8:	0018      	movs	r0, r3
 8004dda:	0021      	movs	r1, r4
 8004ddc:	f7fd f990 	bl	8002100 <__aeabi_d2iz>
 8004de0:	0003      	movs	r3, r0
 8004de2:	b21b      	sxth	r3, r3
 8004de4:	0019      	movs	r1, r3
 8004de6:	6838      	ldr	r0, [r7, #0]
 8004de8:	f7fb fa18 	bl	800021c <__divsi3>
 8004dec:	0003      	movs	r3, r0
 8004dee:	0018      	movs	r0, r3
 8004df0:	f7fd f9bc 	bl	800216c <__aeabi_i2d>
 8004df4:	0003      	movs	r3, r0
 8004df6:	000c      	movs	r4, r1
 8004df8:	0018      	movs	r0, r3
 8004dfa:	0021      	movs	r1, r4
 8004dfc:	f001 f848 	bl	8005e90 <atan>
 8004e00:	2200      	movs	r2, #0
 8004e02:	4b7a      	ldr	r3, [pc, #488]	; (8004fec <old_angle_calculate+0x27c>)
 8004e04:	f7fc fba6 	bl	8001554 <__aeabi_dmul>
 8004e08:	0003      	movs	r3, r0
 8004e0a:	000c      	movs	r4, r1
 8004e0c:	0018      	movs	r0, r3
 8004e0e:	0021      	movs	r1, r4
 8004e10:	4a77      	ldr	r2, [pc, #476]	; (8004ff0 <old_angle_calculate+0x280>)
 8004e12:	4b78      	ldr	r3, [pc, #480]	; (8004ff4 <old_angle_calculate+0x284>)
 8004e14:	f7fb ff94 	bl	8000d40 <__aeabi_ddiv>
 8004e18:	0003      	movs	r3, r0
 8004e1a:	000c      	movs	r4, r1
 8004e1c:	0018      	movs	r0, r3
 8004e1e:	0021      	movs	r1, r4
 8004e20:	f7fd f96e 	bl	8002100 <__aeabi_d2iz>
 8004e24:	0003      	movs	r3, r0
 8004e26:	b21a      	sxth	r2, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	819a      	strh	r2, [r3, #12]
	sample->old_angle_y = atan((short)sample->y/(short)sqrt(pow(sample->x, 2)+pow(sample->z, 2))) * DEGREE_CAL;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2202      	movs	r2, #2
 8004e30:	5e9b      	ldrsh	r3, [r3, r2]
 8004e32:	603b      	str	r3, [r7, #0]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2200      	movs	r2, #0
 8004e38:	5e9b      	ldrsh	r3, [r3, r2]
 8004e3a:	0018      	movs	r0, r3
 8004e3c:	f7fd f996 	bl	800216c <__aeabi_i2d>
 8004e40:	2300      	movs	r3, #0
 8004e42:	2480      	movs	r4, #128	; 0x80
 8004e44:	05e4      	lsls	r4, r4, #23
 8004e46:	001a      	movs	r2, r3
 8004e48:	0023      	movs	r3, r4
 8004e4a:	f001 f9a5 	bl	8006198 <pow>
 8004e4e:	0005      	movs	r5, r0
 8004e50:	000e      	movs	r6, r1
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2204      	movs	r2, #4
 8004e56:	5e9b      	ldrsh	r3, [r3, r2]
 8004e58:	0018      	movs	r0, r3
 8004e5a:	f7fd f987 	bl	800216c <__aeabi_i2d>
 8004e5e:	2300      	movs	r3, #0
 8004e60:	2480      	movs	r4, #128	; 0x80
 8004e62:	05e4      	lsls	r4, r4, #23
 8004e64:	001a      	movs	r2, r3
 8004e66:	0023      	movs	r3, r4
 8004e68:	f001 f996 	bl	8006198 <pow>
 8004e6c:	0003      	movs	r3, r0
 8004e6e:	000c      	movs	r4, r1
 8004e70:	001a      	movs	r2, r3
 8004e72:	0023      	movs	r3, r4
 8004e74:	0028      	movs	r0, r5
 8004e76:	0031      	movs	r1, r6
 8004e78:	f7fb fc46 	bl	8000708 <__aeabi_dadd>
 8004e7c:	0003      	movs	r3, r0
 8004e7e:	000c      	movs	r4, r1
 8004e80:	0018      	movs	r0, r3
 8004e82:	0021      	movs	r1, r4
 8004e84:	f001 fb1e 	bl	80064c4 <sqrt>
 8004e88:	0003      	movs	r3, r0
 8004e8a:	000c      	movs	r4, r1
 8004e8c:	0018      	movs	r0, r3
 8004e8e:	0021      	movs	r1, r4
 8004e90:	f7fd f936 	bl	8002100 <__aeabi_d2iz>
 8004e94:	0003      	movs	r3, r0
 8004e96:	b21b      	sxth	r3, r3
 8004e98:	0019      	movs	r1, r3
 8004e9a:	6838      	ldr	r0, [r7, #0]
 8004e9c:	f7fb f9be 	bl	800021c <__divsi3>
 8004ea0:	0003      	movs	r3, r0
 8004ea2:	0018      	movs	r0, r3
 8004ea4:	f7fd f962 	bl	800216c <__aeabi_i2d>
 8004ea8:	0003      	movs	r3, r0
 8004eaa:	000c      	movs	r4, r1
 8004eac:	0018      	movs	r0, r3
 8004eae:	0021      	movs	r1, r4
 8004eb0:	f000 ffee 	bl	8005e90 <atan>
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	4b4d      	ldr	r3, [pc, #308]	; (8004fec <old_angle_calculate+0x27c>)
 8004eb8:	f7fc fb4c 	bl	8001554 <__aeabi_dmul>
 8004ebc:	0003      	movs	r3, r0
 8004ebe:	000c      	movs	r4, r1
 8004ec0:	0018      	movs	r0, r3
 8004ec2:	0021      	movs	r1, r4
 8004ec4:	4a4a      	ldr	r2, [pc, #296]	; (8004ff0 <old_angle_calculate+0x280>)
 8004ec6:	4b4b      	ldr	r3, [pc, #300]	; (8004ff4 <old_angle_calculate+0x284>)
 8004ec8:	f7fb ff3a 	bl	8000d40 <__aeabi_ddiv>
 8004ecc:	0003      	movs	r3, r0
 8004ece:	000c      	movs	r4, r1
 8004ed0:	0018      	movs	r0, r3
 8004ed2:	0021      	movs	r1, r4
 8004ed4:	f7fd f914 	bl	8002100 <__aeabi_d2iz>
 8004ed8:	0003      	movs	r3, r0
 8004eda:	b21a      	sxth	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	81da      	strh	r2, [r3, #14]
	sample->old_angle_z = atan((short)sample->z/(short)sqrt(pow(sample->x, 2)+pow(sample->y, 2))) * DEGREE_CAL;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2204      	movs	r2, #4
 8004ee4:	5e9b      	ldrsh	r3, [r3, r2]
 8004ee6:	603b      	str	r3, [r7, #0]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	5e9b      	ldrsh	r3, [r3, r2]
 8004eee:	0018      	movs	r0, r3
 8004ef0:	f7fd f93c 	bl	800216c <__aeabi_i2d>
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	2480      	movs	r4, #128	; 0x80
 8004ef8:	05e4      	lsls	r4, r4, #23
 8004efa:	001a      	movs	r2, r3
 8004efc:	0023      	movs	r3, r4
 8004efe:	f001 f94b 	bl	8006198 <pow>
 8004f02:	0005      	movs	r5, r0
 8004f04:	000e      	movs	r6, r1
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2202      	movs	r2, #2
 8004f0a:	5e9b      	ldrsh	r3, [r3, r2]
 8004f0c:	0018      	movs	r0, r3
 8004f0e:	f7fd f92d 	bl	800216c <__aeabi_i2d>
 8004f12:	2300      	movs	r3, #0
 8004f14:	2480      	movs	r4, #128	; 0x80
 8004f16:	05e4      	lsls	r4, r4, #23
 8004f18:	001a      	movs	r2, r3
 8004f1a:	0023      	movs	r3, r4
 8004f1c:	f001 f93c 	bl	8006198 <pow>
 8004f20:	0003      	movs	r3, r0
 8004f22:	000c      	movs	r4, r1
 8004f24:	001a      	movs	r2, r3
 8004f26:	0023      	movs	r3, r4
 8004f28:	0028      	movs	r0, r5
 8004f2a:	0031      	movs	r1, r6
 8004f2c:	f7fb fbec 	bl	8000708 <__aeabi_dadd>
 8004f30:	0003      	movs	r3, r0
 8004f32:	000c      	movs	r4, r1
 8004f34:	0018      	movs	r0, r3
 8004f36:	0021      	movs	r1, r4
 8004f38:	f001 fac4 	bl	80064c4 <sqrt>
 8004f3c:	0003      	movs	r3, r0
 8004f3e:	000c      	movs	r4, r1
 8004f40:	0018      	movs	r0, r3
 8004f42:	0021      	movs	r1, r4
 8004f44:	f7fd f8dc 	bl	8002100 <__aeabi_d2iz>
 8004f48:	0003      	movs	r3, r0
 8004f4a:	b21b      	sxth	r3, r3
 8004f4c:	0019      	movs	r1, r3
 8004f4e:	6838      	ldr	r0, [r7, #0]
 8004f50:	f7fb f964 	bl	800021c <__divsi3>
 8004f54:	0003      	movs	r3, r0
 8004f56:	0018      	movs	r0, r3
 8004f58:	f7fd f908 	bl	800216c <__aeabi_i2d>
 8004f5c:	0003      	movs	r3, r0
 8004f5e:	000c      	movs	r4, r1
 8004f60:	0018      	movs	r0, r3
 8004f62:	0021      	movs	r1, r4
 8004f64:	f000 ff94 	bl	8005e90 <atan>
 8004f68:	2200      	movs	r2, #0
 8004f6a:	4b20      	ldr	r3, [pc, #128]	; (8004fec <old_angle_calculate+0x27c>)
 8004f6c:	f7fc faf2 	bl	8001554 <__aeabi_dmul>
 8004f70:	0003      	movs	r3, r0
 8004f72:	000c      	movs	r4, r1
 8004f74:	0018      	movs	r0, r3
 8004f76:	0021      	movs	r1, r4
 8004f78:	4a1d      	ldr	r2, [pc, #116]	; (8004ff0 <old_angle_calculate+0x280>)
 8004f7a:	4b1e      	ldr	r3, [pc, #120]	; (8004ff4 <old_angle_calculate+0x284>)
 8004f7c:	f7fb fee0 	bl	8000d40 <__aeabi_ddiv>
 8004f80:	0003      	movs	r3, r0
 8004f82:	000c      	movs	r4, r1
 8004f84:	0018      	movs	r0, r3
 8004f86:	0021      	movs	r1, r4
 8004f88:	f7fd f8ba 	bl	8002100 <__aeabi_d2iz>
 8004f8c:	0003      	movs	r3, r0
 8004f8e:	b21a      	sxth	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	821a      	strh	r2, [r3, #16]
	if (sample->old_angle_z < 0)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2210      	movs	r2, #16
 8004f98:	5e9b      	ldrsh	r3, [r3, r2]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	da13      	bge.n	8004fc6 <old_angle_calculate+0x256>
	{
		sample->old_angle_x = 180-sample->old_angle_x;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	220c      	movs	r2, #12
 8004fa2:	5e9b      	ldrsh	r3, [r3, r2]
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	22b4      	movs	r2, #180	; 0xb4
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	b21a      	sxth	r2, r3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	819a      	strh	r2, [r3, #12]
		sample->old_angle_y = 180-sample->old_angle_y;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	220e      	movs	r2, #14
 8004fb6:	5e9b      	ldrsh	r3, [r3, r2]
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	22b4      	movs	r2, #180	; 0xb4
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	b21a      	sxth	r2, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	81da      	strh	r2, [r3, #14]
	}
	printf("sample->old_angle_x:%d, sample->old_angle_y:%d, sample->old_angle_z:%d \r\n",sample->old_angle_x, sample->old_angle_y, sample->old_angle_z);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	220c      	movs	r2, #12
 8004fca:	5e9b      	ldrsh	r3, [r3, r2]
 8004fcc:	0019      	movs	r1, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	220e      	movs	r2, #14
 8004fd2:	5e9b      	ldrsh	r3, [r3, r2]
 8004fd4:	001a      	movs	r2, r3
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2010      	movs	r0, #16
 8004fda:	5e1b      	ldrsh	r3, [r3, r0]
 8004fdc:	4806      	ldr	r0, [pc, #24]	; (8004ff8 <old_angle_calculate+0x288>)
 8004fde:	f000 f83f 	bl	8005060 <iprintf>
}
 8004fe2:	46c0      	nop			; (mov r8, r8)
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	b003      	add	sp, #12
 8004fe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fea:	46c0      	nop			; (mov r8, r8)
 8004fec:	40668000 	.word	0x40668000
 8004ff0:	2e48e8a7 	.word	0x2e48e8a7
 8004ff4:	400921ff 	.word	0x400921ff
 8004ff8:	08007398 	.word	0x08007398

08004ffc <__errno>:
 8004ffc:	4b01      	ldr	r3, [pc, #4]	; (8005004 <__errno+0x8>)
 8004ffe:	6818      	ldr	r0, [r3, #0]
 8005000:	4770      	bx	lr
 8005002:	46c0      	nop			; (mov r8, r8)
 8005004:	20000004 	.word	0x20000004

08005008 <__libc_init_array>:
 8005008:	b570      	push	{r4, r5, r6, lr}
 800500a:	2600      	movs	r6, #0
 800500c:	4d0c      	ldr	r5, [pc, #48]	; (8005040 <__libc_init_array+0x38>)
 800500e:	4c0d      	ldr	r4, [pc, #52]	; (8005044 <__libc_init_array+0x3c>)
 8005010:	1b64      	subs	r4, r4, r5
 8005012:	10a4      	asrs	r4, r4, #2
 8005014:	42a6      	cmp	r6, r4
 8005016:	d109      	bne.n	800502c <__libc_init_array+0x24>
 8005018:	2600      	movs	r6, #0
 800501a:	f002 f959 	bl	80072d0 <_init>
 800501e:	4d0a      	ldr	r5, [pc, #40]	; (8005048 <__libc_init_array+0x40>)
 8005020:	4c0a      	ldr	r4, [pc, #40]	; (800504c <__libc_init_array+0x44>)
 8005022:	1b64      	subs	r4, r4, r5
 8005024:	10a4      	asrs	r4, r4, #2
 8005026:	42a6      	cmp	r6, r4
 8005028:	d105      	bne.n	8005036 <__libc_init_array+0x2e>
 800502a:	bd70      	pop	{r4, r5, r6, pc}
 800502c:	00b3      	lsls	r3, r6, #2
 800502e:	58eb      	ldr	r3, [r5, r3]
 8005030:	4798      	blx	r3
 8005032:	3601      	adds	r6, #1
 8005034:	e7ee      	b.n	8005014 <__libc_init_array+0xc>
 8005036:	00b3      	lsls	r3, r6, #2
 8005038:	58eb      	ldr	r3, [r5, r3]
 800503a:	4798      	blx	r3
 800503c:	3601      	adds	r6, #1
 800503e:	e7f2      	b.n	8005026 <__libc_init_array+0x1e>
 8005040:	08007600 	.word	0x08007600
 8005044:	08007600 	.word	0x08007600
 8005048:	08007600 	.word	0x08007600
 800504c:	08007604 	.word	0x08007604

08005050 <memset>:
 8005050:	0003      	movs	r3, r0
 8005052:	1812      	adds	r2, r2, r0
 8005054:	4293      	cmp	r3, r2
 8005056:	d100      	bne.n	800505a <memset+0xa>
 8005058:	4770      	bx	lr
 800505a:	7019      	strb	r1, [r3, #0]
 800505c:	3301      	adds	r3, #1
 800505e:	e7f9      	b.n	8005054 <memset+0x4>

08005060 <iprintf>:
 8005060:	b40f      	push	{r0, r1, r2, r3}
 8005062:	4b0b      	ldr	r3, [pc, #44]	; (8005090 <iprintf+0x30>)
 8005064:	b513      	push	{r0, r1, r4, lr}
 8005066:	681c      	ldr	r4, [r3, #0]
 8005068:	2c00      	cmp	r4, #0
 800506a:	d005      	beq.n	8005078 <iprintf+0x18>
 800506c:	69a3      	ldr	r3, [r4, #24]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d102      	bne.n	8005078 <iprintf+0x18>
 8005072:	0020      	movs	r0, r4
 8005074:	f000 f850 	bl	8005118 <__sinit>
 8005078:	ab05      	add	r3, sp, #20
 800507a:	9a04      	ldr	r2, [sp, #16]
 800507c:	68a1      	ldr	r1, [r4, #8]
 800507e:	0020      	movs	r0, r4
 8005080:	9301      	str	r3, [sp, #4]
 8005082:	f000 f963 	bl	800534c <_vfiprintf_r>
 8005086:	bc16      	pop	{r1, r2, r4}
 8005088:	bc08      	pop	{r3}
 800508a:	b004      	add	sp, #16
 800508c:	4718      	bx	r3
 800508e:	46c0      	nop			; (mov r8, r8)
 8005090:	20000004 	.word	0x20000004

08005094 <std>:
 8005094:	2300      	movs	r3, #0
 8005096:	b510      	push	{r4, lr}
 8005098:	0004      	movs	r4, r0
 800509a:	6003      	str	r3, [r0, #0]
 800509c:	6043      	str	r3, [r0, #4]
 800509e:	6083      	str	r3, [r0, #8]
 80050a0:	8181      	strh	r1, [r0, #12]
 80050a2:	6643      	str	r3, [r0, #100]	; 0x64
 80050a4:	81c2      	strh	r2, [r0, #14]
 80050a6:	6103      	str	r3, [r0, #16]
 80050a8:	6143      	str	r3, [r0, #20]
 80050aa:	6183      	str	r3, [r0, #24]
 80050ac:	0019      	movs	r1, r3
 80050ae:	2208      	movs	r2, #8
 80050b0:	305c      	adds	r0, #92	; 0x5c
 80050b2:	f7ff ffcd 	bl	8005050 <memset>
 80050b6:	4b05      	ldr	r3, [pc, #20]	; (80050cc <std+0x38>)
 80050b8:	6224      	str	r4, [r4, #32]
 80050ba:	6263      	str	r3, [r4, #36]	; 0x24
 80050bc:	4b04      	ldr	r3, [pc, #16]	; (80050d0 <std+0x3c>)
 80050be:	62a3      	str	r3, [r4, #40]	; 0x28
 80050c0:	4b04      	ldr	r3, [pc, #16]	; (80050d4 <std+0x40>)
 80050c2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80050c4:	4b04      	ldr	r3, [pc, #16]	; (80050d8 <std+0x44>)
 80050c6:	6323      	str	r3, [r4, #48]	; 0x30
 80050c8:	bd10      	pop	{r4, pc}
 80050ca:	46c0      	nop			; (mov r8, r8)
 80050cc:	08005889 	.word	0x08005889
 80050d0:	080058b1 	.word	0x080058b1
 80050d4:	080058e9 	.word	0x080058e9
 80050d8:	08005915 	.word	0x08005915

080050dc <_cleanup_r>:
 80050dc:	b510      	push	{r4, lr}
 80050de:	4902      	ldr	r1, [pc, #8]	; (80050e8 <_cleanup_r+0xc>)
 80050e0:	f000 f88c 	bl	80051fc <_fwalk_reent>
 80050e4:	bd10      	pop	{r4, pc}
 80050e6:	46c0      	nop			; (mov r8, r8)
 80050e8:	08005c19 	.word	0x08005c19

080050ec <__sfmoreglue>:
 80050ec:	b570      	push	{r4, r5, r6, lr}
 80050ee:	2568      	movs	r5, #104	; 0x68
 80050f0:	1e4a      	subs	r2, r1, #1
 80050f2:	4355      	muls	r5, r2
 80050f4:	000e      	movs	r6, r1
 80050f6:	0029      	movs	r1, r5
 80050f8:	3174      	adds	r1, #116	; 0x74
 80050fa:	f000 f8a1 	bl	8005240 <_malloc_r>
 80050fe:	1e04      	subs	r4, r0, #0
 8005100:	d008      	beq.n	8005114 <__sfmoreglue+0x28>
 8005102:	2100      	movs	r1, #0
 8005104:	002a      	movs	r2, r5
 8005106:	6001      	str	r1, [r0, #0]
 8005108:	6046      	str	r6, [r0, #4]
 800510a:	300c      	adds	r0, #12
 800510c:	60a0      	str	r0, [r4, #8]
 800510e:	3268      	adds	r2, #104	; 0x68
 8005110:	f7ff ff9e 	bl	8005050 <memset>
 8005114:	0020      	movs	r0, r4
 8005116:	bd70      	pop	{r4, r5, r6, pc}

08005118 <__sinit>:
 8005118:	6983      	ldr	r3, [r0, #24]
 800511a:	b513      	push	{r0, r1, r4, lr}
 800511c:	0004      	movs	r4, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d128      	bne.n	8005174 <__sinit+0x5c>
 8005122:	6483      	str	r3, [r0, #72]	; 0x48
 8005124:	64c3      	str	r3, [r0, #76]	; 0x4c
 8005126:	6503      	str	r3, [r0, #80]	; 0x50
 8005128:	4b13      	ldr	r3, [pc, #76]	; (8005178 <__sinit+0x60>)
 800512a:	4a14      	ldr	r2, [pc, #80]	; (800517c <__sinit+0x64>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	6282      	str	r2, [r0, #40]	; 0x28
 8005130:	9301      	str	r3, [sp, #4]
 8005132:	4298      	cmp	r0, r3
 8005134:	d101      	bne.n	800513a <__sinit+0x22>
 8005136:	2301      	movs	r3, #1
 8005138:	6183      	str	r3, [r0, #24]
 800513a:	0020      	movs	r0, r4
 800513c:	f000 f820 	bl	8005180 <__sfp>
 8005140:	6060      	str	r0, [r4, #4]
 8005142:	0020      	movs	r0, r4
 8005144:	f000 f81c 	bl	8005180 <__sfp>
 8005148:	60a0      	str	r0, [r4, #8]
 800514a:	0020      	movs	r0, r4
 800514c:	f000 f818 	bl	8005180 <__sfp>
 8005150:	2200      	movs	r2, #0
 8005152:	60e0      	str	r0, [r4, #12]
 8005154:	2104      	movs	r1, #4
 8005156:	6860      	ldr	r0, [r4, #4]
 8005158:	f7ff ff9c 	bl	8005094 <std>
 800515c:	2201      	movs	r2, #1
 800515e:	2109      	movs	r1, #9
 8005160:	68a0      	ldr	r0, [r4, #8]
 8005162:	f7ff ff97 	bl	8005094 <std>
 8005166:	2202      	movs	r2, #2
 8005168:	2112      	movs	r1, #18
 800516a:	68e0      	ldr	r0, [r4, #12]
 800516c:	f7ff ff92 	bl	8005094 <std>
 8005170:	2301      	movs	r3, #1
 8005172:	61a3      	str	r3, [r4, #24]
 8005174:	bd13      	pop	{r0, r1, r4, pc}
 8005176:	46c0      	nop			; (mov r8, r8)
 8005178:	080074d0 	.word	0x080074d0
 800517c:	080050dd 	.word	0x080050dd

08005180 <__sfp>:
 8005180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005182:	4b1c      	ldr	r3, [pc, #112]	; (80051f4 <__sfp+0x74>)
 8005184:	0007      	movs	r7, r0
 8005186:	681e      	ldr	r6, [r3, #0]
 8005188:	69b3      	ldr	r3, [r6, #24]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d102      	bne.n	8005194 <__sfp+0x14>
 800518e:	0030      	movs	r0, r6
 8005190:	f7ff ffc2 	bl	8005118 <__sinit>
 8005194:	3648      	adds	r6, #72	; 0x48
 8005196:	68b4      	ldr	r4, [r6, #8]
 8005198:	6873      	ldr	r3, [r6, #4]
 800519a:	3b01      	subs	r3, #1
 800519c:	d504      	bpl.n	80051a8 <__sfp+0x28>
 800519e:	6833      	ldr	r3, [r6, #0]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d007      	beq.n	80051b4 <__sfp+0x34>
 80051a4:	6836      	ldr	r6, [r6, #0]
 80051a6:	e7f6      	b.n	8005196 <__sfp+0x16>
 80051a8:	220c      	movs	r2, #12
 80051aa:	5ea5      	ldrsh	r5, [r4, r2]
 80051ac:	2d00      	cmp	r5, #0
 80051ae:	d00d      	beq.n	80051cc <__sfp+0x4c>
 80051b0:	3468      	adds	r4, #104	; 0x68
 80051b2:	e7f2      	b.n	800519a <__sfp+0x1a>
 80051b4:	2104      	movs	r1, #4
 80051b6:	0038      	movs	r0, r7
 80051b8:	f7ff ff98 	bl	80050ec <__sfmoreglue>
 80051bc:	6030      	str	r0, [r6, #0]
 80051be:	2800      	cmp	r0, #0
 80051c0:	d1f0      	bne.n	80051a4 <__sfp+0x24>
 80051c2:	230c      	movs	r3, #12
 80051c4:	0004      	movs	r4, r0
 80051c6:	603b      	str	r3, [r7, #0]
 80051c8:	0020      	movs	r0, r4
 80051ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051cc:	0020      	movs	r0, r4
 80051ce:	4b0a      	ldr	r3, [pc, #40]	; (80051f8 <__sfp+0x78>)
 80051d0:	6665      	str	r5, [r4, #100]	; 0x64
 80051d2:	6025      	str	r5, [r4, #0]
 80051d4:	6065      	str	r5, [r4, #4]
 80051d6:	60a5      	str	r5, [r4, #8]
 80051d8:	60e3      	str	r3, [r4, #12]
 80051da:	6125      	str	r5, [r4, #16]
 80051dc:	6165      	str	r5, [r4, #20]
 80051de:	61a5      	str	r5, [r4, #24]
 80051e0:	2208      	movs	r2, #8
 80051e2:	0029      	movs	r1, r5
 80051e4:	305c      	adds	r0, #92	; 0x5c
 80051e6:	f7ff ff33 	bl	8005050 <memset>
 80051ea:	6365      	str	r5, [r4, #52]	; 0x34
 80051ec:	63a5      	str	r5, [r4, #56]	; 0x38
 80051ee:	64a5      	str	r5, [r4, #72]	; 0x48
 80051f0:	64e5      	str	r5, [r4, #76]	; 0x4c
 80051f2:	e7e9      	b.n	80051c8 <__sfp+0x48>
 80051f4:	080074d0 	.word	0x080074d0
 80051f8:	ffff0001 	.word	0xffff0001

080051fc <_fwalk_reent>:
 80051fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051fe:	0004      	movs	r4, r0
 8005200:	0007      	movs	r7, r0
 8005202:	2600      	movs	r6, #0
 8005204:	9101      	str	r1, [sp, #4]
 8005206:	3448      	adds	r4, #72	; 0x48
 8005208:	2c00      	cmp	r4, #0
 800520a:	d101      	bne.n	8005210 <_fwalk_reent+0x14>
 800520c:	0030      	movs	r0, r6
 800520e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005210:	6863      	ldr	r3, [r4, #4]
 8005212:	68a5      	ldr	r5, [r4, #8]
 8005214:	9300      	str	r3, [sp, #0]
 8005216:	9b00      	ldr	r3, [sp, #0]
 8005218:	3b01      	subs	r3, #1
 800521a:	9300      	str	r3, [sp, #0]
 800521c:	d501      	bpl.n	8005222 <_fwalk_reent+0x26>
 800521e:	6824      	ldr	r4, [r4, #0]
 8005220:	e7f2      	b.n	8005208 <_fwalk_reent+0xc>
 8005222:	89ab      	ldrh	r3, [r5, #12]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d908      	bls.n	800523a <_fwalk_reent+0x3e>
 8005228:	220e      	movs	r2, #14
 800522a:	5eab      	ldrsh	r3, [r5, r2]
 800522c:	3301      	adds	r3, #1
 800522e:	d004      	beq.n	800523a <_fwalk_reent+0x3e>
 8005230:	0029      	movs	r1, r5
 8005232:	0038      	movs	r0, r7
 8005234:	9b01      	ldr	r3, [sp, #4]
 8005236:	4798      	blx	r3
 8005238:	4306      	orrs	r6, r0
 800523a:	3568      	adds	r5, #104	; 0x68
 800523c:	e7eb      	b.n	8005216 <_fwalk_reent+0x1a>
	...

08005240 <_malloc_r>:
 8005240:	2303      	movs	r3, #3
 8005242:	b570      	push	{r4, r5, r6, lr}
 8005244:	1ccd      	adds	r5, r1, #3
 8005246:	439d      	bics	r5, r3
 8005248:	3508      	adds	r5, #8
 800524a:	0006      	movs	r6, r0
 800524c:	2d0c      	cmp	r5, #12
 800524e:	d21e      	bcs.n	800528e <_malloc_r+0x4e>
 8005250:	250c      	movs	r5, #12
 8005252:	42a9      	cmp	r1, r5
 8005254:	d81d      	bhi.n	8005292 <_malloc_r+0x52>
 8005256:	0030      	movs	r0, r6
 8005258:	f000 fd95 	bl	8005d86 <__malloc_lock>
 800525c:	4a25      	ldr	r2, [pc, #148]	; (80052f4 <_malloc_r+0xb4>)
 800525e:	6814      	ldr	r4, [r2, #0]
 8005260:	0021      	movs	r1, r4
 8005262:	2900      	cmp	r1, #0
 8005264:	d119      	bne.n	800529a <_malloc_r+0x5a>
 8005266:	4c24      	ldr	r4, [pc, #144]	; (80052f8 <_malloc_r+0xb8>)
 8005268:	6823      	ldr	r3, [r4, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d103      	bne.n	8005276 <_malloc_r+0x36>
 800526e:	0030      	movs	r0, r6
 8005270:	f000 faf8 	bl	8005864 <_sbrk_r>
 8005274:	6020      	str	r0, [r4, #0]
 8005276:	0029      	movs	r1, r5
 8005278:	0030      	movs	r0, r6
 800527a:	f000 faf3 	bl	8005864 <_sbrk_r>
 800527e:	1c43      	adds	r3, r0, #1
 8005280:	d12b      	bne.n	80052da <_malloc_r+0x9a>
 8005282:	230c      	movs	r3, #12
 8005284:	0030      	movs	r0, r6
 8005286:	6033      	str	r3, [r6, #0]
 8005288:	f000 fd7e 	bl	8005d88 <__malloc_unlock>
 800528c:	e003      	b.n	8005296 <_malloc_r+0x56>
 800528e:	2d00      	cmp	r5, #0
 8005290:	dadf      	bge.n	8005252 <_malloc_r+0x12>
 8005292:	230c      	movs	r3, #12
 8005294:	6033      	str	r3, [r6, #0]
 8005296:	2000      	movs	r0, #0
 8005298:	bd70      	pop	{r4, r5, r6, pc}
 800529a:	680b      	ldr	r3, [r1, #0]
 800529c:	1b5b      	subs	r3, r3, r5
 800529e:	d419      	bmi.n	80052d4 <_malloc_r+0x94>
 80052a0:	2b0b      	cmp	r3, #11
 80052a2:	d903      	bls.n	80052ac <_malloc_r+0x6c>
 80052a4:	600b      	str	r3, [r1, #0]
 80052a6:	18cc      	adds	r4, r1, r3
 80052a8:	6025      	str	r5, [r4, #0]
 80052aa:	e003      	b.n	80052b4 <_malloc_r+0x74>
 80052ac:	684b      	ldr	r3, [r1, #4]
 80052ae:	428c      	cmp	r4, r1
 80052b0:	d10d      	bne.n	80052ce <_malloc_r+0x8e>
 80052b2:	6013      	str	r3, [r2, #0]
 80052b4:	0030      	movs	r0, r6
 80052b6:	f000 fd67 	bl	8005d88 <__malloc_unlock>
 80052ba:	0020      	movs	r0, r4
 80052bc:	2207      	movs	r2, #7
 80052be:	300b      	adds	r0, #11
 80052c0:	1d23      	adds	r3, r4, #4
 80052c2:	4390      	bics	r0, r2
 80052c4:	1ac3      	subs	r3, r0, r3
 80052c6:	d0e7      	beq.n	8005298 <_malloc_r+0x58>
 80052c8:	425a      	negs	r2, r3
 80052ca:	50e2      	str	r2, [r4, r3]
 80052cc:	e7e4      	b.n	8005298 <_malloc_r+0x58>
 80052ce:	6063      	str	r3, [r4, #4]
 80052d0:	000c      	movs	r4, r1
 80052d2:	e7ef      	b.n	80052b4 <_malloc_r+0x74>
 80052d4:	000c      	movs	r4, r1
 80052d6:	6849      	ldr	r1, [r1, #4]
 80052d8:	e7c3      	b.n	8005262 <_malloc_r+0x22>
 80052da:	2303      	movs	r3, #3
 80052dc:	1cc4      	adds	r4, r0, #3
 80052de:	439c      	bics	r4, r3
 80052e0:	42a0      	cmp	r0, r4
 80052e2:	d0e1      	beq.n	80052a8 <_malloc_r+0x68>
 80052e4:	1a21      	subs	r1, r4, r0
 80052e6:	0030      	movs	r0, r6
 80052e8:	f000 fabc 	bl	8005864 <_sbrk_r>
 80052ec:	1c43      	adds	r3, r0, #1
 80052ee:	d1db      	bne.n	80052a8 <_malloc_r+0x68>
 80052f0:	e7c7      	b.n	8005282 <_malloc_r+0x42>
 80052f2:	46c0      	nop			; (mov r8, r8)
 80052f4:	2000008c 	.word	0x2000008c
 80052f8:	20000090 	.word	0x20000090

080052fc <__sfputc_r>:
 80052fc:	6893      	ldr	r3, [r2, #8]
 80052fe:	b510      	push	{r4, lr}
 8005300:	3b01      	subs	r3, #1
 8005302:	6093      	str	r3, [r2, #8]
 8005304:	2b00      	cmp	r3, #0
 8005306:	da04      	bge.n	8005312 <__sfputc_r+0x16>
 8005308:	6994      	ldr	r4, [r2, #24]
 800530a:	42a3      	cmp	r3, r4
 800530c:	db07      	blt.n	800531e <__sfputc_r+0x22>
 800530e:	290a      	cmp	r1, #10
 8005310:	d005      	beq.n	800531e <__sfputc_r+0x22>
 8005312:	6813      	ldr	r3, [r2, #0]
 8005314:	1c58      	adds	r0, r3, #1
 8005316:	6010      	str	r0, [r2, #0]
 8005318:	7019      	strb	r1, [r3, #0]
 800531a:	0008      	movs	r0, r1
 800531c:	bd10      	pop	{r4, pc}
 800531e:	f000 faff 	bl	8005920 <__swbuf_r>
 8005322:	0001      	movs	r1, r0
 8005324:	e7f9      	b.n	800531a <__sfputc_r+0x1e>

08005326 <__sfputs_r>:
 8005326:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005328:	0006      	movs	r6, r0
 800532a:	000f      	movs	r7, r1
 800532c:	0014      	movs	r4, r2
 800532e:	18d5      	adds	r5, r2, r3
 8005330:	42ac      	cmp	r4, r5
 8005332:	d101      	bne.n	8005338 <__sfputs_r+0x12>
 8005334:	2000      	movs	r0, #0
 8005336:	e007      	b.n	8005348 <__sfputs_r+0x22>
 8005338:	7821      	ldrb	r1, [r4, #0]
 800533a:	003a      	movs	r2, r7
 800533c:	0030      	movs	r0, r6
 800533e:	f7ff ffdd 	bl	80052fc <__sfputc_r>
 8005342:	3401      	adds	r4, #1
 8005344:	1c43      	adds	r3, r0, #1
 8005346:	d1f3      	bne.n	8005330 <__sfputs_r+0xa>
 8005348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800534c <_vfiprintf_r>:
 800534c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800534e:	b0a1      	sub	sp, #132	; 0x84
 8005350:	9003      	str	r0, [sp, #12]
 8005352:	000f      	movs	r7, r1
 8005354:	0016      	movs	r6, r2
 8005356:	001d      	movs	r5, r3
 8005358:	2800      	cmp	r0, #0
 800535a:	d005      	beq.n	8005368 <_vfiprintf_r+0x1c>
 800535c:	6983      	ldr	r3, [r0, #24]
 800535e:	9305      	str	r3, [sp, #20]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d101      	bne.n	8005368 <_vfiprintf_r+0x1c>
 8005364:	f7ff fed8 	bl	8005118 <__sinit>
 8005368:	4b7b      	ldr	r3, [pc, #492]	; (8005558 <_vfiprintf_r+0x20c>)
 800536a:	429f      	cmp	r7, r3
 800536c:	d15c      	bne.n	8005428 <_vfiprintf_r+0xdc>
 800536e:	9b03      	ldr	r3, [sp, #12]
 8005370:	685f      	ldr	r7, [r3, #4]
 8005372:	89bb      	ldrh	r3, [r7, #12]
 8005374:	071b      	lsls	r3, r3, #28
 8005376:	d563      	bpl.n	8005440 <_vfiprintf_r+0xf4>
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d060      	beq.n	8005440 <_vfiprintf_r+0xf4>
 800537e:	2300      	movs	r3, #0
 8005380:	ac08      	add	r4, sp, #32
 8005382:	6163      	str	r3, [r4, #20]
 8005384:	3320      	adds	r3, #32
 8005386:	7663      	strb	r3, [r4, #25]
 8005388:	3310      	adds	r3, #16
 800538a:	76a3      	strb	r3, [r4, #26]
 800538c:	9507      	str	r5, [sp, #28]
 800538e:	0035      	movs	r5, r6
 8005390:	782b      	ldrb	r3, [r5, #0]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <_vfiprintf_r+0x4e>
 8005396:	2b25      	cmp	r3, #37	; 0x25
 8005398:	d15c      	bne.n	8005454 <_vfiprintf_r+0x108>
 800539a:	1bab      	subs	r3, r5, r6
 800539c:	9305      	str	r3, [sp, #20]
 800539e:	d00c      	beq.n	80053ba <_vfiprintf_r+0x6e>
 80053a0:	0032      	movs	r2, r6
 80053a2:	0039      	movs	r1, r7
 80053a4:	9803      	ldr	r0, [sp, #12]
 80053a6:	f7ff ffbe 	bl	8005326 <__sfputs_r>
 80053aa:	1c43      	adds	r3, r0, #1
 80053ac:	d100      	bne.n	80053b0 <_vfiprintf_r+0x64>
 80053ae:	e0c4      	b.n	800553a <_vfiprintf_r+0x1ee>
 80053b0:	6962      	ldr	r2, [r4, #20]
 80053b2:	9b05      	ldr	r3, [sp, #20]
 80053b4:	4694      	mov	ip, r2
 80053b6:	4463      	add	r3, ip
 80053b8:	6163      	str	r3, [r4, #20]
 80053ba:	782b      	ldrb	r3, [r5, #0]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d100      	bne.n	80053c2 <_vfiprintf_r+0x76>
 80053c0:	e0bb      	b.n	800553a <_vfiprintf_r+0x1ee>
 80053c2:	2201      	movs	r2, #1
 80053c4:	2300      	movs	r3, #0
 80053c6:	4252      	negs	r2, r2
 80053c8:	6062      	str	r2, [r4, #4]
 80053ca:	a904      	add	r1, sp, #16
 80053cc:	3254      	adds	r2, #84	; 0x54
 80053ce:	1852      	adds	r2, r2, r1
 80053d0:	1c6e      	adds	r6, r5, #1
 80053d2:	6023      	str	r3, [r4, #0]
 80053d4:	60e3      	str	r3, [r4, #12]
 80053d6:	60a3      	str	r3, [r4, #8]
 80053d8:	7013      	strb	r3, [r2, #0]
 80053da:	65a3      	str	r3, [r4, #88]	; 0x58
 80053dc:	7831      	ldrb	r1, [r6, #0]
 80053de:	2205      	movs	r2, #5
 80053e0:	485e      	ldr	r0, [pc, #376]	; (800555c <_vfiprintf_r+0x210>)
 80053e2:	f000 fcc5 	bl	8005d70 <memchr>
 80053e6:	1c75      	adds	r5, r6, #1
 80053e8:	2800      	cmp	r0, #0
 80053ea:	d135      	bne.n	8005458 <_vfiprintf_r+0x10c>
 80053ec:	6822      	ldr	r2, [r4, #0]
 80053ee:	06d3      	lsls	r3, r2, #27
 80053f0:	d504      	bpl.n	80053fc <_vfiprintf_r+0xb0>
 80053f2:	2353      	movs	r3, #83	; 0x53
 80053f4:	a904      	add	r1, sp, #16
 80053f6:	185b      	adds	r3, r3, r1
 80053f8:	2120      	movs	r1, #32
 80053fa:	7019      	strb	r1, [r3, #0]
 80053fc:	0713      	lsls	r3, r2, #28
 80053fe:	d504      	bpl.n	800540a <_vfiprintf_r+0xbe>
 8005400:	2353      	movs	r3, #83	; 0x53
 8005402:	a904      	add	r1, sp, #16
 8005404:	185b      	adds	r3, r3, r1
 8005406:	212b      	movs	r1, #43	; 0x2b
 8005408:	7019      	strb	r1, [r3, #0]
 800540a:	7833      	ldrb	r3, [r6, #0]
 800540c:	2b2a      	cmp	r3, #42	; 0x2a
 800540e:	d02c      	beq.n	800546a <_vfiprintf_r+0x11e>
 8005410:	0035      	movs	r5, r6
 8005412:	2100      	movs	r1, #0
 8005414:	200a      	movs	r0, #10
 8005416:	68e3      	ldr	r3, [r4, #12]
 8005418:	782a      	ldrb	r2, [r5, #0]
 800541a:	1c6e      	adds	r6, r5, #1
 800541c:	3a30      	subs	r2, #48	; 0x30
 800541e:	2a09      	cmp	r2, #9
 8005420:	d964      	bls.n	80054ec <_vfiprintf_r+0x1a0>
 8005422:	2900      	cmp	r1, #0
 8005424:	d02e      	beq.n	8005484 <_vfiprintf_r+0x138>
 8005426:	e026      	b.n	8005476 <_vfiprintf_r+0x12a>
 8005428:	4b4d      	ldr	r3, [pc, #308]	; (8005560 <_vfiprintf_r+0x214>)
 800542a:	429f      	cmp	r7, r3
 800542c:	d102      	bne.n	8005434 <_vfiprintf_r+0xe8>
 800542e:	9b03      	ldr	r3, [sp, #12]
 8005430:	689f      	ldr	r7, [r3, #8]
 8005432:	e79e      	b.n	8005372 <_vfiprintf_r+0x26>
 8005434:	4b4b      	ldr	r3, [pc, #300]	; (8005564 <_vfiprintf_r+0x218>)
 8005436:	429f      	cmp	r7, r3
 8005438:	d19b      	bne.n	8005372 <_vfiprintf_r+0x26>
 800543a:	9b03      	ldr	r3, [sp, #12]
 800543c:	68df      	ldr	r7, [r3, #12]
 800543e:	e798      	b.n	8005372 <_vfiprintf_r+0x26>
 8005440:	0039      	movs	r1, r7
 8005442:	9803      	ldr	r0, [sp, #12]
 8005444:	f000 fad6 	bl	80059f4 <__swsetup_r>
 8005448:	2800      	cmp	r0, #0
 800544a:	d098      	beq.n	800537e <_vfiprintf_r+0x32>
 800544c:	2001      	movs	r0, #1
 800544e:	4240      	negs	r0, r0
 8005450:	b021      	add	sp, #132	; 0x84
 8005452:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005454:	3501      	adds	r5, #1
 8005456:	e79b      	b.n	8005390 <_vfiprintf_r+0x44>
 8005458:	4b40      	ldr	r3, [pc, #256]	; (800555c <_vfiprintf_r+0x210>)
 800545a:	6822      	ldr	r2, [r4, #0]
 800545c:	1ac0      	subs	r0, r0, r3
 800545e:	2301      	movs	r3, #1
 8005460:	4083      	lsls	r3, r0
 8005462:	4313      	orrs	r3, r2
 8005464:	6023      	str	r3, [r4, #0]
 8005466:	002e      	movs	r6, r5
 8005468:	e7b8      	b.n	80053dc <_vfiprintf_r+0x90>
 800546a:	9b07      	ldr	r3, [sp, #28]
 800546c:	1d19      	adds	r1, r3, #4
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	9107      	str	r1, [sp, #28]
 8005472:	2b00      	cmp	r3, #0
 8005474:	db01      	blt.n	800547a <_vfiprintf_r+0x12e>
 8005476:	930b      	str	r3, [sp, #44]	; 0x2c
 8005478:	e004      	b.n	8005484 <_vfiprintf_r+0x138>
 800547a:	425b      	negs	r3, r3
 800547c:	60e3      	str	r3, [r4, #12]
 800547e:	2302      	movs	r3, #2
 8005480:	4313      	orrs	r3, r2
 8005482:	6023      	str	r3, [r4, #0]
 8005484:	782b      	ldrb	r3, [r5, #0]
 8005486:	2b2e      	cmp	r3, #46	; 0x2e
 8005488:	d10a      	bne.n	80054a0 <_vfiprintf_r+0x154>
 800548a:	786b      	ldrb	r3, [r5, #1]
 800548c:	2b2a      	cmp	r3, #42	; 0x2a
 800548e:	d135      	bne.n	80054fc <_vfiprintf_r+0x1b0>
 8005490:	9b07      	ldr	r3, [sp, #28]
 8005492:	3502      	adds	r5, #2
 8005494:	1d1a      	adds	r2, r3, #4
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	9207      	str	r2, [sp, #28]
 800549a:	2b00      	cmp	r3, #0
 800549c:	db2b      	blt.n	80054f6 <_vfiprintf_r+0x1aa>
 800549e:	9309      	str	r3, [sp, #36]	; 0x24
 80054a0:	4e31      	ldr	r6, [pc, #196]	; (8005568 <_vfiprintf_r+0x21c>)
 80054a2:	7829      	ldrb	r1, [r5, #0]
 80054a4:	2203      	movs	r2, #3
 80054a6:	0030      	movs	r0, r6
 80054a8:	f000 fc62 	bl	8005d70 <memchr>
 80054ac:	2800      	cmp	r0, #0
 80054ae:	d006      	beq.n	80054be <_vfiprintf_r+0x172>
 80054b0:	2340      	movs	r3, #64	; 0x40
 80054b2:	1b80      	subs	r0, r0, r6
 80054b4:	4083      	lsls	r3, r0
 80054b6:	6822      	ldr	r2, [r4, #0]
 80054b8:	3501      	adds	r5, #1
 80054ba:	4313      	orrs	r3, r2
 80054bc:	6023      	str	r3, [r4, #0]
 80054be:	7829      	ldrb	r1, [r5, #0]
 80054c0:	2206      	movs	r2, #6
 80054c2:	482a      	ldr	r0, [pc, #168]	; (800556c <_vfiprintf_r+0x220>)
 80054c4:	1c6e      	adds	r6, r5, #1
 80054c6:	7621      	strb	r1, [r4, #24]
 80054c8:	f000 fc52 	bl	8005d70 <memchr>
 80054cc:	2800      	cmp	r0, #0
 80054ce:	d03a      	beq.n	8005546 <_vfiprintf_r+0x1fa>
 80054d0:	4b27      	ldr	r3, [pc, #156]	; (8005570 <_vfiprintf_r+0x224>)
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d125      	bne.n	8005522 <_vfiprintf_r+0x1d6>
 80054d6:	2207      	movs	r2, #7
 80054d8:	9b07      	ldr	r3, [sp, #28]
 80054da:	3307      	adds	r3, #7
 80054dc:	4393      	bics	r3, r2
 80054de:	3308      	adds	r3, #8
 80054e0:	9307      	str	r3, [sp, #28]
 80054e2:	6963      	ldr	r3, [r4, #20]
 80054e4:	9a04      	ldr	r2, [sp, #16]
 80054e6:	189b      	adds	r3, r3, r2
 80054e8:	6163      	str	r3, [r4, #20]
 80054ea:	e750      	b.n	800538e <_vfiprintf_r+0x42>
 80054ec:	4343      	muls	r3, r0
 80054ee:	2101      	movs	r1, #1
 80054f0:	189b      	adds	r3, r3, r2
 80054f2:	0035      	movs	r5, r6
 80054f4:	e790      	b.n	8005418 <_vfiprintf_r+0xcc>
 80054f6:	2301      	movs	r3, #1
 80054f8:	425b      	negs	r3, r3
 80054fa:	e7d0      	b.n	800549e <_vfiprintf_r+0x152>
 80054fc:	2300      	movs	r3, #0
 80054fe:	200a      	movs	r0, #10
 8005500:	001a      	movs	r2, r3
 8005502:	3501      	adds	r5, #1
 8005504:	6063      	str	r3, [r4, #4]
 8005506:	7829      	ldrb	r1, [r5, #0]
 8005508:	1c6e      	adds	r6, r5, #1
 800550a:	3930      	subs	r1, #48	; 0x30
 800550c:	2909      	cmp	r1, #9
 800550e:	d903      	bls.n	8005518 <_vfiprintf_r+0x1cc>
 8005510:	2b00      	cmp	r3, #0
 8005512:	d0c5      	beq.n	80054a0 <_vfiprintf_r+0x154>
 8005514:	9209      	str	r2, [sp, #36]	; 0x24
 8005516:	e7c3      	b.n	80054a0 <_vfiprintf_r+0x154>
 8005518:	4342      	muls	r2, r0
 800551a:	2301      	movs	r3, #1
 800551c:	1852      	adds	r2, r2, r1
 800551e:	0035      	movs	r5, r6
 8005520:	e7f1      	b.n	8005506 <_vfiprintf_r+0x1ba>
 8005522:	ab07      	add	r3, sp, #28
 8005524:	9300      	str	r3, [sp, #0]
 8005526:	003a      	movs	r2, r7
 8005528:	4b12      	ldr	r3, [pc, #72]	; (8005574 <_vfiprintf_r+0x228>)
 800552a:	0021      	movs	r1, r4
 800552c:	9803      	ldr	r0, [sp, #12]
 800552e:	e000      	b.n	8005532 <_vfiprintf_r+0x1e6>
 8005530:	bf00      	nop
 8005532:	9004      	str	r0, [sp, #16]
 8005534:	9b04      	ldr	r3, [sp, #16]
 8005536:	3301      	adds	r3, #1
 8005538:	d1d3      	bne.n	80054e2 <_vfiprintf_r+0x196>
 800553a:	89bb      	ldrh	r3, [r7, #12]
 800553c:	065b      	lsls	r3, r3, #25
 800553e:	d500      	bpl.n	8005542 <_vfiprintf_r+0x1f6>
 8005540:	e784      	b.n	800544c <_vfiprintf_r+0x100>
 8005542:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005544:	e784      	b.n	8005450 <_vfiprintf_r+0x104>
 8005546:	ab07      	add	r3, sp, #28
 8005548:	9300      	str	r3, [sp, #0]
 800554a:	003a      	movs	r2, r7
 800554c:	4b09      	ldr	r3, [pc, #36]	; (8005574 <_vfiprintf_r+0x228>)
 800554e:	0021      	movs	r1, r4
 8005550:	9803      	ldr	r0, [sp, #12]
 8005552:	f000 f87f 	bl	8005654 <_printf_i>
 8005556:	e7ec      	b.n	8005532 <_vfiprintf_r+0x1e6>
 8005558:	080074f4 	.word	0x080074f4
 800555c:	08007534 	.word	0x08007534
 8005560:	08007514 	.word	0x08007514
 8005564:	080074d4 	.word	0x080074d4
 8005568:	0800753a 	.word	0x0800753a
 800556c:	0800753e 	.word	0x0800753e
 8005570:	00000000 	.word	0x00000000
 8005574:	08005327 	.word	0x08005327

08005578 <_printf_common>:
 8005578:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800557a:	0015      	movs	r5, r2
 800557c:	9301      	str	r3, [sp, #4]
 800557e:	688a      	ldr	r2, [r1, #8]
 8005580:	690b      	ldr	r3, [r1, #16]
 8005582:	9000      	str	r0, [sp, #0]
 8005584:	000c      	movs	r4, r1
 8005586:	4293      	cmp	r3, r2
 8005588:	da00      	bge.n	800558c <_printf_common+0x14>
 800558a:	0013      	movs	r3, r2
 800558c:	0022      	movs	r2, r4
 800558e:	602b      	str	r3, [r5, #0]
 8005590:	3243      	adds	r2, #67	; 0x43
 8005592:	7812      	ldrb	r2, [r2, #0]
 8005594:	2a00      	cmp	r2, #0
 8005596:	d001      	beq.n	800559c <_printf_common+0x24>
 8005598:	3301      	adds	r3, #1
 800559a:	602b      	str	r3, [r5, #0]
 800559c:	6823      	ldr	r3, [r4, #0]
 800559e:	069b      	lsls	r3, r3, #26
 80055a0:	d502      	bpl.n	80055a8 <_printf_common+0x30>
 80055a2:	682b      	ldr	r3, [r5, #0]
 80055a4:	3302      	adds	r3, #2
 80055a6:	602b      	str	r3, [r5, #0]
 80055a8:	2706      	movs	r7, #6
 80055aa:	6823      	ldr	r3, [r4, #0]
 80055ac:	401f      	ands	r7, r3
 80055ae:	d027      	beq.n	8005600 <_printf_common+0x88>
 80055b0:	0023      	movs	r3, r4
 80055b2:	3343      	adds	r3, #67	; 0x43
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	1e5a      	subs	r2, r3, #1
 80055b8:	4193      	sbcs	r3, r2
 80055ba:	6822      	ldr	r2, [r4, #0]
 80055bc:	0692      	lsls	r2, r2, #26
 80055be:	d430      	bmi.n	8005622 <_printf_common+0xaa>
 80055c0:	0022      	movs	r2, r4
 80055c2:	9901      	ldr	r1, [sp, #4]
 80055c4:	3243      	adds	r2, #67	; 0x43
 80055c6:	9800      	ldr	r0, [sp, #0]
 80055c8:	9e08      	ldr	r6, [sp, #32]
 80055ca:	47b0      	blx	r6
 80055cc:	1c43      	adds	r3, r0, #1
 80055ce:	d025      	beq.n	800561c <_printf_common+0xa4>
 80055d0:	2306      	movs	r3, #6
 80055d2:	6820      	ldr	r0, [r4, #0]
 80055d4:	682a      	ldr	r2, [r5, #0]
 80055d6:	68e1      	ldr	r1, [r4, #12]
 80055d8:	4003      	ands	r3, r0
 80055da:	2500      	movs	r5, #0
 80055dc:	2b04      	cmp	r3, #4
 80055de:	d103      	bne.n	80055e8 <_printf_common+0x70>
 80055e0:	1a8d      	subs	r5, r1, r2
 80055e2:	43eb      	mvns	r3, r5
 80055e4:	17db      	asrs	r3, r3, #31
 80055e6:	401d      	ands	r5, r3
 80055e8:	68a3      	ldr	r3, [r4, #8]
 80055ea:	6922      	ldr	r2, [r4, #16]
 80055ec:	4293      	cmp	r3, r2
 80055ee:	dd01      	ble.n	80055f4 <_printf_common+0x7c>
 80055f0:	1a9b      	subs	r3, r3, r2
 80055f2:	18ed      	adds	r5, r5, r3
 80055f4:	2700      	movs	r7, #0
 80055f6:	42bd      	cmp	r5, r7
 80055f8:	d120      	bne.n	800563c <_printf_common+0xc4>
 80055fa:	2000      	movs	r0, #0
 80055fc:	e010      	b.n	8005620 <_printf_common+0xa8>
 80055fe:	3701      	adds	r7, #1
 8005600:	68e3      	ldr	r3, [r4, #12]
 8005602:	682a      	ldr	r2, [r5, #0]
 8005604:	1a9b      	subs	r3, r3, r2
 8005606:	42bb      	cmp	r3, r7
 8005608:	ddd2      	ble.n	80055b0 <_printf_common+0x38>
 800560a:	0022      	movs	r2, r4
 800560c:	2301      	movs	r3, #1
 800560e:	3219      	adds	r2, #25
 8005610:	9901      	ldr	r1, [sp, #4]
 8005612:	9800      	ldr	r0, [sp, #0]
 8005614:	9e08      	ldr	r6, [sp, #32]
 8005616:	47b0      	blx	r6
 8005618:	1c43      	adds	r3, r0, #1
 800561a:	d1f0      	bne.n	80055fe <_printf_common+0x86>
 800561c:	2001      	movs	r0, #1
 800561e:	4240      	negs	r0, r0
 8005620:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005622:	2030      	movs	r0, #48	; 0x30
 8005624:	18e1      	adds	r1, r4, r3
 8005626:	3143      	adds	r1, #67	; 0x43
 8005628:	7008      	strb	r0, [r1, #0]
 800562a:	0021      	movs	r1, r4
 800562c:	1c5a      	adds	r2, r3, #1
 800562e:	3145      	adds	r1, #69	; 0x45
 8005630:	7809      	ldrb	r1, [r1, #0]
 8005632:	18a2      	adds	r2, r4, r2
 8005634:	3243      	adds	r2, #67	; 0x43
 8005636:	3302      	adds	r3, #2
 8005638:	7011      	strb	r1, [r2, #0]
 800563a:	e7c1      	b.n	80055c0 <_printf_common+0x48>
 800563c:	0022      	movs	r2, r4
 800563e:	2301      	movs	r3, #1
 8005640:	321a      	adds	r2, #26
 8005642:	9901      	ldr	r1, [sp, #4]
 8005644:	9800      	ldr	r0, [sp, #0]
 8005646:	9e08      	ldr	r6, [sp, #32]
 8005648:	47b0      	blx	r6
 800564a:	1c43      	adds	r3, r0, #1
 800564c:	d0e6      	beq.n	800561c <_printf_common+0xa4>
 800564e:	3701      	adds	r7, #1
 8005650:	e7d1      	b.n	80055f6 <_printf_common+0x7e>
	...

08005654 <_printf_i>:
 8005654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005656:	b089      	sub	sp, #36	; 0x24
 8005658:	9204      	str	r2, [sp, #16]
 800565a:	000a      	movs	r2, r1
 800565c:	3243      	adds	r2, #67	; 0x43
 800565e:	9305      	str	r3, [sp, #20]
 8005660:	9003      	str	r0, [sp, #12]
 8005662:	9202      	str	r2, [sp, #8]
 8005664:	7e0a      	ldrb	r2, [r1, #24]
 8005666:	000c      	movs	r4, r1
 8005668:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800566a:	2a6e      	cmp	r2, #110	; 0x6e
 800566c:	d100      	bne.n	8005670 <_printf_i+0x1c>
 800566e:	e086      	b.n	800577e <_printf_i+0x12a>
 8005670:	d81f      	bhi.n	80056b2 <_printf_i+0x5e>
 8005672:	2a63      	cmp	r2, #99	; 0x63
 8005674:	d033      	beq.n	80056de <_printf_i+0x8a>
 8005676:	d808      	bhi.n	800568a <_printf_i+0x36>
 8005678:	2a00      	cmp	r2, #0
 800567a:	d100      	bne.n	800567e <_printf_i+0x2a>
 800567c:	e08c      	b.n	8005798 <_printf_i+0x144>
 800567e:	2a58      	cmp	r2, #88	; 0x58
 8005680:	d04d      	beq.n	800571e <_printf_i+0xca>
 8005682:	0025      	movs	r5, r4
 8005684:	3542      	adds	r5, #66	; 0x42
 8005686:	702a      	strb	r2, [r5, #0]
 8005688:	e030      	b.n	80056ec <_printf_i+0x98>
 800568a:	2a64      	cmp	r2, #100	; 0x64
 800568c:	d001      	beq.n	8005692 <_printf_i+0x3e>
 800568e:	2a69      	cmp	r2, #105	; 0x69
 8005690:	d1f7      	bne.n	8005682 <_printf_i+0x2e>
 8005692:	6819      	ldr	r1, [r3, #0]
 8005694:	6825      	ldr	r5, [r4, #0]
 8005696:	1d0a      	adds	r2, r1, #4
 8005698:	0628      	lsls	r0, r5, #24
 800569a:	d529      	bpl.n	80056f0 <_printf_i+0x9c>
 800569c:	6808      	ldr	r0, [r1, #0]
 800569e:	601a      	str	r2, [r3, #0]
 80056a0:	2800      	cmp	r0, #0
 80056a2:	da03      	bge.n	80056ac <_printf_i+0x58>
 80056a4:	232d      	movs	r3, #45	; 0x2d
 80056a6:	9a02      	ldr	r2, [sp, #8]
 80056a8:	4240      	negs	r0, r0
 80056aa:	7013      	strb	r3, [r2, #0]
 80056ac:	4e6b      	ldr	r6, [pc, #428]	; (800585c <_printf_i+0x208>)
 80056ae:	270a      	movs	r7, #10
 80056b0:	e04f      	b.n	8005752 <_printf_i+0xfe>
 80056b2:	2a73      	cmp	r2, #115	; 0x73
 80056b4:	d074      	beq.n	80057a0 <_printf_i+0x14c>
 80056b6:	d808      	bhi.n	80056ca <_printf_i+0x76>
 80056b8:	2a6f      	cmp	r2, #111	; 0x6f
 80056ba:	d01f      	beq.n	80056fc <_printf_i+0xa8>
 80056bc:	2a70      	cmp	r2, #112	; 0x70
 80056be:	d1e0      	bne.n	8005682 <_printf_i+0x2e>
 80056c0:	2220      	movs	r2, #32
 80056c2:	6809      	ldr	r1, [r1, #0]
 80056c4:	430a      	orrs	r2, r1
 80056c6:	6022      	str	r2, [r4, #0]
 80056c8:	e003      	b.n	80056d2 <_printf_i+0x7e>
 80056ca:	2a75      	cmp	r2, #117	; 0x75
 80056cc:	d016      	beq.n	80056fc <_printf_i+0xa8>
 80056ce:	2a78      	cmp	r2, #120	; 0x78
 80056d0:	d1d7      	bne.n	8005682 <_printf_i+0x2e>
 80056d2:	0022      	movs	r2, r4
 80056d4:	2178      	movs	r1, #120	; 0x78
 80056d6:	3245      	adds	r2, #69	; 0x45
 80056d8:	7011      	strb	r1, [r2, #0]
 80056da:	4e61      	ldr	r6, [pc, #388]	; (8005860 <_printf_i+0x20c>)
 80056dc:	e022      	b.n	8005724 <_printf_i+0xd0>
 80056de:	0025      	movs	r5, r4
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	3542      	adds	r5, #66	; 0x42
 80056e4:	1d11      	adds	r1, r2, #4
 80056e6:	6019      	str	r1, [r3, #0]
 80056e8:	6813      	ldr	r3, [r2, #0]
 80056ea:	702b      	strb	r3, [r5, #0]
 80056ec:	2301      	movs	r3, #1
 80056ee:	e065      	b.n	80057bc <_printf_i+0x168>
 80056f0:	6808      	ldr	r0, [r1, #0]
 80056f2:	601a      	str	r2, [r3, #0]
 80056f4:	0669      	lsls	r1, r5, #25
 80056f6:	d5d3      	bpl.n	80056a0 <_printf_i+0x4c>
 80056f8:	b200      	sxth	r0, r0
 80056fa:	e7d1      	b.n	80056a0 <_printf_i+0x4c>
 80056fc:	6819      	ldr	r1, [r3, #0]
 80056fe:	6825      	ldr	r5, [r4, #0]
 8005700:	1d08      	adds	r0, r1, #4
 8005702:	6018      	str	r0, [r3, #0]
 8005704:	6808      	ldr	r0, [r1, #0]
 8005706:	062e      	lsls	r6, r5, #24
 8005708:	d505      	bpl.n	8005716 <_printf_i+0xc2>
 800570a:	4e54      	ldr	r6, [pc, #336]	; (800585c <_printf_i+0x208>)
 800570c:	2708      	movs	r7, #8
 800570e:	2a6f      	cmp	r2, #111	; 0x6f
 8005710:	d01b      	beq.n	800574a <_printf_i+0xf6>
 8005712:	270a      	movs	r7, #10
 8005714:	e019      	b.n	800574a <_printf_i+0xf6>
 8005716:	066d      	lsls	r5, r5, #25
 8005718:	d5f7      	bpl.n	800570a <_printf_i+0xb6>
 800571a:	b280      	uxth	r0, r0
 800571c:	e7f5      	b.n	800570a <_printf_i+0xb6>
 800571e:	3145      	adds	r1, #69	; 0x45
 8005720:	4e4e      	ldr	r6, [pc, #312]	; (800585c <_printf_i+0x208>)
 8005722:	700a      	strb	r2, [r1, #0]
 8005724:	6818      	ldr	r0, [r3, #0]
 8005726:	6822      	ldr	r2, [r4, #0]
 8005728:	1d01      	adds	r1, r0, #4
 800572a:	6800      	ldr	r0, [r0, #0]
 800572c:	6019      	str	r1, [r3, #0]
 800572e:	0615      	lsls	r5, r2, #24
 8005730:	d521      	bpl.n	8005776 <_printf_i+0x122>
 8005732:	07d3      	lsls	r3, r2, #31
 8005734:	d502      	bpl.n	800573c <_printf_i+0xe8>
 8005736:	2320      	movs	r3, #32
 8005738:	431a      	orrs	r2, r3
 800573a:	6022      	str	r2, [r4, #0]
 800573c:	2710      	movs	r7, #16
 800573e:	2800      	cmp	r0, #0
 8005740:	d103      	bne.n	800574a <_printf_i+0xf6>
 8005742:	2320      	movs	r3, #32
 8005744:	6822      	ldr	r2, [r4, #0]
 8005746:	439a      	bics	r2, r3
 8005748:	6022      	str	r2, [r4, #0]
 800574a:	0023      	movs	r3, r4
 800574c:	2200      	movs	r2, #0
 800574e:	3343      	adds	r3, #67	; 0x43
 8005750:	701a      	strb	r2, [r3, #0]
 8005752:	6863      	ldr	r3, [r4, #4]
 8005754:	60a3      	str	r3, [r4, #8]
 8005756:	2b00      	cmp	r3, #0
 8005758:	db58      	blt.n	800580c <_printf_i+0x1b8>
 800575a:	2204      	movs	r2, #4
 800575c:	6821      	ldr	r1, [r4, #0]
 800575e:	4391      	bics	r1, r2
 8005760:	6021      	str	r1, [r4, #0]
 8005762:	2800      	cmp	r0, #0
 8005764:	d154      	bne.n	8005810 <_printf_i+0x1bc>
 8005766:	9d02      	ldr	r5, [sp, #8]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d05a      	beq.n	8005822 <_printf_i+0x1ce>
 800576c:	0025      	movs	r5, r4
 800576e:	7833      	ldrb	r3, [r6, #0]
 8005770:	3542      	adds	r5, #66	; 0x42
 8005772:	702b      	strb	r3, [r5, #0]
 8005774:	e055      	b.n	8005822 <_printf_i+0x1ce>
 8005776:	0655      	lsls	r5, r2, #25
 8005778:	d5db      	bpl.n	8005732 <_printf_i+0xde>
 800577a:	b280      	uxth	r0, r0
 800577c:	e7d9      	b.n	8005732 <_printf_i+0xde>
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	680d      	ldr	r5, [r1, #0]
 8005782:	1d10      	adds	r0, r2, #4
 8005784:	6949      	ldr	r1, [r1, #20]
 8005786:	6018      	str	r0, [r3, #0]
 8005788:	6813      	ldr	r3, [r2, #0]
 800578a:	062e      	lsls	r6, r5, #24
 800578c:	d501      	bpl.n	8005792 <_printf_i+0x13e>
 800578e:	6019      	str	r1, [r3, #0]
 8005790:	e002      	b.n	8005798 <_printf_i+0x144>
 8005792:	066d      	lsls	r5, r5, #25
 8005794:	d5fb      	bpl.n	800578e <_printf_i+0x13a>
 8005796:	8019      	strh	r1, [r3, #0]
 8005798:	2300      	movs	r3, #0
 800579a:	9d02      	ldr	r5, [sp, #8]
 800579c:	6123      	str	r3, [r4, #16]
 800579e:	e04f      	b.n	8005840 <_printf_i+0x1ec>
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	1d11      	adds	r1, r2, #4
 80057a4:	6019      	str	r1, [r3, #0]
 80057a6:	6815      	ldr	r5, [r2, #0]
 80057a8:	2100      	movs	r1, #0
 80057aa:	6862      	ldr	r2, [r4, #4]
 80057ac:	0028      	movs	r0, r5
 80057ae:	f000 fadf 	bl	8005d70 <memchr>
 80057b2:	2800      	cmp	r0, #0
 80057b4:	d001      	beq.n	80057ba <_printf_i+0x166>
 80057b6:	1b40      	subs	r0, r0, r5
 80057b8:	6060      	str	r0, [r4, #4]
 80057ba:	6863      	ldr	r3, [r4, #4]
 80057bc:	6123      	str	r3, [r4, #16]
 80057be:	2300      	movs	r3, #0
 80057c0:	9a02      	ldr	r2, [sp, #8]
 80057c2:	7013      	strb	r3, [r2, #0]
 80057c4:	e03c      	b.n	8005840 <_printf_i+0x1ec>
 80057c6:	6923      	ldr	r3, [r4, #16]
 80057c8:	002a      	movs	r2, r5
 80057ca:	9904      	ldr	r1, [sp, #16]
 80057cc:	9803      	ldr	r0, [sp, #12]
 80057ce:	9d05      	ldr	r5, [sp, #20]
 80057d0:	47a8      	blx	r5
 80057d2:	1c43      	adds	r3, r0, #1
 80057d4:	d03e      	beq.n	8005854 <_printf_i+0x200>
 80057d6:	6823      	ldr	r3, [r4, #0]
 80057d8:	079b      	lsls	r3, r3, #30
 80057da:	d415      	bmi.n	8005808 <_printf_i+0x1b4>
 80057dc:	9b07      	ldr	r3, [sp, #28]
 80057de:	68e0      	ldr	r0, [r4, #12]
 80057e0:	4298      	cmp	r0, r3
 80057e2:	da39      	bge.n	8005858 <_printf_i+0x204>
 80057e4:	0018      	movs	r0, r3
 80057e6:	e037      	b.n	8005858 <_printf_i+0x204>
 80057e8:	0022      	movs	r2, r4
 80057ea:	2301      	movs	r3, #1
 80057ec:	3219      	adds	r2, #25
 80057ee:	9904      	ldr	r1, [sp, #16]
 80057f0:	9803      	ldr	r0, [sp, #12]
 80057f2:	9e05      	ldr	r6, [sp, #20]
 80057f4:	47b0      	blx	r6
 80057f6:	1c43      	adds	r3, r0, #1
 80057f8:	d02c      	beq.n	8005854 <_printf_i+0x200>
 80057fa:	3501      	adds	r5, #1
 80057fc:	68e3      	ldr	r3, [r4, #12]
 80057fe:	9a07      	ldr	r2, [sp, #28]
 8005800:	1a9b      	subs	r3, r3, r2
 8005802:	42ab      	cmp	r3, r5
 8005804:	dcf0      	bgt.n	80057e8 <_printf_i+0x194>
 8005806:	e7e9      	b.n	80057dc <_printf_i+0x188>
 8005808:	2500      	movs	r5, #0
 800580a:	e7f7      	b.n	80057fc <_printf_i+0x1a8>
 800580c:	2800      	cmp	r0, #0
 800580e:	d0ad      	beq.n	800576c <_printf_i+0x118>
 8005810:	9d02      	ldr	r5, [sp, #8]
 8005812:	0039      	movs	r1, r7
 8005814:	f7fa fcfe 	bl	8000214 <__aeabi_uidivmod>
 8005818:	5c73      	ldrb	r3, [r6, r1]
 800581a:	3d01      	subs	r5, #1
 800581c:	702b      	strb	r3, [r5, #0]
 800581e:	2800      	cmp	r0, #0
 8005820:	d1f7      	bne.n	8005812 <_printf_i+0x1be>
 8005822:	2f08      	cmp	r7, #8
 8005824:	d109      	bne.n	800583a <_printf_i+0x1e6>
 8005826:	6823      	ldr	r3, [r4, #0]
 8005828:	07db      	lsls	r3, r3, #31
 800582a:	d506      	bpl.n	800583a <_printf_i+0x1e6>
 800582c:	6863      	ldr	r3, [r4, #4]
 800582e:	6922      	ldr	r2, [r4, #16]
 8005830:	4293      	cmp	r3, r2
 8005832:	dc02      	bgt.n	800583a <_printf_i+0x1e6>
 8005834:	2330      	movs	r3, #48	; 0x30
 8005836:	3d01      	subs	r5, #1
 8005838:	702b      	strb	r3, [r5, #0]
 800583a:	9b02      	ldr	r3, [sp, #8]
 800583c:	1b5b      	subs	r3, r3, r5
 800583e:	6123      	str	r3, [r4, #16]
 8005840:	9b05      	ldr	r3, [sp, #20]
 8005842:	aa07      	add	r2, sp, #28
 8005844:	9300      	str	r3, [sp, #0]
 8005846:	0021      	movs	r1, r4
 8005848:	9b04      	ldr	r3, [sp, #16]
 800584a:	9803      	ldr	r0, [sp, #12]
 800584c:	f7ff fe94 	bl	8005578 <_printf_common>
 8005850:	1c43      	adds	r3, r0, #1
 8005852:	d1b8      	bne.n	80057c6 <_printf_i+0x172>
 8005854:	2001      	movs	r0, #1
 8005856:	4240      	negs	r0, r0
 8005858:	b009      	add	sp, #36	; 0x24
 800585a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800585c:	08007545 	.word	0x08007545
 8005860:	08007556 	.word	0x08007556

08005864 <_sbrk_r>:
 8005864:	2300      	movs	r3, #0
 8005866:	b570      	push	{r4, r5, r6, lr}
 8005868:	4c06      	ldr	r4, [pc, #24]	; (8005884 <_sbrk_r+0x20>)
 800586a:	0005      	movs	r5, r0
 800586c:	0008      	movs	r0, r1
 800586e:	6023      	str	r3, [r4, #0]
 8005870:	f7fc ff02 	bl	8002678 <_sbrk>
 8005874:	1c43      	adds	r3, r0, #1
 8005876:	d103      	bne.n	8005880 <_sbrk_r+0x1c>
 8005878:	6823      	ldr	r3, [r4, #0]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d000      	beq.n	8005880 <_sbrk_r+0x1c>
 800587e:	602b      	str	r3, [r5, #0]
 8005880:	bd70      	pop	{r4, r5, r6, pc}
 8005882:	46c0      	nop			; (mov r8, r8)
 8005884:	200001c4 	.word	0x200001c4

08005888 <__sread>:
 8005888:	b570      	push	{r4, r5, r6, lr}
 800588a:	000c      	movs	r4, r1
 800588c:	250e      	movs	r5, #14
 800588e:	5f49      	ldrsh	r1, [r1, r5]
 8005890:	f000 fac6 	bl	8005e20 <_read_r>
 8005894:	2800      	cmp	r0, #0
 8005896:	db03      	blt.n	80058a0 <__sread+0x18>
 8005898:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800589a:	181b      	adds	r3, r3, r0
 800589c:	6563      	str	r3, [r4, #84]	; 0x54
 800589e:	bd70      	pop	{r4, r5, r6, pc}
 80058a0:	89a3      	ldrh	r3, [r4, #12]
 80058a2:	4a02      	ldr	r2, [pc, #8]	; (80058ac <__sread+0x24>)
 80058a4:	4013      	ands	r3, r2
 80058a6:	81a3      	strh	r3, [r4, #12]
 80058a8:	e7f9      	b.n	800589e <__sread+0x16>
 80058aa:	46c0      	nop			; (mov r8, r8)
 80058ac:	ffffefff 	.word	0xffffefff

080058b0 <__swrite>:
 80058b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058b2:	001f      	movs	r7, r3
 80058b4:	898b      	ldrh	r3, [r1, #12]
 80058b6:	0005      	movs	r5, r0
 80058b8:	000c      	movs	r4, r1
 80058ba:	0016      	movs	r6, r2
 80058bc:	05db      	lsls	r3, r3, #23
 80058be:	d505      	bpl.n	80058cc <__swrite+0x1c>
 80058c0:	230e      	movs	r3, #14
 80058c2:	5ec9      	ldrsh	r1, [r1, r3]
 80058c4:	2200      	movs	r2, #0
 80058c6:	2302      	movs	r3, #2
 80058c8:	f000 f9d2 	bl	8005c70 <_lseek_r>
 80058cc:	89a3      	ldrh	r3, [r4, #12]
 80058ce:	4a05      	ldr	r2, [pc, #20]	; (80058e4 <__swrite+0x34>)
 80058d0:	0028      	movs	r0, r5
 80058d2:	4013      	ands	r3, r2
 80058d4:	81a3      	strh	r3, [r4, #12]
 80058d6:	0032      	movs	r2, r6
 80058d8:	230e      	movs	r3, #14
 80058da:	5ee1      	ldrsh	r1, [r4, r3]
 80058dc:	003b      	movs	r3, r7
 80058de:	f000 f875 	bl	80059cc <_write_r>
 80058e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058e4:	ffffefff 	.word	0xffffefff

080058e8 <__sseek>:
 80058e8:	b570      	push	{r4, r5, r6, lr}
 80058ea:	000c      	movs	r4, r1
 80058ec:	250e      	movs	r5, #14
 80058ee:	5f49      	ldrsh	r1, [r1, r5]
 80058f0:	f000 f9be 	bl	8005c70 <_lseek_r>
 80058f4:	89a3      	ldrh	r3, [r4, #12]
 80058f6:	1c42      	adds	r2, r0, #1
 80058f8:	d103      	bne.n	8005902 <__sseek+0x1a>
 80058fa:	4a05      	ldr	r2, [pc, #20]	; (8005910 <__sseek+0x28>)
 80058fc:	4013      	ands	r3, r2
 80058fe:	81a3      	strh	r3, [r4, #12]
 8005900:	bd70      	pop	{r4, r5, r6, pc}
 8005902:	2280      	movs	r2, #128	; 0x80
 8005904:	0152      	lsls	r2, r2, #5
 8005906:	4313      	orrs	r3, r2
 8005908:	81a3      	strh	r3, [r4, #12]
 800590a:	6560      	str	r0, [r4, #84]	; 0x54
 800590c:	e7f8      	b.n	8005900 <__sseek+0x18>
 800590e:	46c0      	nop			; (mov r8, r8)
 8005910:	ffffefff 	.word	0xffffefff

08005914 <__sclose>:
 8005914:	b510      	push	{r4, lr}
 8005916:	230e      	movs	r3, #14
 8005918:	5ec9      	ldrsh	r1, [r1, r3]
 800591a:	f000 f8e1 	bl	8005ae0 <_close_r>
 800591e:	bd10      	pop	{r4, pc}

08005920 <__swbuf_r>:
 8005920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005922:	0005      	movs	r5, r0
 8005924:	000e      	movs	r6, r1
 8005926:	0014      	movs	r4, r2
 8005928:	2800      	cmp	r0, #0
 800592a:	d004      	beq.n	8005936 <__swbuf_r+0x16>
 800592c:	6983      	ldr	r3, [r0, #24]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d101      	bne.n	8005936 <__swbuf_r+0x16>
 8005932:	f7ff fbf1 	bl	8005118 <__sinit>
 8005936:	4b22      	ldr	r3, [pc, #136]	; (80059c0 <__swbuf_r+0xa0>)
 8005938:	429c      	cmp	r4, r3
 800593a:	d12d      	bne.n	8005998 <__swbuf_r+0x78>
 800593c:	686c      	ldr	r4, [r5, #4]
 800593e:	69a3      	ldr	r3, [r4, #24]
 8005940:	60a3      	str	r3, [r4, #8]
 8005942:	89a3      	ldrh	r3, [r4, #12]
 8005944:	071b      	lsls	r3, r3, #28
 8005946:	d531      	bpl.n	80059ac <__swbuf_r+0x8c>
 8005948:	6923      	ldr	r3, [r4, #16]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d02e      	beq.n	80059ac <__swbuf_r+0x8c>
 800594e:	6823      	ldr	r3, [r4, #0]
 8005950:	6922      	ldr	r2, [r4, #16]
 8005952:	b2f7      	uxtb	r7, r6
 8005954:	1a98      	subs	r0, r3, r2
 8005956:	6963      	ldr	r3, [r4, #20]
 8005958:	b2f6      	uxtb	r6, r6
 800595a:	4283      	cmp	r3, r0
 800595c:	dc05      	bgt.n	800596a <__swbuf_r+0x4a>
 800595e:	0021      	movs	r1, r4
 8005960:	0028      	movs	r0, r5
 8005962:	f000 f959 	bl	8005c18 <_fflush_r>
 8005966:	2800      	cmp	r0, #0
 8005968:	d126      	bne.n	80059b8 <__swbuf_r+0x98>
 800596a:	68a3      	ldr	r3, [r4, #8]
 800596c:	3001      	adds	r0, #1
 800596e:	3b01      	subs	r3, #1
 8005970:	60a3      	str	r3, [r4, #8]
 8005972:	6823      	ldr	r3, [r4, #0]
 8005974:	1c5a      	adds	r2, r3, #1
 8005976:	6022      	str	r2, [r4, #0]
 8005978:	701f      	strb	r7, [r3, #0]
 800597a:	6963      	ldr	r3, [r4, #20]
 800597c:	4283      	cmp	r3, r0
 800597e:	d004      	beq.n	800598a <__swbuf_r+0x6a>
 8005980:	89a3      	ldrh	r3, [r4, #12]
 8005982:	07db      	lsls	r3, r3, #31
 8005984:	d51a      	bpl.n	80059bc <__swbuf_r+0x9c>
 8005986:	2e0a      	cmp	r6, #10
 8005988:	d118      	bne.n	80059bc <__swbuf_r+0x9c>
 800598a:	0021      	movs	r1, r4
 800598c:	0028      	movs	r0, r5
 800598e:	f000 f943 	bl	8005c18 <_fflush_r>
 8005992:	2800      	cmp	r0, #0
 8005994:	d012      	beq.n	80059bc <__swbuf_r+0x9c>
 8005996:	e00f      	b.n	80059b8 <__swbuf_r+0x98>
 8005998:	4b0a      	ldr	r3, [pc, #40]	; (80059c4 <__swbuf_r+0xa4>)
 800599a:	429c      	cmp	r4, r3
 800599c:	d101      	bne.n	80059a2 <__swbuf_r+0x82>
 800599e:	68ac      	ldr	r4, [r5, #8]
 80059a0:	e7cd      	b.n	800593e <__swbuf_r+0x1e>
 80059a2:	4b09      	ldr	r3, [pc, #36]	; (80059c8 <__swbuf_r+0xa8>)
 80059a4:	429c      	cmp	r4, r3
 80059a6:	d1ca      	bne.n	800593e <__swbuf_r+0x1e>
 80059a8:	68ec      	ldr	r4, [r5, #12]
 80059aa:	e7c8      	b.n	800593e <__swbuf_r+0x1e>
 80059ac:	0021      	movs	r1, r4
 80059ae:	0028      	movs	r0, r5
 80059b0:	f000 f820 	bl	80059f4 <__swsetup_r>
 80059b4:	2800      	cmp	r0, #0
 80059b6:	d0ca      	beq.n	800594e <__swbuf_r+0x2e>
 80059b8:	2601      	movs	r6, #1
 80059ba:	4276      	negs	r6, r6
 80059bc:	0030      	movs	r0, r6
 80059be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059c0:	080074f4 	.word	0x080074f4
 80059c4:	08007514 	.word	0x08007514
 80059c8:	080074d4 	.word	0x080074d4

080059cc <_write_r>:
 80059cc:	b570      	push	{r4, r5, r6, lr}
 80059ce:	0005      	movs	r5, r0
 80059d0:	0008      	movs	r0, r1
 80059d2:	0011      	movs	r1, r2
 80059d4:	2200      	movs	r2, #0
 80059d6:	4c06      	ldr	r4, [pc, #24]	; (80059f0 <_write_r+0x24>)
 80059d8:	6022      	str	r2, [r4, #0]
 80059da:	001a      	movs	r2, r3
 80059dc:	f7fc fe04 	bl	80025e8 <_write>
 80059e0:	1c43      	adds	r3, r0, #1
 80059e2:	d103      	bne.n	80059ec <_write_r+0x20>
 80059e4:	6823      	ldr	r3, [r4, #0]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d000      	beq.n	80059ec <_write_r+0x20>
 80059ea:	602b      	str	r3, [r5, #0]
 80059ec:	bd70      	pop	{r4, r5, r6, pc}
 80059ee:	46c0      	nop			; (mov r8, r8)
 80059f0:	200001c4 	.word	0x200001c4

080059f4 <__swsetup_r>:
 80059f4:	4b36      	ldr	r3, [pc, #216]	; (8005ad0 <__swsetup_r+0xdc>)
 80059f6:	b570      	push	{r4, r5, r6, lr}
 80059f8:	681d      	ldr	r5, [r3, #0]
 80059fa:	0006      	movs	r6, r0
 80059fc:	000c      	movs	r4, r1
 80059fe:	2d00      	cmp	r5, #0
 8005a00:	d005      	beq.n	8005a0e <__swsetup_r+0x1a>
 8005a02:	69ab      	ldr	r3, [r5, #24]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d102      	bne.n	8005a0e <__swsetup_r+0x1a>
 8005a08:	0028      	movs	r0, r5
 8005a0a:	f7ff fb85 	bl	8005118 <__sinit>
 8005a0e:	4b31      	ldr	r3, [pc, #196]	; (8005ad4 <__swsetup_r+0xe0>)
 8005a10:	429c      	cmp	r4, r3
 8005a12:	d10f      	bne.n	8005a34 <__swsetup_r+0x40>
 8005a14:	686c      	ldr	r4, [r5, #4]
 8005a16:	230c      	movs	r3, #12
 8005a18:	5ee2      	ldrsh	r2, [r4, r3]
 8005a1a:	b293      	uxth	r3, r2
 8005a1c:	0719      	lsls	r1, r3, #28
 8005a1e:	d42d      	bmi.n	8005a7c <__swsetup_r+0x88>
 8005a20:	06d9      	lsls	r1, r3, #27
 8005a22:	d411      	bmi.n	8005a48 <__swsetup_r+0x54>
 8005a24:	2309      	movs	r3, #9
 8005a26:	2001      	movs	r0, #1
 8005a28:	6033      	str	r3, [r6, #0]
 8005a2a:	3337      	adds	r3, #55	; 0x37
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	81a3      	strh	r3, [r4, #12]
 8005a30:	4240      	negs	r0, r0
 8005a32:	bd70      	pop	{r4, r5, r6, pc}
 8005a34:	4b28      	ldr	r3, [pc, #160]	; (8005ad8 <__swsetup_r+0xe4>)
 8005a36:	429c      	cmp	r4, r3
 8005a38:	d101      	bne.n	8005a3e <__swsetup_r+0x4a>
 8005a3a:	68ac      	ldr	r4, [r5, #8]
 8005a3c:	e7eb      	b.n	8005a16 <__swsetup_r+0x22>
 8005a3e:	4b27      	ldr	r3, [pc, #156]	; (8005adc <__swsetup_r+0xe8>)
 8005a40:	429c      	cmp	r4, r3
 8005a42:	d1e8      	bne.n	8005a16 <__swsetup_r+0x22>
 8005a44:	68ec      	ldr	r4, [r5, #12]
 8005a46:	e7e6      	b.n	8005a16 <__swsetup_r+0x22>
 8005a48:	075b      	lsls	r3, r3, #29
 8005a4a:	d513      	bpl.n	8005a74 <__swsetup_r+0x80>
 8005a4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a4e:	2900      	cmp	r1, #0
 8005a50:	d008      	beq.n	8005a64 <__swsetup_r+0x70>
 8005a52:	0023      	movs	r3, r4
 8005a54:	3344      	adds	r3, #68	; 0x44
 8005a56:	4299      	cmp	r1, r3
 8005a58:	d002      	beq.n	8005a60 <__swsetup_r+0x6c>
 8005a5a:	0030      	movs	r0, r6
 8005a5c:	f000 f996 	bl	8005d8c <_free_r>
 8005a60:	2300      	movs	r3, #0
 8005a62:	6363      	str	r3, [r4, #52]	; 0x34
 8005a64:	2224      	movs	r2, #36	; 0x24
 8005a66:	89a3      	ldrh	r3, [r4, #12]
 8005a68:	4393      	bics	r3, r2
 8005a6a:	81a3      	strh	r3, [r4, #12]
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	6063      	str	r3, [r4, #4]
 8005a70:	6923      	ldr	r3, [r4, #16]
 8005a72:	6023      	str	r3, [r4, #0]
 8005a74:	2308      	movs	r3, #8
 8005a76:	89a2      	ldrh	r2, [r4, #12]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	81a3      	strh	r3, [r4, #12]
 8005a7c:	6923      	ldr	r3, [r4, #16]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10b      	bne.n	8005a9a <__swsetup_r+0xa6>
 8005a82:	21a0      	movs	r1, #160	; 0xa0
 8005a84:	2280      	movs	r2, #128	; 0x80
 8005a86:	89a3      	ldrh	r3, [r4, #12]
 8005a88:	0089      	lsls	r1, r1, #2
 8005a8a:	0092      	lsls	r2, r2, #2
 8005a8c:	400b      	ands	r3, r1
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d003      	beq.n	8005a9a <__swsetup_r+0xa6>
 8005a92:	0021      	movs	r1, r4
 8005a94:	0030      	movs	r0, r6
 8005a96:	f000 f927 	bl	8005ce8 <__smakebuf_r>
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	89a2      	ldrh	r2, [r4, #12]
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	d011      	beq.n	8005ac6 <__swsetup_r+0xd2>
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	60a3      	str	r3, [r4, #8]
 8005aa6:	6963      	ldr	r3, [r4, #20]
 8005aa8:	425b      	negs	r3, r3
 8005aaa:	61a3      	str	r3, [r4, #24]
 8005aac:	2000      	movs	r0, #0
 8005aae:	6923      	ldr	r3, [r4, #16]
 8005ab0:	4283      	cmp	r3, r0
 8005ab2:	d1be      	bne.n	8005a32 <__swsetup_r+0x3e>
 8005ab4:	230c      	movs	r3, #12
 8005ab6:	5ee2      	ldrsh	r2, [r4, r3]
 8005ab8:	0613      	lsls	r3, r2, #24
 8005aba:	d5ba      	bpl.n	8005a32 <__swsetup_r+0x3e>
 8005abc:	2340      	movs	r3, #64	; 0x40
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	81a3      	strh	r3, [r4, #12]
 8005ac2:	3801      	subs	r0, #1
 8005ac4:	e7b5      	b.n	8005a32 <__swsetup_r+0x3e>
 8005ac6:	0792      	lsls	r2, r2, #30
 8005ac8:	d400      	bmi.n	8005acc <__swsetup_r+0xd8>
 8005aca:	6963      	ldr	r3, [r4, #20]
 8005acc:	60a3      	str	r3, [r4, #8]
 8005ace:	e7ed      	b.n	8005aac <__swsetup_r+0xb8>
 8005ad0:	20000004 	.word	0x20000004
 8005ad4:	080074f4 	.word	0x080074f4
 8005ad8:	08007514 	.word	0x08007514
 8005adc:	080074d4 	.word	0x080074d4

08005ae0 <_close_r>:
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	b570      	push	{r4, r5, r6, lr}
 8005ae4:	4c06      	ldr	r4, [pc, #24]	; (8005b00 <_close_r+0x20>)
 8005ae6:	0005      	movs	r5, r0
 8005ae8:	0008      	movs	r0, r1
 8005aea:	6023      	str	r3, [r4, #0]
 8005aec:	f7fc fd98 	bl	8002620 <_close>
 8005af0:	1c43      	adds	r3, r0, #1
 8005af2:	d103      	bne.n	8005afc <_close_r+0x1c>
 8005af4:	6823      	ldr	r3, [r4, #0]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d000      	beq.n	8005afc <_close_r+0x1c>
 8005afa:	602b      	str	r3, [r5, #0]
 8005afc:	bd70      	pop	{r4, r5, r6, pc}
 8005afe:	46c0      	nop			; (mov r8, r8)
 8005b00:	200001c4 	.word	0x200001c4

08005b04 <__sflush_r>:
 8005b04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b06:	898a      	ldrh	r2, [r1, #12]
 8005b08:	0005      	movs	r5, r0
 8005b0a:	000c      	movs	r4, r1
 8005b0c:	0713      	lsls	r3, r2, #28
 8005b0e:	d460      	bmi.n	8005bd2 <__sflush_r+0xce>
 8005b10:	684b      	ldr	r3, [r1, #4]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	dc04      	bgt.n	8005b20 <__sflush_r+0x1c>
 8005b16:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	dc01      	bgt.n	8005b20 <__sflush_r+0x1c>
 8005b1c:	2000      	movs	r0, #0
 8005b1e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005b20:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005b22:	2f00      	cmp	r7, #0
 8005b24:	d0fa      	beq.n	8005b1c <__sflush_r+0x18>
 8005b26:	2300      	movs	r3, #0
 8005b28:	682e      	ldr	r6, [r5, #0]
 8005b2a:	602b      	str	r3, [r5, #0]
 8005b2c:	2380      	movs	r3, #128	; 0x80
 8005b2e:	015b      	lsls	r3, r3, #5
 8005b30:	6a21      	ldr	r1, [r4, #32]
 8005b32:	401a      	ands	r2, r3
 8005b34:	d034      	beq.n	8005ba0 <__sflush_r+0x9c>
 8005b36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005b38:	89a3      	ldrh	r3, [r4, #12]
 8005b3a:	075b      	lsls	r3, r3, #29
 8005b3c:	d506      	bpl.n	8005b4c <__sflush_r+0x48>
 8005b3e:	6863      	ldr	r3, [r4, #4]
 8005b40:	1ac0      	subs	r0, r0, r3
 8005b42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d001      	beq.n	8005b4c <__sflush_r+0x48>
 8005b48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b4a:	1ac0      	subs	r0, r0, r3
 8005b4c:	0002      	movs	r2, r0
 8005b4e:	6a21      	ldr	r1, [r4, #32]
 8005b50:	2300      	movs	r3, #0
 8005b52:	0028      	movs	r0, r5
 8005b54:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005b56:	47b8      	blx	r7
 8005b58:	89a1      	ldrh	r1, [r4, #12]
 8005b5a:	1c43      	adds	r3, r0, #1
 8005b5c:	d106      	bne.n	8005b6c <__sflush_r+0x68>
 8005b5e:	682b      	ldr	r3, [r5, #0]
 8005b60:	2b1d      	cmp	r3, #29
 8005b62:	d830      	bhi.n	8005bc6 <__sflush_r+0xc2>
 8005b64:	4a2b      	ldr	r2, [pc, #172]	; (8005c14 <__sflush_r+0x110>)
 8005b66:	40da      	lsrs	r2, r3
 8005b68:	07d3      	lsls	r3, r2, #31
 8005b6a:	d52c      	bpl.n	8005bc6 <__sflush_r+0xc2>
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	6063      	str	r3, [r4, #4]
 8005b70:	6923      	ldr	r3, [r4, #16]
 8005b72:	6023      	str	r3, [r4, #0]
 8005b74:	04cb      	lsls	r3, r1, #19
 8005b76:	d505      	bpl.n	8005b84 <__sflush_r+0x80>
 8005b78:	1c43      	adds	r3, r0, #1
 8005b7a:	d102      	bne.n	8005b82 <__sflush_r+0x7e>
 8005b7c:	682b      	ldr	r3, [r5, #0]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d100      	bne.n	8005b84 <__sflush_r+0x80>
 8005b82:	6560      	str	r0, [r4, #84]	; 0x54
 8005b84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b86:	602e      	str	r6, [r5, #0]
 8005b88:	2900      	cmp	r1, #0
 8005b8a:	d0c7      	beq.n	8005b1c <__sflush_r+0x18>
 8005b8c:	0023      	movs	r3, r4
 8005b8e:	3344      	adds	r3, #68	; 0x44
 8005b90:	4299      	cmp	r1, r3
 8005b92:	d002      	beq.n	8005b9a <__sflush_r+0x96>
 8005b94:	0028      	movs	r0, r5
 8005b96:	f000 f8f9 	bl	8005d8c <_free_r>
 8005b9a:	2000      	movs	r0, #0
 8005b9c:	6360      	str	r0, [r4, #52]	; 0x34
 8005b9e:	e7be      	b.n	8005b1e <__sflush_r+0x1a>
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	0028      	movs	r0, r5
 8005ba4:	47b8      	blx	r7
 8005ba6:	1c43      	adds	r3, r0, #1
 8005ba8:	d1c6      	bne.n	8005b38 <__sflush_r+0x34>
 8005baa:	682b      	ldr	r3, [r5, #0]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d0c3      	beq.n	8005b38 <__sflush_r+0x34>
 8005bb0:	2b1d      	cmp	r3, #29
 8005bb2:	d001      	beq.n	8005bb8 <__sflush_r+0xb4>
 8005bb4:	2b16      	cmp	r3, #22
 8005bb6:	d101      	bne.n	8005bbc <__sflush_r+0xb8>
 8005bb8:	602e      	str	r6, [r5, #0]
 8005bba:	e7af      	b.n	8005b1c <__sflush_r+0x18>
 8005bbc:	2340      	movs	r3, #64	; 0x40
 8005bbe:	89a2      	ldrh	r2, [r4, #12]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	81a3      	strh	r3, [r4, #12]
 8005bc4:	e7ab      	b.n	8005b1e <__sflush_r+0x1a>
 8005bc6:	2340      	movs	r3, #64	; 0x40
 8005bc8:	430b      	orrs	r3, r1
 8005bca:	2001      	movs	r0, #1
 8005bcc:	81a3      	strh	r3, [r4, #12]
 8005bce:	4240      	negs	r0, r0
 8005bd0:	e7a5      	b.n	8005b1e <__sflush_r+0x1a>
 8005bd2:	690f      	ldr	r7, [r1, #16]
 8005bd4:	2f00      	cmp	r7, #0
 8005bd6:	d0a1      	beq.n	8005b1c <__sflush_r+0x18>
 8005bd8:	680b      	ldr	r3, [r1, #0]
 8005bda:	600f      	str	r7, [r1, #0]
 8005bdc:	1bdb      	subs	r3, r3, r7
 8005bde:	9301      	str	r3, [sp, #4]
 8005be0:	2300      	movs	r3, #0
 8005be2:	0792      	lsls	r2, r2, #30
 8005be4:	d100      	bne.n	8005be8 <__sflush_r+0xe4>
 8005be6:	694b      	ldr	r3, [r1, #20]
 8005be8:	60a3      	str	r3, [r4, #8]
 8005bea:	9b01      	ldr	r3, [sp, #4]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	dc00      	bgt.n	8005bf2 <__sflush_r+0xee>
 8005bf0:	e794      	b.n	8005b1c <__sflush_r+0x18>
 8005bf2:	9b01      	ldr	r3, [sp, #4]
 8005bf4:	003a      	movs	r2, r7
 8005bf6:	6a21      	ldr	r1, [r4, #32]
 8005bf8:	0028      	movs	r0, r5
 8005bfa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005bfc:	47b0      	blx	r6
 8005bfe:	2800      	cmp	r0, #0
 8005c00:	dc03      	bgt.n	8005c0a <__sflush_r+0x106>
 8005c02:	2340      	movs	r3, #64	; 0x40
 8005c04:	89a2      	ldrh	r2, [r4, #12]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	e7df      	b.n	8005bca <__sflush_r+0xc6>
 8005c0a:	9b01      	ldr	r3, [sp, #4]
 8005c0c:	183f      	adds	r7, r7, r0
 8005c0e:	1a1b      	subs	r3, r3, r0
 8005c10:	9301      	str	r3, [sp, #4]
 8005c12:	e7ea      	b.n	8005bea <__sflush_r+0xe6>
 8005c14:	20400001 	.word	0x20400001

08005c18 <_fflush_r>:
 8005c18:	690b      	ldr	r3, [r1, #16]
 8005c1a:	b570      	push	{r4, r5, r6, lr}
 8005c1c:	0005      	movs	r5, r0
 8005c1e:	000c      	movs	r4, r1
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d101      	bne.n	8005c28 <_fflush_r+0x10>
 8005c24:	2000      	movs	r0, #0
 8005c26:	bd70      	pop	{r4, r5, r6, pc}
 8005c28:	2800      	cmp	r0, #0
 8005c2a:	d004      	beq.n	8005c36 <_fflush_r+0x1e>
 8005c2c:	6983      	ldr	r3, [r0, #24]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d101      	bne.n	8005c36 <_fflush_r+0x1e>
 8005c32:	f7ff fa71 	bl	8005118 <__sinit>
 8005c36:	4b0b      	ldr	r3, [pc, #44]	; (8005c64 <_fflush_r+0x4c>)
 8005c38:	429c      	cmp	r4, r3
 8005c3a:	d109      	bne.n	8005c50 <_fflush_r+0x38>
 8005c3c:	686c      	ldr	r4, [r5, #4]
 8005c3e:	220c      	movs	r2, #12
 8005c40:	5ea3      	ldrsh	r3, [r4, r2]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d0ee      	beq.n	8005c24 <_fflush_r+0xc>
 8005c46:	0021      	movs	r1, r4
 8005c48:	0028      	movs	r0, r5
 8005c4a:	f7ff ff5b 	bl	8005b04 <__sflush_r>
 8005c4e:	e7ea      	b.n	8005c26 <_fflush_r+0xe>
 8005c50:	4b05      	ldr	r3, [pc, #20]	; (8005c68 <_fflush_r+0x50>)
 8005c52:	429c      	cmp	r4, r3
 8005c54:	d101      	bne.n	8005c5a <_fflush_r+0x42>
 8005c56:	68ac      	ldr	r4, [r5, #8]
 8005c58:	e7f1      	b.n	8005c3e <_fflush_r+0x26>
 8005c5a:	4b04      	ldr	r3, [pc, #16]	; (8005c6c <_fflush_r+0x54>)
 8005c5c:	429c      	cmp	r4, r3
 8005c5e:	d1ee      	bne.n	8005c3e <_fflush_r+0x26>
 8005c60:	68ec      	ldr	r4, [r5, #12]
 8005c62:	e7ec      	b.n	8005c3e <_fflush_r+0x26>
 8005c64:	080074f4 	.word	0x080074f4
 8005c68:	08007514 	.word	0x08007514
 8005c6c:	080074d4 	.word	0x080074d4

08005c70 <_lseek_r>:
 8005c70:	b570      	push	{r4, r5, r6, lr}
 8005c72:	0005      	movs	r5, r0
 8005c74:	0008      	movs	r0, r1
 8005c76:	0011      	movs	r1, r2
 8005c78:	2200      	movs	r2, #0
 8005c7a:	4c06      	ldr	r4, [pc, #24]	; (8005c94 <_lseek_r+0x24>)
 8005c7c:	6022      	str	r2, [r4, #0]
 8005c7e:	001a      	movs	r2, r3
 8005c80:	f7fc fcef 	bl	8002662 <_lseek>
 8005c84:	1c43      	adds	r3, r0, #1
 8005c86:	d103      	bne.n	8005c90 <_lseek_r+0x20>
 8005c88:	6823      	ldr	r3, [r4, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d000      	beq.n	8005c90 <_lseek_r+0x20>
 8005c8e:	602b      	str	r3, [r5, #0]
 8005c90:	bd70      	pop	{r4, r5, r6, pc}
 8005c92:	46c0      	nop			; (mov r8, r8)
 8005c94:	200001c4 	.word	0x200001c4

08005c98 <__swhatbuf_r>:
 8005c98:	b570      	push	{r4, r5, r6, lr}
 8005c9a:	000e      	movs	r6, r1
 8005c9c:	001d      	movs	r5, r3
 8005c9e:	230e      	movs	r3, #14
 8005ca0:	5ec9      	ldrsh	r1, [r1, r3]
 8005ca2:	b096      	sub	sp, #88	; 0x58
 8005ca4:	0014      	movs	r4, r2
 8005ca6:	2900      	cmp	r1, #0
 8005ca8:	da07      	bge.n	8005cba <__swhatbuf_r+0x22>
 8005caa:	2300      	movs	r3, #0
 8005cac:	602b      	str	r3, [r5, #0]
 8005cae:	89b3      	ldrh	r3, [r6, #12]
 8005cb0:	061b      	lsls	r3, r3, #24
 8005cb2:	d411      	bmi.n	8005cd8 <__swhatbuf_r+0x40>
 8005cb4:	2380      	movs	r3, #128	; 0x80
 8005cb6:	00db      	lsls	r3, r3, #3
 8005cb8:	e00f      	b.n	8005cda <__swhatbuf_r+0x42>
 8005cba:	466a      	mov	r2, sp
 8005cbc:	f000 f8c4 	bl	8005e48 <_fstat_r>
 8005cc0:	2800      	cmp	r0, #0
 8005cc2:	dbf2      	blt.n	8005caa <__swhatbuf_r+0x12>
 8005cc4:	22f0      	movs	r2, #240	; 0xf0
 8005cc6:	9b01      	ldr	r3, [sp, #4]
 8005cc8:	0212      	lsls	r2, r2, #8
 8005cca:	4013      	ands	r3, r2
 8005ccc:	4a05      	ldr	r2, [pc, #20]	; (8005ce4 <__swhatbuf_r+0x4c>)
 8005cce:	189b      	adds	r3, r3, r2
 8005cd0:	425a      	negs	r2, r3
 8005cd2:	4153      	adcs	r3, r2
 8005cd4:	602b      	str	r3, [r5, #0]
 8005cd6:	e7ed      	b.n	8005cb4 <__swhatbuf_r+0x1c>
 8005cd8:	2340      	movs	r3, #64	; 0x40
 8005cda:	2000      	movs	r0, #0
 8005cdc:	6023      	str	r3, [r4, #0]
 8005cde:	b016      	add	sp, #88	; 0x58
 8005ce0:	bd70      	pop	{r4, r5, r6, pc}
 8005ce2:	46c0      	nop			; (mov r8, r8)
 8005ce4:	ffffe000 	.word	0xffffe000

08005ce8 <__smakebuf_r>:
 8005ce8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cea:	2602      	movs	r6, #2
 8005cec:	898b      	ldrh	r3, [r1, #12]
 8005cee:	0005      	movs	r5, r0
 8005cf0:	000c      	movs	r4, r1
 8005cf2:	4233      	tst	r3, r6
 8005cf4:	d006      	beq.n	8005d04 <__smakebuf_r+0x1c>
 8005cf6:	0023      	movs	r3, r4
 8005cf8:	3347      	adds	r3, #71	; 0x47
 8005cfa:	6023      	str	r3, [r4, #0]
 8005cfc:	6123      	str	r3, [r4, #16]
 8005cfe:	2301      	movs	r3, #1
 8005d00:	6163      	str	r3, [r4, #20]
 8005d02:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005d04:	ab01      	add	r3, sp, #4
 8005d06:	466a      	mov	r2, sp
 8005d08:	f7ff ffc6 	bl	8005c98 <__swhatbuf_r>
 8005d0c:	9900      	ldr	r1, [sp, #0]
 8005d0e:	0007      	movs	r7, r0
 8005d10:	0028      	movs	r0, r5
 8005d12:	f7ff fa95 	bl	8005240 <_malloc_r>
 8005d16:	2800      	cmp	r0, #0
 8005d18:	d108      	bne.n	8005d2c <__smakebuf_r+0x44>
 8005d1a:	220c      	movs	r2, #12
 8005d1c:	5ea3      	ldrsh	r3, [r4, r2]
 8005d1e:	059a      	lsls	r2, r3, #22
 8005d20:	d4ef      	bmi.n	8005d02 <__smakebuf_r+0x1a>
 8005d22:	2203      	movs	r2, #3
 8005d24:	4393      	bics	r3, r2
 8005d26:	431e      	orrs	r6, r3
 8005d28:	81a6      	strh	r6, [r4, #12]
 8005d2a:	e7e4      	b.n	8005cf6 <__smakebuf_r+0xe>
 8005d2c:	4b0f      	ldr	r3, [pc, #60]	; (8005d6c <__smakebuf_r+0x84>)
 8005d2e:	62ab      	str	r3, [r5, #40]	; 0x28
 8005d30:	2380      	movs	r3, #128	; 0x80
 8005d32:	89a2      	ldrh	r2, [r4, #12]
 8005d34:	6020      	str	r0, [r4, #0]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	81a3      	strh	r3, [r4, #12]
 8005d3a:	9b00      	ldr	r3, [sp, #0]
 8005d3c:	6120      	str	r0, [r4, #16]
 8005d3e:	6163      	str	r3, [r4, #20]
 8005d40:	9b01      	ldr	r3, [sp, #4]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00d      	beq.n	8005d62 <__smakebuf_r+0x7a>
 8005d46:	230e      	movs	r3, #14
 8005d48:	5ee1      	ldrsh	r1, [r4, r3]
 8005d4a:	0028      	movs	r0, r5
 8005d4c:	f000 f88e 	bl	8005e6c <_isatty_r>
 8005d50:	2800      	cmp	r0, #0
 8005d52:	d006      	beq.n	8005d62 <__smakebuf_r+0x7a>
 8005d54:	2203      	movs	r2, #3
 8005d56:	89a3      	ldrh	r3, [r4, #12]
 8005d58:	4393      	bics	r3, r2
 8005d5a:	001a      	movs	r2, r3
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	81a3      	strh	r3, [r4, #12]
 8005d62:	89a0      	ldrh	r0, [r4, #12]
 8005d64:	4338      	orrs	r0, r7
 8005d66:	81a0      	strh	r0, [r4, #12]
 8005d68:	e7cb      	b.n	8005d02 <__smakebuf_r+0x1a>
 8005d6a:	46c0      	nop			; (mov r8, r8)
 8005d6c:	080050dd 	.word	0x080050dd

08005d70 <memchr>:
 8005d70:	b2c9      	uxtb	r1, r1
 8005d72:	1882      	adds	r2, r0, r2
 8005d74:	4290      	cmp	r0, r2
 8005d76:	d101      	bne.n	8005d7c <memchr+0xc>
 8005d78:	2000      	movs	r0, #0
 8005d7a:	4770      	bx	lr
 8005d7c:	7803      	ldrb	r3, [r0, #0]
 8005d7e:	428b      	cmp	r3, r1
 8005d80:	d0fb      	beq.n	8005d7a <memchr+0xa>
 8005d82:	3001      	adds	r0, #1
 8005d84:	e7f6      	b.n	8005d74 <memchr+0x4>

08005d86 <__malloc_lock>:
 8005d86:	4770      	bx	lr

08005d88 <__malloc_unlock>:
 8005d88:	4770      	bx	lr
	...

08005d8c <_free_r>:
 8005d8c:	b570      	push	{r4, r5, r6, lr}
 8005d8e:	0005      	movs	r5, r0
 8005d90:	2900      	cmp	r1, #0
 8005d92:	d010      	beq.n	8005db6 <_free_r+0x2a>
 8005d94:	1f0c      	subs	r4, r1, #4
 8005d96:	6823      	ldr	r3, [r4, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	da00      	bge.n	8005d9e <_free_r+0x12>
 8005d9c:	18e4      	adds	r4, r4, r3
 8005d9e:	0028      	movs	r0, r5
 8005da0:	f7ff fff1 	bl	8005d86 <__malloc_lock>
 8005da4:	4a1d      	ldr	r2, [pc, #116]	; (8005e1c <_free_r+0x90>)
 8005da6:	6813      	ldr	r3, [r2, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d105      	bne.n	8005db8 <_free_r+0x2c>
 8005dac:	6063      	str	r3, [r4, #4]
 8005dae:	6014      	str	r4, [r2, #0]
 8005db0:	0028      	movs	r0, r5
 8005db2:	f7ff ffe9 	bl	8005d88 <__malloc_unlock>
 8005db6:	bd70      	pop	{r4, r5, r6, pc}
 8005db8:	42a3      	cmp	r3, r4
 8005dba:	d909      	bls.n	8005dd0 <_free_r+0x44>
 8005dbc:	6821      	ldr	r1, [r4, #0]
 8005dbe:	1860      	adds	r0, r4, r1
 8005dc0:	4283      	cmp	r3, r0
 8005dc2:	d1f3      	bne.n	8005dac <_free_r+0x20>
 8005dc4:	6818      	ldr	r0, [r3, #0]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	1841      	adds	r1, r0, r1
 8005dca:	6021      	str	r1, [r4, #0]
 8005dcc:	e7ee      	b.n	8005dac <_free_r+0x20>
 8005dce:	0013      	movs	r3, r2
 8005dd0:	685a      	ldr	r2, [r3, #4]
 8005dd2:	2a00      	cmp	r2, #0
 8005dd4:	d001      	beq.n	8005dda <_free_r+0x4e>
 8005dd6:	42a2      	cmp	r2, r4
 8005dd8:	d9f9      	bls.n	8005dce <_free_r+0x42>
 8005dda:	6819      	ldr	r1, [r3, #0]
 8005ddc:	1858      	adds	r0, r3, r1
 8005dde:	42a0      	cmp	r0, r4
 8005de0:	d10b      	bne.n	8005dfa <_free_r+0x6e>
 8005de2:	6820      	ldr	r0, [r4, #0]
 8005de4:	1809      	adds	r1, r1, r0
 8005de6:	1858      	adds	r0, r3, r1
 8005de8:	6019      	str	r1, [r3, #0]
 8005dea:	4282      	cmp	r2, r0
 8005dec:	d1e0      	bne.n	8005db0 <_free_r+0x24>
 8005dee:	6810      	ldr	r0, [r2, #0]
 8005df0:	6852      	ldr	r2, [r2, #4]
 8005df2:	1841      	adds	r1, r0, r1
 8005df4:	6019      	str	r1, [r3, #0]
 8005df6:	605a      	str	r2, [r3, #4]
 8005df8:	e7da      	b.n	8005db0 <_free_r+0x24>
 8005dfa:	42a0      	cmp	r0, r4
 8005dfc:	d902      	bls.n	8005e04 <_free_r+0x78>
 8005dfe:	230c      	movs	r3, #12
 8005e00:	602b      	str	r3, [r5, #0]
 8005e02:	e7d5      	b.n	8005db0 <_free_r+0x24>
 8005e04:	6821      	ldr	r1, [r4, #0]
 8005e06:	1860      	adds	r0, r4, r1
 8005e08:	4282      	cmp	r2, r0
 8005e0a:	d103      	bne.n	8005e14 <_free_r+0x88>
 8005e0c:	6810      	ldr	r0, [r2, #0]
 8005e0e:	6852      	ldr	r2, [r2, #4]
 8005e10:	1841      	adds	r1, r0, r1
 8005e12:	6021      	str	r1, [r4, #0]
 8005e14:	6062      	str	r2, [r4, #4]
 8005e16:	605c      	str	r4, [r3, #4]
 8005e18:	e7ca      	b.n	8005db0 <_free_r+0x24>
 8005e1a:	46c0      	nop			; (mov r8, r8)
 8005e1c:	2000008c 	.word	0x2000008c

08005e20 <_read_r>:
 8005e20:	b570      	push	{r4, r5, r6, lr}
 8005e22:	0005      	movs	r5, r0
 8005e24:	0008      	movs	r0, r1
 8005e26:	0011      	movs	r1, r2
 8005e28:	2200      	movs	r2, #0
 8005e2a:	4c06      	ldr	r4, [pc, #24]	; (8005e44 <_read_r+0x24>)
 8005e2c:	6022      	str	r2, [r4, #0]
 8005e2e:	001a      	movs	r2, r3
 8005e30:	f7fc fbbd 	bl	80025ae <_read>
 8005e34:	1c43      	adds	r3, r0, #1
 8005e36:	d103      	bne.n	8005e40 <_read_r+0x20>
 8005e38:	6823      	ldr	r3, [r4, #0]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d000      	beq.n	8005e40 <_read_r+0x20>
 8005e3e:	602b      	str	r3, [r5, #0]
 8005e40:	bd70      	pop	{r4, r5, r6, pc}
 8005e42:	46c0      	nop			; (mov r8, r8)
 8005e44:	200001c4 	.word	0x200001c4

08005e48 <_fstat_r>:
 8005e48:	2300      	movs	r3, #0
 8005e4a:	b570      	push	{r4, r5, r6, lr}
 8005e4c:	4c06      	ldr	r4, [pc, #24]	; (8005e68 <_fstat_r+0x20>)
 8005e4e:	0005      	movs	r5, r0
 8005e50:	0008      	movs	r0, r1
 8005e52:	0011      	movs	r1, r2
 8005e54:	6023      	str	r3, [r4, #0]
 8005e56:	f7fc fbed 	bl	8002634 <_fstat>
 8005e5a:	1c43      	adds	r3, r0, #1
 8005e5c:	d103      	bne.n	8005e66 <_fstat_r+0x1e>
 8005e5e:	6823      	ldr	r3, [r4, #0]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d000      	beq.n	8005e66 <_fstat_r+0x1e>
 8005e64:	602b      	str	r3, [r5, #0]
 8005e66:	bd70      	pop	{r4, r5, r6, pc}
 8005e68:	200001c4 	.word	0x200001c4

08005e6c <_isatty_r>:
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	b570      	push	{r4, r5, r6, lr}
 8005e70:	4c06      	ldr	r4, [pc, #24]	; (8005e8c <_isatty_r+0x20>)
 8005e72:	0005      	movs	r5, r0
 8005e74:	0008      	movs	r0, r1
 8005e76:	6023      	str	r3, [r4, #0]
 8005e78:	f7fc fbea 	bl	8002650 <_isatty>
 8005e7c:	1c43      	adds	r3, r0, #1
 8005e7e:	d103      	bne.n	8005e88 <_isatty_r+0x1c>
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d000      	beq.n	8005e88 <_isatty_r+0x1c>
 8005e86:	602b      	str	r3, [r5, #0]
 8005e88:	bd70      	pop	{r4, r5, r6, pc}
 8005e8a:	46c0      	nop			; (mov r8, r8)
 8005e8c:	200001c4 	.word	0x200001c4

08005e90 <atan>:
 8005e90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e92:	4b98      	ldr	r3, [pc, #608]	; (80060f4 <atan+0x264>)
 8005e94:	b085      	sub	sp, #20
 8005e96:	004e      	lsls	r6, r1, #1
 8005e98:	0004      	movs	r4, r0
 8005e9a:	000d      	movs	r5, r1
 8005e9c:	9103      	str	r1, [sp, #12]
 8005e9e:	0876      	lsrs	r6, r6, #1
 8005ea0:	429e      	cmp	r6, r3
 8005ea2:	dd18      	ble.n	8005ed6 <atan+0x46>
 8005ea4:	4b94      	ldr	r3, [pc, #592]	; (80060f8 <atan+0x268>)
 8005ea6:	429e      	cmp	r6, r3
 8005ea8:	dc02      	bgt.n	8005eb0 <atan+0x20>
 8005eaa:	d10a      	bne.n	8005ec2 <atan+0x32>
 8005eac:	2800      	cmp	r0, #0
 8005eae:	d008      	beq.n	8005ec2 <atan+0x32>
 8005eb0:	0022      	movs	r2, r4
 8005eb2:	002b      	movs	r3, r5
 8005eb4:	0020      	movs	r0, r4
 8005eb6:	0029      	movs	r1, r5
 8005eb8:	f7fa fc26 	bl	8000708 <__aeabi_dadd>
 8005ebc:	0004      	movs	r4, r0
 8005ebe:	000d      	movs	r5, r1
 8005ec0:	e005      	b.n	8005ece <atan+0x3e>
 8005ec2:	9b03      	ldr	r3, [sp, #12]
 8005ec4:	4c8d      	ldr	r4, [pc, #564]	; (80060fc <atan+0x26c>)
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	dc00      	bgt.n	8005ecc <atan+0x3c>
 8005eca:	e110      	b.n	80060ee <atan+0x25e>
 8005ecc:	4d8c      	ldr	r5, [pc, #560]	; (8006100 <atan+0x270>)
 8005ece:	0020      	movs	r0, r4
 8005ed0:	0029      	movs	r1, r5
 8005ed2:	b005      	add	sp, #20
 8005ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ed6:	4b8b      	ldr	r3, [pc, #556]	; (8006104 <atan+0x274>)
 8005ed8:	429e      	cmp	r6, r3
 8005eda:	dc0f      	bgt.n	8005efc <atan+0x6c>
 8005edc:	4b8a      	ldr	r3, [pc, #552]	; (8006108 <atan+0x278>)
 8005ede:	429e      	cmp	r6, r3
 8005ee0:	dc09      	bgt.n	8005ef6 <atan+0x66>
 8005ee2:	4a8a      	ldr	r2, [pc, #552]	; (800610c <atan+0x27c>)
 8005ee4:	4b8a      	ldr	r3, [pc, #552]	; (8006110 <atan+0x280>)
 8005ee6:	f7fa fc0f 	bl	8000708 <__aeabi_dadd>
 8005eea:	2200      	movs	r2, #0
 8005eec:	4b89      	ldr	r3, [pc, #548]	; (8006114 <atan+0x284>)
 8005eee:	f7fa faab 	bl	8000448 <__aeabi_dcmpgt>
 8005ef2:	2800      	cmp	r0, #0
 8005ef4:	d1eb      	bne.n	8005ece <atan+0x3e>
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	425b      	negs	r3, r3
 8005efa:	e025      	b.n	8005f48 <atan+0xb8>
 8005efc:	f000 f948 	bl	8006190 <fabs>
 8005f00:	4b85      	ldr	r3, [pc, #532]	; (8006118 <atan+0x288>)
 8005f02:	0004      	movs	r4, r0
 8005f04:	000d      	movs	r5, r1
 8005f06:	429e      	cmp	r6, r3
 8005f08:	dd00      	ble.n	8005f0c <atan+0x7c>
 8005f0a:	e0aa      	b.n	8006062 <atan+0x1d2>
 8005f0c:	4b83      	ldr	r3, [pc, #524]	; (800611c <atan+0x28c>)
 8005f0e:	429e      	cmp	r6, r3
 8005f10:	dd00      	ble.n	8005f14 <atan+0x84>
 8005f12:	e090      	b.n	8006036 <atan+0x1a6>
 8005f14:	0002      	movs	r2, r0
 8005f16:	000b      	movs	r3, r1
 8005f18:	f7fa fbf6 	bl	8000708 <__aeabi_dadd>
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	4b7d      	ldr	r3, [pc, #500]	; (8006114 <atan+0x284>)
 8005f20:	f7fb fd8a 	bl	8001a38 <__aeabi_dsub>
 8005f24:	2380      	movs	r3, #128	; 0x80
 8005f26:	0006      	movs	r6, r0
 8005f28:	000f      	movs	r7, r1
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	05db      	lsls	r3, r3, #23
 8005f2e:	0020      	movs	r0, r4
 8005f30:	0029      	movs	r1, r5
 8005f32:	f7fa fbe9 	bl	8000708 <__aeabi_dadd>
 8005f36:	000b      	movs	r3, r1
 8005f38:	0002      	movs	r2, r0
 8005f3a:	0039      	movs	r1, r7
 8005f3c:	0030      	movs	r0, r6
 8005f3e:	f7fa feff 	bl	8000d40 <__aeabi_ddiv>
 8005f42:	2300      	movs	r3, #0
 8005f44:	0004      	movs	r4, r0
 8005f46:	000d      	movs	r5, r1
 8005f48:	9302      	str	r3, [sp, #8]
 8005f4a:	0022      	movs	r2, r4
 8005f4c:	002b      	movs	r3, r5
 8005f4e:	0020      	movs	r0, r4
 8005f50:	0029      	movs	r1, r5
 8005f52:	f7fb faff 	bl	8001554 <__aeabi_dmul>
 8005f56:	0002      	movs	r2, r0
 8005f58:	000b      	movs	r3, r1
 8005f5a:	9000      	str	r0, [sp, #0]
 8005f5c:	9101      	str	r1, [sp, #4]
 8005f5e:	f7fb faf9 	bl	8001554 <__aeabi_dmul>
 8005f62:	0006      	movs	r6, r0
 8005f64:	000f      	movs	r7, r1
 8005f66:	4a6e      	ldr	r2, [pc, #440]	; (8006120 <atan+0x290>)
 8005f68:	4b6e      	ldr	r3, [pc, #440]	; (8006124 <atan+0x294>)
 8005f6a:	f7fb faf3 	bl	8001554 <__aeabi_dmul>
 8005f6e:	4a6e      	ldr	r2, [pc, #440]	; (8006128 <atan+0x298>)
 8005f70:	4b6e      	ldr	r3, [pc, #440]	; (800612c <atan+0x29c>)
 8005f72:	f7fa fbc9 	bl	8000708 <__aeabi_dadd>
 8005f76:	0032      	movs	r2, r6
 8005f78:	003b      	movs	r3, r7
 8005f7a:	f7fb faeb 	bl	8001554 <__aeabi_dmul>
 8005f7e:	4a6c      	ldr	r2, [pc, #432]	; (8006130 <atan+0x2a0>)
 8005f80:	4b6c      	ldr	r3, [pc, #432]	; (8006134 <atan+0x2a4>)
 8005f82:	f7fa fbc1 	bl	8000708 <__aeabi_dadd>
 8005f86:	0032      	movs	r2, r6
 8005f88:	003b      	movs	r3, r7
 8005f8a:	f7fb fae3 	bl	8001554 <__aeabi_dmul>
 8005f8e:	4a6a      	ldr	r2, [pc, #424]	; (8006138 <atan+0x2a8>)
 8005f90:	4b6a      	ldr	r3, [pc, #424]	; (800613c <atan+0x2ac>)
 8005f92:	f7fa fbb9 	bl	8000708 <__aeabi_dadd>
 8005f96:	0032      	movs	r2, r6
 8005f98:	003b      	movs	r3, r7
 8005f9a:	f7fb fadb 	bl	8001554 <__aeabi_dmul>
 8005f9e:	4a68      	ldr	r2, [pc, #416]	; (8006140 <atan+0x2b0>)
 8005fa0:	4b68      	ldr	r3, [pc, #416]	; (8006144 <atan+0x2b4>)
 8005fa2:	f7fa fbb1 	bl	8000708 <__aeabi_dadd>
 8005fa6:	0032      	movs	r2, r6
 8005fa8:	003b      	movs	r3, r7
 8005faa:	f7fb fad3 	bl	8001554 <__aeabi_dmul>
 8005fae:	4a66      	ldr	r2, [pc, #408]	; (8006148 <atan+0x2b8>)
 8005fb0:	4b66      	ldr	r3, [pc, #408]	; (800614c <atan+0x2bc>)
 8005fb2:	f7fa fba9 	bl	8000708 <__aeabi_dadd>
 8005fb6:	9a00      	ldr	r2, [sp, #0]
 8005fb8:	9b01      	ldr	r3, [sp, #4]
 8005fba:	f7fb facb 	bl	8001554 <__aeabi_dmul>
 8005fbe:	4a64      	ldr	r2, [pc, #400]	; (8006150 <atan+0x2c0>)
 8005fc0:	9000      	str	r0, [sp, #0]
 8005fc2:	9101      	str	r1, [sp, #4]
 8005fc4:	4b63      	ldr	r3, [pc, #396]	; (8006154 <atan+0x2c4>)
 8005fc6:	0030      	movs	r0, r6
 8005fc8:	0039      	movs	r1, r7
 8005fca:	f7fb fac3 	bl	8001554 <__aeabi_dmul>
 8005fce:	4a62      	ldr	r2, [pc, #392]	; (8006158 <atan+0x2c8>)
 8005fd0:	4b62      	ldr	r3, [pc, #392]	; (800615c <atan+0x2cc>)
 8005fd2:	f7fb fd31 	bl	8001a38 <__aeabi_dsub>
 8005fd6:	0032      	movs	r2, r6
 8005fd8:	003b      	movs	r3, r7
 8005fda:	f7fb fabb 	bl	8001554 <__aeabi_dmul>
 8005fde:	4a60      	ldr	r2, [pc, #384]	; (8006160 <atan+0x2d0>)
 8005fe0:	4b60      	ldr	r3, [pc, #384]	; (8006164 <atan+0x2d4>)
 8005fe2:	f7fb fd29 	bl	8001a38 <__aeabi_dsub>
 8005fe6:	0032      	movs	r2, r6
 8005fe8:	003b      	movs	r3, r7
 8005fea:	f7fb fab3 	bl	8001554 <__aeabi_dmul>
 8005fee:	4a5e      	ldr	r2, [pc, #376]	; (8006168 <atan+0x2d8>)
 8005ff0:	4b5e      	ldr	r3, [pc, #376]	; (800616c <atan+0x2dc>)
 8005ff2:	f7fb fd21 	bl	8001a38 <__aeabi_dsub>
 8005ff6:	0032      	movs	r2, r6
 8005ff8:	003b      	movs	r3, r7
 8005ffa:	f7fb faab 	bl	8001554 <__aeabi_dmul>
 8005ffe:	4a5c      	ldr	r2, [pc, #368]	; (8006170 <atan+0x2e0>)
 8006000:	4b5c      	ldr	r3, [pc, #368]	; (8006174 <atan+0x2e4>)
 8006002:	f7fb fd19 	bl	8001a38 <__aeabi_dsub>
 8006006:	0032      	movs	r2, r6
 8006008:	003b      	movs	r3, r7
 800600a:	f7fb faa3 	bl	8001554 <__aeabi_dmul>
 800600e:	0002      	movs	r2, r0
 8006010:	000b      	movs	r3, r1
 8006012:	9800      	ldr	r0, [sp, #0]
 8006014:	9901      	ldr	r1, [sp, #4]
 8006016:	f7fa fb77 	bl	8000708 <__aeabi_dadd>
 800601a:	002b      	movs	r3, r5
 800601c:	0022      	movs	r2, r4
 800601e:	f7fb fa99 	bl	8001554 <__aeabi_dmul>
 8006022:	9b02      	ldr	r3, [sp, #8]
 8006024:	3301      	adds	r3, #1
 8006026:	d143      	bne.n	80060b0 <atan+0x220>
 8006028:	0002      	movs	r2, r0
 800602a:	000b      	movs	r3, r1
 800602c:	0020      	movs	r0, r4
 800602e:	0029      	movs	r1, r5
 8006030:	f7fb fd02 	bl	8001a38 <__aeabi_dsub>
 8006034:	e742      	b.n	8005ebc <atan+0x2c>
 8006036:	2200      	movs	r2, #0
 8006038:	4b36      	ldr	r3, [pc, #216]	; (8006114 <atan+0x284>)
 800603a:	f7fb fcfd 	bl	8001a38 <__aeabi_dsub>
 800603e:	2200      	movs	r2, #0
 8006040:	0006      	movs	r6, r0
 8006042:	000f      	movs	r7, r1
 8006044:	4b33      	ldr	r3, [pc, #204]	; (8006114 <atan+0x284>)
 8006046:	0020      	movs	r0, r4
 8006048:	0029      	movs	r1, r5
 800604a:	f7fa fb5d 	bl	8000708 <__aeabi_dadd>
 800604e:	000b      	movs	r3, r1
 8006050:	0002      	movs	r2, r0
 8006052:	0039      	movs	r1, r7
 8006054:	0030      	movs	r0, r6
 8006056:	f7fa fe73 	bl	8000d40 <__aeabi_ddiv>
 800605a:	2301      	movs	r3, #1
 800605c:	0004      	movs	r4, r0
 800605e:	000d      	movs	r5, r1
 8006060:	e772      	b.n	8005f48 <atan+0xb8>
 8006062:	4b45      	ldr	r3, [pc, #276]	; (8006178 <atan+0x2e8>)
 8006064:	429e      	cmp	r6, r3
 8006066:	dc19      	bgt.n	800609c <atan+0x20c>
 8006068:	2200      	movs	r2, #0
 800606a:	4b44      	ldr	r3, [pc, #272]	; (800617c <atan+0x2ec>)
 800606c:	f7fb fce4 	bl	8001a38 <__aeabi_dsub>
 8006070:	2200      	movs	r2, #0
 8006072:	0006      	movs	r6, r0
 8006074:	000f      	movs	r7, r1
 8006076:	4b41      	ldr	r3, [pc, #260]	; (800617c <atan+0x2ec>)
 8006078:	0020      	movs	r0, r4
 800607a:	0029      	movs	r1, r5
 800607c:	f7fb fa6a 	bl	8001554 <__aeabi_dmul>
 8006080:	2200      	movs	r2, #0
 8006082:	4b24      	ldr	r3, [pc, #144]	; (8006114 <atan+0x284>)
 8006084:	f7fa fb40 	bl	8000708 <__aeabi_dadd>
 8006088:	000b      	movs	r3, r1
 800608a:	0002      	movs	r2, r0
 800608c:	0039      	movs	r1, r7
 800608e:	0030      	movs	r0, r6
 8006090:	f7fa fe56 	bl	8000d40 <__aeabi_ddiv>
 8006094:	2302      	movs	r3, #2
 8006096:	0004      	movs	r4, r0
 8006098:	000d      	movs	r5, r1
 800609a:	e755      	b.n	8005f48 <atan+0xb8>
 800609c:	000b      	movs	r3, r1
 800609e:	0002      	movs	r2, r0
 80060a0:	4937      	ldr	r1, [pc, #220]	; (8006180 <atan+0x2f0>)
 80060a2:	2000      	movs	r0, #0
 80060a4:	f7fa fe4c 	bl	8000d40 <__aeabi_ddiv>
 80060a8:	2303      	movs	r3, #3
 80060aa:	0004      	movs	r4, r0
 80060ac:	000d      	movs	r5, r1
 80060ae:	e74b      	b.n	8005f48 <atan+0xb8>
 80060b0:	9b02      	ldr	r3, [sp, #8]
 80060b2:	4f34      	ldr	r7, [pc, #208]	; (8006184 <atan+0x2f4>)
 80060b4:	00de      	lsls	r6, r3, #3
 80060b6:	4b34      	ldr	r3, [pc, #208]	; (8006188 <atan+0x2f8>)
 80060b8:	19bf      	adds	r7, r7, r6
 80060ba:	199e      	adds	r6, r3, r6
 80060bc:	6832      	ldr	r2, [r6, #0]
 80060be:	6873      	ldr	r3, [r6, #4]
 80060c0:	f7fb fcba 	bl	8001a38 <__aeabi_dsub>
 80060c4:	0022      	movs	r2, r4
 80060c6:	002b      	movs	r3, r5
 80060c8:	f7fb fcb6 	bl	8001a38 <__aeabi_dsub>
 80060cc:	000b      	movs	r3, r1
 80060ce:	0002      	movs	r2, r0
 80060d0:	6838      	ldr	r0, [r7, #0]
 80060d2:	6879      	ldr	r1, [r7, #4]
 80060d4:	f7fb fcb0 	bl	8001a38 <__aeabi_dsub>
 80060d8:	9b03      	ldr	r3, [sp, #12]
 80060da:	0004      	movs	r4, r0
 80060dc:	000d      	movs	r5, r1
 80060de:	2b00      	cmp	r3, #0
 80060e0:	db00      	blt.n	80060e4 <atan+0x254>
 80060e2:	e6f4      	b.n	8005ece <atan+0x3e>
 80060e4:	2180      	movs	r1, #128	; 0x80
 80060e6:	0609      	lsls	r1, r1, #24
 80060e8:	186b      	adds	r3, r5, r1
 80060ea:	001d      	movs	r5, r3
 80060ec:	e6ef      	b.n	8005ece <atan+0x3e>
 80060ee:	4d27      	ldr	r5, [pc, #156]	; (800618c <atan+0x2fc>)
 80060f0:	e6ed      	b.n	8005ece <atan+0x3e>
 80060f2:	46c0      	nop			; (mov r8, r8)
 80060f4:	440fffff 	.word	0x440fffff
 80060f8:	7ff00000 	.word	0x7ff00000
 80060fc:	54442d18 	.word	0x54442d18
 8006100:	3ff921fb 	.word	0x3ff921fb
 8006104:	3fdbffff 	.word	0x3fdbffff
 8006108:	3e1fffff 	.word	0x3e1fffff
 800610c:	8800759c 	.word	0x8800759c
 8006110:	7e37e43c 	.word	0x7e37e43c
 8006114:	3ff00000 	.word	0x3ff00000
 8006118:	3ff2ffff 	.word	0x3ff2ffff
 800611c:	3fe5ffff 	.word	0x3fe5ffff
 8006120:	e322da11 	.word	0xe322da11
 8006124:	3f90ad3a 	.word	0x3f90ad3a
 8006128:	24760deb 	.word	0x24760deb
 800612c:	3fa97b4b 	.word	0x3fa97b4b
 8006130:	a0d03d51 	.word	0xa0d03d51
 8006134:	3fb10d66 	.word	0x3fb10d66
 8006138:	c54c206e 	.word	0xc54c206e
 800613c:	3fb745cd 	.word	0x3fb745cd
 8006140:	920083ff 	.word	0x920083ff
 8006144:	3fc24924 	.word	0x3fc24924
 8006148:	5555550d 	.word	0x5555550d
 800614c:	3fd55555 	.word	0x3fd55555
 8006150:	2c6a6c2f 	.word	0x2c6a6c2f
 8006154:	bfa2b444 	.word	0xbfa2b444
 8006158:	52defd9a 	.word	0x52defd9a
 800615c:	3fadde2d 	.word	0x3fadde2d
 8006160:	af749a6d 	.word	0xaf749a6d
 8006164:	3fb3b0f2 	.word	0x3fb3b0f2
 8006168:	fe231671 	.word	0xfe231671
 800616c:	3fbc71c6 	.word	0x3fbc71c6
 8006170:	9998ebc4 	.word	0x9998ebc4
 8006174:	3fc99999 	.word	0x3fc99999
 8006178:	40037fff 	.word	0x40037fff
 800617c:	3ff80000 	.word	0x3ff80000
 8006180:	bff00000 	.word	0xbff00000
 8006184:	08007568 	.word	0x08007568
 8006188:	08007588 	.word	0x08007588
 800618c:	bff921fb 	.word	0xbff921fb

08006190 <fabs>:
 8006190:	0049      	lsls	r1, r1, #1
 8006192:	084b      	lsrs	r3, r1, #1
 8006194:	0019      	movs	r1, r3
 8006196:	4770      	bx	lr

08006198 <pow>:
 8006198:	b5f0      	push	{r4, r5, r6, r7, lr}
 800619a:	2400      	movs	r4, #0
 800619c:	b091      	sub	sp, #68	; 0x44
 800619e:	001f      	movs	r7, r3
 80061a0:	9000      	str	r0, [sp, #0]
 80061a2:	9101      	str	r1, [sp, #4]
 80061a4:	0016      	movs	r6, r2
 80061a6:	f000 f9e7 	bl	8006578 <__ieee754_pow>
 80061aa:	4bbe      	ldr	r3, [pc, #760]	; (80064a4 <pow+0x30c>)
 80061ac:	9002      	str	r0, [sp, #8]
 80061ae:	9103      	str	r1, [sp, #12]
 80061b0:	571c      	ldrsb	r4, [r3, r4]
 80061b2:	1c63      	adds	r3, r4, #1
 80061b4:	d100      	bne.n	80061b8 <pow+0x20>
 80061b6:	e0d4      	b.n	8006362 <pow+0x1ca>
 80061b8:	0032      	movs	r2, r6
 80061ba:	003b      	movs	r3, r7
 80061bc:	0030      	movs	r0, r6
 80061be:	0039      	movs	r1, r7
 80061c0:	f7fb ff82 	bl	80020c8 <__aeabi_dcmpun>
 80061c4:	1e05      	subs	r5, r0, #0
 80061c6:	d000      	beq.n	80061ca <pow+0x32>
 80061c8:	e0cb      	b.n	8006362 <pow+0x1ca>
 80061ca:	9a00      	ldr	r2, [sp, #0]
 80061cc:	9b01      	ldr	r3, [sp, #4]
 80061ce:	0010      	movs	r0, r2
 80061d0:	0019      	movs	r1, r3
 80061d2:	f7fb ff79 	bl	80020c8 <__aeabi_dcmpun>
 80061d6:	2200      	movs	r2, #0
 80061d8:	9005      	str	r0, [sp, #20]
 80061da:	2800      	cmp	r0, #0
 80061dc:	d01e      	beq.n	800621c <pow+0x84>
 80061de:	2300      	movs	r3, #0
 80061e0:	0030      	movs	r0, r6
 80061e2:	0039      	movs	r1, r7
 80061e4:	f7fa f916 	bl	8000414 <__aeabi_dcmpeq>
 80061e8:	2800      	cmp	r0, #0
 80061ea:	d100      	bne.n	80061ee <pow+0x56>
 80061ec:	e0b9      	b.n	8006362 <pow+0x1ca>
 80061ee:	2301      	movs	r3, #1
 80061f0:	9306      	str	r3, [sp, #24]
 80061f2:	4bad      	ldr	r3, [pc, #692]	; (80064a8 <pow+0x310>)
 80061f4:	950e      	str	r5, [sp, #56]	; 0x38
 80061f6:	9307      	str	r3, [sp, #28]
 80061f8:	9a00      	ldr	r2, [sp, #0]
 80061fa:	9b01      	ldr	r3, [sp, #4]
 80061fc:	9208      	str	r2, [sp, #32]
 80061fe:	9309      	str	r3, [sp, #36]	; 0x24
 8006200:	2200      	movs	r2, #0
 8006202:	4baa      	ldr	r3, [pc, #680]	; (80064ac <pow+0x314>)
 8006204:	960a      	str	r6, [sp, #40]	; 0x28
 8006206:	970b      	str	r7, [sp, #44]	; 0x2c
 8006208:	920c      	str	r2, [sp, #48]	; 0x30
 800620a:	930d      	str	r3, [sp, #52]	; 0x34
 800620c:	2c02      	cmp	r4, #2
 800620e:	d033      	beq.n	8006278 <pow+0xe0>
 8006210:	a806      	add	r0, sp, #24
 8006212:	f000 ff61 	bl	80070d8 <matherr>
 8006216:	2800      	cmp	r0, #0
 8006218:	d125      	bne.n	8006266 <pow+0xce>
 800621a:	e059      	b.n	80062d0 <pow+0x138>
 800621c:	2300      	movs	r3, #0
 800621e:	9800      	ldr	r0, [sp, #0]
 8006220:	9901      	ldr	r1, [sp, #4]
 8006222:	f7fa f8f7 	bl	8000414 <__aeabi_dcmpeq>
 8006226:	2800      	cmp	r0, #0
 8006228:	d057      	beq.n	80062da <pow+0x142>
 800622a:	2200      	movs	r2, #0
 800622c:	2300      	movs	r3, #0
 800622e:	0030      	movs	r0, r6
 8006230:	0039      	movs	r1, r7
 8006232:	f7fa f8ef 	bl	8000414 <__aeabi_dcmpeq>
 8006236:	1e05      	subs	r5, r0, #0
 8006238:	d021      	beq.n	800627e <pow+0xe6>
 800623a:	2301      	movs	r3, #1
 800623c:	9306      	str	r3, [sp, #24]
 800623e:	4b9a      	ldr	r3, [pc, #616]	; (80064a8 <pow+0x310>)
 8006240:	960a      	str	r6, [sp, #40]	; 0x28
 8006242:	970b      	str	r7, [sp, #44]	; 0x2c
 8006244:	9307      	str	r3, [sp, #28]
 8006246:	9b05      	ldr	r3, [sp, #20]
 8006248:	930e      	str	r3, [sp, #56]	; 0x38
 800624a:	9a00      	ldr	r2, [sp, #0]
 800624c:	9b01      	ldr	r3, [sp, #4]
 800624e:	9208      	str	r2, [sp, #32]
 8006250:	9309      	str	r3, [sp, #36]	; 0x24
 8006252:	2200      	movs	r2, #0
 8006254:	2300      	movs	r3, #0
 8006256:	920c      	str	r2, [sp, #48]	; 0x30
 8006258:	930d      	str	r3, [sp, #52]	; 0x34
 800625a:	2c00      	cmp	r4, #0
 800625c:	d0d8      	beq.n	8006210 <pow+0x78>
 800625e:	2200      	movs	r2, #0
 8006260:	4b92      	ldr	r3, [pc, #584]	; (80064ac <pow+0x314>)
 8006262:	920c      	str	r2, [sp, #48]	; 0x30
 8006264:	930d      	str	r3, [sp, #52]	; 0x34
 8006266:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006268:	9300      	str	r3, [sp, #0]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d004      	beq.n	8006278 <pow+0xe0>
 800626e:	f7fe fec5 	bl	8004ffc <__errno>
 8006272:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006274:	9300      	str	r3, [sp, #0]
 8006276:	6003      	str	r3, [r0, #0]
 8006278:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800627a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800627c:	e06f      	b.n	800635e <pow+0x1c6>
 800627e:	0030      	movs	r0, r6
 8006280:	0039      	movs	r1, r7
 8006282:	f000 ff21 	bl	80070c8 <finite>
 8006286:	2800      	cmp	r0, #0
 8006288:	d06b      	beq.n	8006362 <pow+0x1ca>
 800628a:	2200      	movs	r2, #0
 800628c:	2300      	movs	r3, #0
 800628e:	0030      	movs	r0, r6
 8006290:	0039      	movs	r1, r7
 8006292:	f7fa f8c5 	bl	8000420 <__aeabi_dcmplt>
 8006296:	2800      	cmp	r0, #0
 8006298:	d063      	beq.n	8006362 <pow+0x1ca>
 800629a:	2301      	movs	r3, #1
 800629c:	9306      	str	r3, [sp, #24]
 800629e:	4b82      	ldr	r3, [pc, #520]	; (80064a8 <pow+0x310>)
 80062a0:	950e      	str	r5, [sp, #56]	; 0x38
 80062a2:	9307      	str	r3, [sp, #28]
 80062a4:	9b00      	ldr	r3, [sp, #0]
 80062a6:	9c01      	ldr	r4, [sp, #4]
 80062a8:	9308      	str	r3, [sp, #32]
 80062aa:	9409      	str	r4, [sp, #36]	; 0x24
 80062ac:	4b7d      	ldr	r3, [pc, #500]	; (80064a4 <pow+0x30c>)
 80062ae:	960a      	str	r6, [sp, #40]	; 0x28
 80062b0:	970b      	str	r7, [sp, #44]	; 0x2c
 80062b2:	781b      	ldrb	r3, [r3, #0]
 80062b4:	b25b      	sxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d104      	bne.n	80062c4 <pow+0x12c>
 80062ba:	2300      	movs	r3, #0
 80062bc:	2400      	movs	r4, #0
 80062be:	930c      	str	r3, [sp, #48]	; 0x30
 80062c0:	940d      	str	r4, [sp, #52]	; 0x34
 80062c2:	e7a5      	b.n	8006210 <pow+0x78>
 80062c4:	2000      	movs	r0, #0
 80062c6:	497a      	ldr	r1, [pc, #488]	; (80064b0 <pow+0x318>)
 80062c8:	900c      	str	r0, [sp, #48]	; 0x30
 80062ca:	910d      	str	r1, [sp, #52]	; 0x34
 80062cc:	2b02      	cmp	r3, #2
 80062ce:	d19f      	bne.n	8006210 <pow+0x78>
 80062d0:	f7fe fe94 	bl	8004ffc <__errno>
 80062d4:	2321      	movs	r3, #33	; 0x21
 80062d6:	6003      	str	r3, [r0, #0]
 80062d8:	e7c5      	b.n	8006266 <pow+0xce>
 80062da:	9802      	ldr	r0, [sp, #8]
 80062dc:	9903      	ldr	r1, [sp, #12]
 80062de:	f000 fef3 	bl	80070c8 <finite>
 80062e2:	9005      	str	r0, [sp, #20]
 80062e4:	2800      	cmp	r0, #0
 80062e6:	d000      	beq.n	80062ea <pow+0x152>
 80062e8:	e0a5      	b.n	8006436 <pow+0x29e>
 80062ea:	9800      	ldr	r0, [sp, #0]
 80062ec:	9901      	ldr	r1, [sp, #4]
 80062ee:	f000 feeb 	bl	80070c8 <finite>
 80062f2:	2800      	cmp	r0, #0
 80062f4:	d100      	bne.n	80062f8 <pow+0x160>
 80062f6:	e09e      	b.n	8006436 <pow+0x29e>
 80062f8:	0030      	movs	r0, r6
 80062fa:	0039      	movs	r1, r7
 80062fc:	f000 fee4 	bl	80070c8 <finite>
 8006300:	2800      	cmp	r0, #0
 8006302:	d100      	bne.n	8006306 <pow+0x16e>
 8006304:	e097      	b.n	8006436 <pow+0x29e>
 8006306:	2500      	movs	r5, #0
 8006308:	4b66      	ldr	r3, [pc, #408]	; (80064a4 <pow+0x30c>)
 800630a:	ac06      	add	r4, sp, #24
 800630c:	575d      	ldrsb	r5, [r3, r5]
 800630e:	9a02      	ldr	r2, [sp, #8]
 8006310:	9b03      	ldr	r3, [sp, #12]
 8006312:	0019      	movs	r1, r3
 8006314:	0010      	movs	r0, r2
 8006316:	f7fb fed7 	bl	80020c8 <__aeabi_dcmpun>
 800631a:	4b63      	ldr	r3, [pc, #396]	; (80064a8 <pow+0x310>)
 800631c:	2800      	cmp	r0, #0
 800631e:	d031      	beq.n	8006384 <pow+0x1ec>
 8006320:	2201      	movs	r2, #1
 8006322:	6063      	str	r3, [r4, #4]
 8006324:	9b05      	ldr	r3, [sp, #20]
 8006326:	9206      	str	r2, [sp, #24]
 8006328:	6223      	str	r3, [r4, #32]
 800632a:	6126      	str	r6, [r4, #16]
 800632c:	6167      	str	r7, [r4, #20]
 800632e:	9a00      	ldr	r2, [sp, #0]
 8006330:	9b01      	ldr	r3, [sp, #4]
 8006332:	60a2      	str	r2, [r4, #8]
 8006334:	60e3      	str	r3, [r4, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	2300      	movs	r3, #0
 800633a:	2d00      	cmp	r5, #0
 800633c:	d115      	bne.n	800636a <pow+0x1d2>
 800633e:	61a2      	str	r2, [r4, #24]
 8006340:	61e3      	str	r3, [r4, #28]
 8006342:	0020      	movs	r0, r4
 8006344:	f000 fec8 	bl	80070d8 <matherr>
 8006348:	2800      	cmp	r0, #0
 800634a:	d016      	beq.n	800637a <pow+0x1e2>
 800634c:	6a23      	ldr	r3, [r4, #32]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d003      	beq.n	800635a <pow+0x1c2>
 8006352:	f7fe fe53 	bl	8004ffc <__errno>
 8006356:	6a23      	ldr	r3, [r4, #32]
 8006358:	6003      	str	r3, [r0, #0]
 800635a:	69a3      	ldr	r3, [r4, #24]
 800635c:	69e4      	ldr	r4, [r4, #28]
 800635e:	9302      	str	r3, [sp, #8]
 8006360:	9403      	str	r4, [sp, #12]
 8006362:	9802      	ldr	r0, [sp, #8]
 8006364:	9903      	ldr	r1, [sp, #12]
 8006366:	b011      	add	sp, #68	; 0x44
 8006368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800636a:	0010      	movs	r0, r2
 800636c:	0019      	movs	r1, r3
 800636e:	f7fa fce7 	bl	8000d40 <__aeabi_ddiv>
 8006372:	61a0      	str	r0, [r4, #24]
 8006374:	61e1      	str	r1, [r4, #28]
 8006376:	2d02      	cmp	r5, #2
 8006378:	d1e3      	bne.n	8006342 <pow+0x1aa>
 800637a:	f7fe fe3f 	bl	8004ffc <__errno>
 800637e:	2321      	movs	r3, #33	; 0x21
 8006380:	6003      	str	r3, [r0, #0]
 8006382:	e7e3      	b.n	800634c <pow+0x1b4>
 8006384:	2203      	movs	r2, #3
 8006386:	6126      	str	r6, [r4, #16]
 8006388:	6167      	str	r7, [r4, #20]
 800638a:	9206      	str	r2, [sp, #24]
 800638c:	6063      	str	r3, [r4, #4]
 800638e:	6220      	str	r0, [r4, #32]
 8006390:	9a00      	ldr	r2, [sp, #0]
 8006392:	9b01      	ldr	r3, [sp, #4]
 8006394:	0030      	movs	r0, r6
 8006396:	60a2      	str	r2, [r4, #8]
 8006398:	60e3      	str	r3, [r4, #12]
 800639a:	0039      	movs	r1, r7
 800639c:	2200      	movs	r2, #0
 800639e:	4b45      	ldr	r3, [pc, #276]	; (80064b4 <pow+0x31c>)
 80063a0:	f7fb f8d8 	bl	8001554 <__aeabi_dmul>
 80063a4:	0006      	movs	r6, r0
 80063a6:	000f      	movs	r7, r1
 80063a8:	2d00      	cmp	r5, #0
 80063aa:	d124      	bne.n	80063f6 <pow+0x25e>
 80063ac:	9800      	ldr	r0, [sp, #0]
 80063ae:	9901      	ldr	r1, [sp, #4]
 80063b0:	22e0      	movs	r2, #224	; 0xe0
 80063b2:	4b41      	ldr	r3, [pc, #260]	; (80064b8 <pow+0x320>)
 80063b4:	0612      	lsls	r2, r2, #24
 80063b6:	61a2      	str	r2, [r4, #24]
 80063b8:	61e3      	str	r3, [r4, #28]
 80063ba:	2200      	movs	r2, #0
 80063bc:	2300      	movs	r3, #0
 80063be:	f7fa f82f 	bl	8000420 <__aeabi_dcmplt>
 80063c2:	2800      	cmp	r0, #0
 80063c4:	d030      	beq.n	8006428 <pow+0x290>
 80063c6:	0030      	movs	r0, r6
 80063c8:	0039      	movs	r1, r7
 80063ca:	f000 fe8d 	bl	80070e8 <rint>
 80063ce:	0032      	movs	r2, r6
 80063d0:	003b      	movs	r3, r7
 80063d2:	f7fa f81f 	bl	8000414 <__aeabi_dcmpeq>
 80063d6:	2800      	cmp	r0, #0
 80063d8:	d104      	bne.n	80063e4 <pow+0x24c>
 80063da:	22e0      	movs	r2, #224	; 0xe0
 80063dc:	4b37      	ldr	r3, [pc, #220]	; (80064bc <pow+0x324>)
 80063de:	0612      	lsls	r2, r2, #24
 80063e0:	61a2      	str	r2, [r4, #24]
 80063e2:	61e3      	str	r3, [r4, #28]
 80063e4:	4b2f      	ldr	r3, [pc, #188]	; (80064a4 <pow+0x30c>)
 80063e6:	781b      	ldrb	r3, [r3, #0]
 80063e8:	b25b      	sxtb	r3, r3
 80063ea:	2b02      	cmp	r3, #2
 80063ec:	d11c      	bne.n	8006428 <pow+0x290>
 80063ee:	f7fe fe05 	bl	8004ffc <__errno>
 80063f2:	2322      	movs	r3, #34	; 0x22
 80063f4:	e7c4      	b.n	8006380 <pow+0x1e8>
 80063f6:	2200      	movs	r2, #0
 80063f8:	9800      	ldr	r0, [sp, #0]
 80063fa:	9901      	ldr	r1, [sp, #4]
 80063fc:	4b30      	ldr	r3, [pc, #192]	; (80064c0 <pow+0x328>)
 80063fe:	61a2      	str	r2, [r4, #24]
 8006400:	61e3      	str	r3, [r4, #28]
 8006402:	2200      	movs	r2, #0
 8006404:	2300      	movs	r3, #0
 8006406:	f7fa f80b 	bl	8000420 <__aeabi_dcmplt>
 800640a:	2800      	cmp	r0, #0
 800640c:	d0ea      	beq.n	80063e4 <pow+0x24c>
 800640e:	0030      	movs	r0, r6
 8006410:	0039      	movs	r1, r7
 8006412:	f000 fe69 	bl	80070e8 <rint>
 8006416:	0032      	movs	r2, r6
 8006418:	003b      	movs	r3, r7
 800641a:	f7f9 fffb 	bl	8000414 <__aeabi_dcmpeq>
 800641e:	2800      	cmp	r0, #0
 8006420:	d1e0      	bne.n	80063e4 <pow+0x24c>
 8006422:	2200      	movs	r2, #0
 8006424:	4b22      	ldr	r3, [pc, #136]	; (80064b0 <pow+0x318>)
 8006426:	e7db      	b.n	80063e0 <pow+0x248>
 8006428:	0020      	movs	r0, r4
 800642a:	f000 fe55 	bl	80070d8 <matherr>
 800642e:	2800      	cmp	r0, #0
 8006430:	d000      	beq.n	8006434 <pow+0x29c>
 8006432:	e78b      	b.n	800634c <pow+0x1b4>
 8006434:	e7db      	b.n	80063ee <pow+0x256>
 8006436:	2200      	movs	r2, #0
 8006438:	9802      	ldr	r0, [sp, #8]
 800643a:	9903      	ldr	r1, [sp, #12]
 800643c:	2300      	movs	r3, #0
 800643e:	f7f9 ffe9 	bl	8000414 <__aeabi_dcmpeq>
 8006442:	2800      	cmp	r0, #0
 8006444:	d100      	bne.n	8006448 <pow+0x2b0>
 8006446:	e78c      	b.n	8006362 <pow+0x1ca>
 8006448:	9800      	ldr	r0, [sp, #0]
 800644a:	9901      	ldr	r1, [sp, #4]
 800644c:	f000 fe3c 	bl	80070c8 <finite>
 8006450:	2800      	cmp	r0, #0
 8006452:	d100      	bne.n	8006456 <pow+0x2be>
 8006454:	e785      	b.n	8006362 <pow+0x1ca>
 8006456:	0030      	movs	r0, r6
 8006458:	0039      	movs	r1, r7
 800645a:	f000 fe35 	bl	80070c8 <finite>
 800645e:	2800      	cmp	r0, #0
 8006460:	d100      	bne.n	8006464 <pow+0x2cc>
 8006462:	e77e      	b.n	8006362 <pow+0x1ca>
 8006464:	2304      	movs	r3, #4
 8006466:	9306      	str	r3, [sp, #24]
 8006468:	4b0f      	ldr	r3, [pc, #60]	; (80064a8 <pow+0x310>)
 800646a:	960a      	str	r6, [sp, #40]	; 0x28
 800646c:	970b      	str	r7, [sp, #44]	; 0x2c
 800646e:	9307      	str	r3, [sp, #28]
 8006470:	2300      	movs	r3, #0
 8006472:	930e      	str	r3, [sp, #56]	; 0x38
 8006474:	9b00      	ldr	r3, [sp, #0]
 8006476:	9c01      	ldr	r4, [sp, #4]
 8006478:	9308      	str	r3, [sp, #32]
 800647a:	9409      	str	r4, [sp, #36]	; 0x24
 800647c:	2300      	movs	r3, #0
 800647e:	2400      	movs	r4, #0
 8006480:	930c      	str	r3, [sp, #48]	; 0x30
 8006482:	940d      	str	r4, [sp, #52]	; 0x34
 8006484:	4b07      	ldr	r3, [pc, #28]	; (80064a4 <pow+0x30c>)
 8006486:	781b      	ldrb	r3, [r3, #0]
 8006488:	b25b      	sxtb	r3, r3
 800648a:	2b02      	cmp	r3, #2
 800648c:	d103      	bne.n	8006496 <pow+0x2fe>
 800648e:	f7fe fdb5 	bl	8004ffc <__errno>
 8006492:	2322      	movs	r3, #34	; 0x22
 8006494:	e71f      	b.n	80062d6 <pow+0x13e>
 8006496:	a806      	add	r0, sp, #24
 8006498:	f000 fe1e 	bl	80070d8 <matherr>
 800649c:	2800      	cmp	r0, #0
 800649e:	d000      	beq.n	80064a2 <pow+0x30a>
 80064a0:	e6e1      	b.n	8006266 <pow+0xce>
 80064a2:	e7f4      	b.n	800648e <pow+0x2f6>
 80064a4:	20000068 	.word	0x20000068
 80064a8:	080075a8 	.word	0x080075a8
 80064ac:	3ff00000 	.word	0x3ff00000
 80064b0:	fff00000 	.word	0xfff00000
 80064b4:	3fe00000 	.word	0x3fe00000
 80064b8:	47efffff 	.word	0x47efffff
 80064bc:	c7efffff 	.word	0xc7efffff
 80064c0:	7ff00000 	.word	0x7ff00000

080064c4 <sqrt>:
 80064c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064c6:	b08f      	sub	sp, #60	; 0x3c
 80064c8:	0004      	movs	r4, r0
 80064ca:	000d      	movs	r5, r1
 80064cc:	f000 fd4a 	bl	8006f64 <__ieee754_sqrt>
 80064d0:	4b27      	ldr	r3, [pc, #156]	; (8006570 <sqrt+0xac>)
 80064d2:	9000      	str	r0, [sp, #0]
 80064d4:	9101      	str	r1, [sp, #4]
 80064d6:	781b      	ldrb	r3, [r3, #0]
 80064d8:	b25b      	sxtb	r3, r3
 80064da:	9302      	str	r3, [sp, #8]
 80064dc:	3301      	adds	r3, #1
 80064de:	d033      	beq.n	8006548 <sqrt+0x84>
 80064e0:	0022      	movs	r2, r4
 80064e2:	002b      	movs	r3, r5
 80064e4:	0020      	movs	r0, r4
 80064e6:	0029      	movs	r1, r5
 80064e8:	f7fb fdee 	bl	80020c8 <__aeabi_dcmpun>
 80064ec:	9003      	str	r0, [sp, #12]
 80064ee:	2800      	cmp	r0, #0
 80064f0:	d12a      	bne.n	8006548 <sqrt+0x84>
 80064f2:	2600      	movs	r6, #0
 80064f4:	2700      	movs	r7, #0
 80064f6:	0032      	movs	r2, r6
 80064f8:	003b      	movs	r3, r7
 80064fa:	0020      	movs	r0, r4
 80064fc:	0029      	movs	r1, r5
 80064fe:	f7f9 ff8f 	bl	8000420 <__aeabi_dcmplt>
 8006502:	2800      	cmp	r0, #0
 8006504:	d020      	beq.n	8006548 <sqrt+0x84>
 8006506:	2301      	movs	r3, #1
 8006508:	9304      	str	r3, [sp, #16]
 800650a:	4b1a      	ldr	r3, [pc, #104]	; (8006574 <sqrt+0xb0>)
 800650c:	9408      	str	r4, [sp, #32]
 800650e:	9509      	str	r5, [sp, #36]	; 0x24
 8006510:	9305      	str	r3, [sp, #20]
 8006512:	9b03      	ldr	r3, [sp, #12]
 8006514:	9406      	str	r4, [sp, #24]
 8006516:	9507      	str	r5, [sp, #28]
 8006518:	930c      	str	r3, [sp, #48]	; 0x30
 800651a:	9b02      	ldr	r3, [sp, #8]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d117      	bne.n	8006550 <sqrt+0x8c>
 8006520:	960a      	str	r6, [sp, #40]	; 0x28
 8006522:	970b      	str	r7, [sp, #44]	; 0x2c
 8006524:	a804      	add	r0, sp, #16
 8006526:	f000 fdd7 	bl	80070d8 <matherr>
 800652a:	2800      	cmp	r0, #0
 800652c:	d01b      	beq.n	8006566 <sqrt+0xa2>
 800652e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006530:	9302      	str	r3, [sp, #8]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d004      	beq.n	8006540 <sqrt+0x7c>
 8006536:	f7fe fd61 	bl	8004ffc <__errno>
 800653a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800653c:	9302      	str	r3, [sp, #8]
 800653e:	6003      	str	r3, [r0, #0]
 8006540:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006542:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8006544:	9300      	str	r3, [sp, #0]
 8006546:	9401      	str	r4, [sp, #4]
 8006548:	9800      	ldr	r0, [sp, #0]
 800654a:	9901      	ldr	r1, [sp, #4]
 800654c:	b00f      	add	sp, #60	; 0x3c
 800654e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006550:	003b      	movs	r3, r7
 8006552:	0032      	movs	r2, r6
 8006554:	0030      	movs	r0, r6
 8006556:	0039      	movs	r1, r7
 8006558:	f7fa fbf2 	bl	8000d40 <__aeabi_ddiv>
 800655c:	9b02      	ldr	r3, [sp, #8]
 800655e:	900a      	str	r0, [sp, #40]	; 0x28
 8006560:	910b      	str	r1, [sp, #44]	; 0x2c
 8006562:	2b02      	cmp	r3, #2
 8006564:	d1de      	bne.n	8006524 <sqrt+0x60>
 8006566:	f7fe fd49 	bl	8004ffc <__errno>
 800656a:	2321      	movs	r3, #33	; 0x21
 800656c:	6003      	str	r3, [r0, #0]
 800656e:	e7de      	b.n	800652e <sqrt+0x6a>
 8006570:	20000068 	.word	0x20000068
 8006574:	080075ac 	.word	0x080075ac

08006578 <__ieee754_pow>:
 8006578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800657a:	b095      	sub	sp, #84	; 0x54
 800657c:	9202      	str	r2, [sp, #8]
 800657e:	9303      	str	r3, [sp, #12]
 8006580:	9b03      	ldr	r3, [sp, #12]
 8006582:	000e      	movs	r6, r1
 8006584:	9902      	ldr	r1, [sp, #8]
 8006586:	005d      	lsls	r5, r3, #1
 8006588:	9304      	str	r3, [sp, #16]
 800658a:	000b      	movs	r3, r1
 800658c:	086d      	lsrs	r5, r5, #1
 800658e:	0007      	movs	r7, r0
 8006590:	432b      	orrs	r3, r5
 8006592:	d101      	bne.n	8006598 <__ieee754_pow+0x20>
 8006594:	f000 fcad 	bl	8006ef2 <__ieee754_pow+0x97a>
 8006598:	4b7e      	ldr	r3, [pc, #504]	; (8006794 <__ieee754_pow+0x21c>)
 800659a:	0074      	lsls	r4, r6, #1
 800659c:	9608      	str	r6, [sp, #32]
 800659e:	9000      	str	r0, [sp, #0]
 80065a0:	0864      	lsrs	r4, r4, #1
 80065a2:	469c      	mov	ip, r3
 80065a4:	429c      	cmp	r4, r3
 80065a6:	dc0b      	bgt.n	80065c0 <__ieee754_pow+0x48>
 80065a8:	d104      	bne.n	80065b4 <__ieee754_pow+0x3c>
 80065aa:	2800      	cmp	r0, #0
 80065ac:	d108      	bne.n	80065c0 <__ieee754_pow+0x48>
 80065ae:	42a5      	cmp	r5, r4
 80065b0:	dc0c      	bgt.n	80065cc <__ieee754_pow+0x54>
 80065b2:	e001      	b.n	80065b8 <__ieee754_pow+0x40>
 80065b4:	429d      	cmp	r5, r3
 80065b6:	dc03      	bgt.n	80065c0 <__ieee754_pow+0x48>
 80065b8:	4565      	cmp	r5, ip
 80065ba:	d10d      	bne.n	80065d8 <__ieee754_pow+0x60>
 80065bc:	2900      	cmp	r1, #0
 80065be:	d00b      	beq.n	80065d8 <__ieee754_pow+0x60>
 80065c0:	4b75      	ldr	r3, [pc, #468]	; (8006798 <__ieee754_pow+0x220>)
 80065c2:	18e4      	adds	r4, r4, r3
 80065c4:	4327      	orrs	r7, r4
 80065c6:	d101      	bne.n	80065cc <__ieee754_pow+0x54>
 80065c8:	f000 fc93 	bl	8006ef2 <__ieee754_pow+0x97a>
 80065cc:	4873      	ldr	r0, [pc, #460]	; (800679c <__ieee754_pow+0x224>)
 80065ce:	f000 fd85 	bl	80070dc <nan>
 80065d2:	9000      	str	r0, [sp, #0]
 80065d4:	9101      	str	r1, [sp, #4]
 80065d6:	e061      	b.n	800669c <__ieee754_pow+0x124>
 80065d8:	2300      	movs	r3, #0
 80065da:	9306      	str	r3, [sp, #24]
 80065dc:	2e00      	cmp	r6, #0
 80065de:	da17      	bge.n	8006610 <__ieee754_pow+0x98>
 80065e0:	4a6f      	ldr	r2, [pc, #444]	; (80067a0 <__ieee754_pow+0x228>)
 80065e2:	4295      	cmp	r5, r2
 80065e4:	dc4d      	bgt.n	8006682 <__ieee754_pow+0x10a>
 80065e6:	4a6f      	ldr	r2, [pc, #444]	; (80067a4 <__ieee754_pow+0x22c>)
 80065e8:	4295      	cmp	r5, r2
 80065ea:	dd11      	ble.n	8006610 <__ieee754_pow+0x98>
 80065ec:	4b6e      	ldr	r3, [pc, #440]	; (80067a8 <__ieee754_pow+0x230>)
 80065ee:	152a      	asrs	r2, r5, #20
 80065f0:	18d2      	adds	r2, r2, r3
 80065f2:	2a14      	cmp	r2, #20
 80065f4:	dd25      	ble.n	8006642 <__ieee754_pow+0xca>
 80065f6:	2034      	movs	r0, #52	; 0x34
 80065f8:	1a82      	subs	r2, r0, r2
 80065fa:	9802      	ldr	r0, [sp, #8]
 80065fc:	40d0      	lsrs	r0, r2
 80065fe:	0003      	movs	r3, r0
 8006600:	4093      	lsls	r3, r2
 8006602:	428b      	cmp	r3, r1
 8006604:	d104      	bne.n	8006610 <__ieee754_pow+0x98>
 8006606:	2201      	movs	r2, #1
 8006608:	4010      	ands	r0, r2
 800660a:	1892      	adds	r2, r2, r2
 800660c:	1a13      	subs	r3, r2, r0
 800660e:	9306      	str	r3, [sp, #24]
 8006610:	2900      	cmp	r1, #0
 8006612:	d15e      	bne.n	80066d2 <__ieee754_pow+0x15a>
 8006614:	4565      	cmp	r5, ip
 8006616:	d123      	bne.n	8006660 <__ieee754_pow+0xe8>
 8006618:	4b5f      	ldr	r3, [pc, #380]	; (8006798 <__ieee754_pow+0x220>)
 800661a:	18e3      	adds	r3, r4, r3
 800661c:	431f      	orrs	r7, r3
 800661e:	d101      	bne.n	8006624 <__ieee754_pow+0xac>
 8006620:	f000 fc67 	bl	8006ef2 <__ieee754_pow+0x97a>
 8006624:	4b5f      	ldr	r3, [pc, #380]	; (80067a4 <__ieee754_pow+0x22c>)
 8006626:	429c      	cmp	r4, r3
 8006628:	dd2d      	ble.n	8006686 <__ieee754_pow+0x10e>
 800662a:	9b02      	ldr	r3, [sp, #8]
 800662c:	9c03      	ldr	r4, [sp, #12]
 800662e:	9300      	str	r3, [sp, #0]
 8006630:	9401      	str	r4, [sp, #4]
 8006632:	9b04      	ldr	r3, [sp, #16]
 8006634:	2b00      	cmp	r3, #0
 8006636:	da31      	bge.n	800669c <__ieee754_pow+0x124>
 8006638:	2300      	movs	r3, #0
 800663a:	2400      	movs	r4, #0
 800663c:	9300      	str	r3, [sp, #0]
 800663e:	9401      	str	r4, [sp, #4]
 8006640:	e02c      	b.n	800669c <__ieee754_pow+0x124>
 8006642:	2900      	cmp	r1, #0
 8006644:	d145      	bne.n	80066d2 <__ieee754_pow+0x15a>
 8006646:	2314      	movs	r3, #20
 8006648:	1a9a      	subs	r2, r3, r2
 800664a:	002b      	movs	r3, r5
 800664c:	4113      	asrs	r3, r2
 800664e:	0019      	movs	r1, r3
 8006650:	4091      	lsls	r1, r2
 8006652:	42a9      	cmp	r1, r5
 8006654:	d104      	bne.n	8006660 <__ieee754_pow+0xe8>
 8006656:	2201      	movs	r2, #1
 8006658:	4013      	ands	r3, r2
 800665a:	1892      	adds	r2, r2, r2
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	9306      	str	r3, [sp, #24]
 8006660:	4b52      	ldr	r3, [pc, #328]	; (80067ac <__ieee754_pow+0x234>)
 8006662:	429d      	cmp	r5, r3
 8006664:	d11e      	bne.n	80066a4 <__ieee754_pow+0x12c>
 8006666:	0038      	movs	r0, r7
 8006668:	0031      	movs	r1, r6
 800666a:	9b04      	ldr	r3, [sp, #16]
 800666c:	9000      	str	r0, [sp, #0]
 800666e:	9101      	str	r1, [sp, #4]
 8006670:	2b00      	cmp	r3, #0
 8006672:	da13      	bge.n	800669c <__ieee754_pow+0x124>
 8006674:	003a      	movs	r2, r7
 8006676:	0033      	movs	r3, r6
 8006678:	2000      	movs	r0, #0
 800667a:	494c      	ldr	r1, [pc, #304]	; (80067ac <__ieee754_pow+0x234>)
 800667c:	f7fa fb60 	bl	8000d40 <__aeabi_ddiv>
 8006680:	e7a7      	b.n	80065d2 <__ieee754_pow+0x5a>
 8006682:	2302      	movs	r3, #2
 8006684:	e7c3      	b.n	800660e <__ieee754_pow+0x96>
 8006686:	9b04      	ldr	r3, [sp, #16]
 8006688:	2b00      	cmp	r3, #0
 800668a:	dad5      	bge.n	8006638 <__ieee754_pow+0xc0>
 800668c:	2280      	movs	r2, #128	; 0x80
 800668e:	0612      	lsls	r2, r2, #24
 8006690:	4694      	mov	ip, r2
 8006692:	9b02      	ldr	r3, [sp, #8]
 8006694:	9300      	str	r3, [sp, #0]
 8006696:	9b03      	ldr	r3, [sp, #12]
 8006698:	4463      	add	r3, ip
 800669a:	9301      	str	r3, [sp, #4]
 800669c:	9800      	ldr	r0, [sp, #0]
 800669e:	9901      	ldr	r1, [sp, #4]
 80066a0:	b015      	add	sp, #84	; 0x54
 80066a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066a4:	2380      	movs	r3, #128	; 0x80
 80066a6:	9a04      	ldr	r2, [sp, #16]
 80066a8:	05db      	lsls	r3, r3, #23
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d106      	bne.n	80066bc <__ieee754_pow+0x144>
 80066ae:	003a      	movs	r2, r7
 80066b0:	0033      	movs	r3, r6
 80066b2:	0038      	movs	r0, r7
 80066b4:	0031      	movs	r1, r6
 80066b6:	f7fa ff4d 	bl	8001554 <__aeabi_dmul>
 80066ba:	e78a      	b.n	80065d2 <__ieee754_pow+0x5a>
 80066bc:	4b3c      	ldr	r3, [pc, #240]	; (80067b0 <__ieee754_pow+0x238>)
 80066be:	9a04      	ldr	r2, [sp, #16]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d106      	bne.n	80066d2 <__ieee754_pow+0x15a>
 80066c4:	2e00      	cmp	r6, #0
 80066c6:	db04      	blt.n	80066d2 <__ieee754_pow+0x15a>
 80066c8:	0038      	movs	r0, r7
 80066ca:	0031      	movs	r1, r6
 80066cc:	f000 fc4a 	bl	8006f64 <__ieee754_sqrt>
 80066d0:	e77f      	b.n	80065d2 <__ieee754_pow+0x5a>
 80066d2:	0038      	movs	r0, r7
 80066d4:	0031      	movs	r1, r6
 80066d6:	f7ff fd5b 	bl	8006190 <fabs>
 80066da:	9000      	str	r0, [sp, #0]
 80066dc:	9101      	str	r1, [sp, #4]
 80066de:	2f00      	cmp	r7, #0
 80066e0:	d12e      	bne.n	8006740 <__ieee754_pow+0x1c8>
 80066e2:	2c00      	cmp	r4, #0
 80066e4:	d004      	beq.n	80066f0 <__ieee754_pow+0x178>
 80066e6:	4a31      	ldr	r2, [pc, #196]	; (80067ac <__ieee754_pow+0x234>)
 80066e8:	00b3      	lsls	r3, r6, #2
 80066ea:	089b      	lsrs	r3, r3, #2
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d127      	bne.n	8006740 <__ieee754_pow+0x1c8>
 80066f0:	9b04      	ldr	r3, [sp, #16]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	da07      	bge.n	8006706 <__ieee754_pow+0x18e>
 80066f6:	9a00      	ldr	r2, [sp, #0]
 80066f8:	9b01      	ldr	r3, [sp, #4]
 80066fa:	2000      	movs	r0, #0
 80066fc:	492b      	ldr	r1, [pc, #172]	; (80067ac <__ieee754_pow+0x234>)
 80066fe:	f7fa fb1f 	bl	8000d40 <__aeabi_ddiv>
 8006702:	9000      	str	r0, [sp, #0]
 8006704:	9101      	str	r1, [sp, #4]
 8006706:	9b08      	ldr	r3, [sp, #32]
 8006708:	2b00      	cmp	r3, #0
 800670a:	dac7      	bge.n	800669c <__ieee754_pow+0x124>
 800670c:	4b22      	ldr	r3, [pc, #136]	; (8006798 <__ieee754_pow+0x220>)
 800670e:	18e4      	adds	r4, r4, r3
 8006710:	9b06      	ldr	r3, [sp, #24]
 8006712:	431c      	orrs	r4, r3
 8006714:	d108      	bne.n	8006728 <__ieee754_pow+0x1b0>
 8006716:	9a00      	ldr	r2, [sp, #0]
 8006718:	9b01      	ldr	r3, [sp, #4]
 800671a:	0010      	movs	r0, r2
 800671c:	0019      	movs	r1, r3
 800671e:	f7fb f98b 	bl	8001a38 <__aeabi_dsub>
 8006722:	0002      	movs	r2, r0
 8006724:	000b      	movs	r3, r1
 8006726:	e7a9      	b.n	800667c <__ieee754_pow+0x104>
 8006728:	9b06      	ldr	r3, [sp, #24]
 800672a:	2b01      	cmp	r3, #1
 800672c:	d1b6      	bne.n	800669c <__ieee754_pow+0x124>
 800672e:	9800      	ldr	r0, [sp, #0]
 8006730:	2180      	movs	r1, #128	; 0x80
 8006732:	0002      	movs	r2, r0
 8006734:	9801      	ldr	r0, [sp, #4]
 8006736:	0609      	lsls	r1, r1, #24
 8006738:	1843      	adds	r3, r0, r1
 800673a:	9200      	str	r2, [sp, #0]
 800673c:	9301      	str	r3, [sp, #4]
 800673e:	e7ad      	b.n	800669c <__ieee754_pow+0x124>
 8006740:	0ff3      	lsrs	r3, r6, #31
 8006742:	3b01      	subs	r3, #1
 8006744:	9310      	str	r3, [sp, #64]	; 0x40
 8006746:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006748:	9b06      	ldr	r3, [sp, #24]
 800674a:	4313      	orrs	r3, r2
 800674c:	d104      	bne.n	8006758 <__ieee754_pow+0x1e0>
 800674e:	003a      	movs	r2, r7
 8006750:	0033      	movs	r3, r6
 8006752:	0038      	movs	r0, r7
 8006754:	0031      	movs	r1, r6
 8006756:	e7e2      	b.n	800671e <__ieee754_pow+0x1a6>
 8006758:	4b16      	ldr	r3, [pc, #88]	; (80067b4 <__ieee754_pow+0x23c>)
 800675a:	429d      	cmp	r5, r3
 800675c:	dc00      	bgt.n	8006760 <__ieee754_pow+0x1e8>
 800675e:	e0f7      	b.n	8006950 <__ieee754_pow+0x3d8>
 8006760:	4b15      	ldr	r3, [pc, #84]	; (80067b8 <__ieee754_pow+0x240>)
 8006762:	429d      	cmp	r5, r3
 8006764:	dd0b      	ble.n	800677e <__ieee754_pow+0x206>
 8006766:	4b0f      	ldr	r3, [pc, #60]	; (80067a4 <__ieee754_pow+0x22c>)
 8006768:	429c      	cmp	r4, r3
 800676a:	dc0e      	bgt.n	800678a <__ieee754_pow+0x212>
 800676c:	9b04      	ldr	r3, [sp, #16]
 800676e:	2b00      	cmp	r3, #0
 8006770:	db00      	blt.n	8006774 <__ieee754_pow+0x1fc>
 8006772:	e761      	b.n	8006638 <__ieee754_pow+0xc0>
 8006774:	4a11      	ldr	r2, [pc, #68]	; (80067bc <__ieee754_pow+0x244>)
 8006776:	4b12      	ldr	r3, [pc, #72]	; (80067c0 <__ieee754_pow+0x248>)
 8006778:	0010      	movs	r0, r2
 800677a:	0019      	movs	r1, r3
 800677c:	e79b      	b.n	80066b6 <__ieee754_pow+0x13e>
 800677e:	4b11      	ldr	r3, [pc, #68]	; (80067c4 <__ieee754_pow+0x24c>)
 8006780:	429c      	cmp	r4, r3
 8006782:	ddf3      	ble.n	800676c <__ieee754_pow+0x1f4>
 8006784:	4b09      	ldr	r3, [pc, #36]	; (80067ac <__ieee754_pow+0x234>)
 8006786:	429c      	cmp	r4, r3
 8006788:	dd1e      	ble.n	80067c8 <__ieee754_pow+0x250>
 800678a:	9b04      	ldr	r3, [sp, #16]
 800678c:	2b00      	cmp	r3, #0
 800678e:	dcf1      	bgt.n	8006774 <__ieee754_pow+0x1fc>
 8006790:	e752      	b.n	8006638 <__ieee754_pow+0xc0>
 8006792:	46c0      	nop			; (mov r8, r8)
 8006794:	7ff00000 	.word	0x7ff00000
 8006798:	c0100000 	.word	0xc0100000
 800679c:	08007539 	.word	0x08007539
 80067a0:	433fffff 	.word	0x433fffff
 80067a4:	3fefffff 	.word	0x3fefffff
 80067a8:	fffffc01 	.word	0xfffffc01
 80067ac:	3ff00000 	.word	0x3ff00000
 80067b0:	3fe00000 	.word	0x3fe00000
 80067b4:	41e00000 	.word	0x41e00000
 80067b8:	43f00000 	.word	0x43f00000
 80067bc:	8800759c 	.word	0x8800759c
 80067c0:	7e37e43c 	.word	0x7e37e43c
 80067c4:	3feffffe 	.word	0x3feffffe
 80067c8:	2200      	movs	r2, #0
 80067ca:	9800      	ldr	r0, [sp, #0]
 80067cc:	9901      	ldr	r1, [sp, #4]
 80067ce:	4b52      	ldr	r3, [pc, #328]	; (8006918 <__ieee754_pow+0x3a0>)
 80067d0:	f7fb f932 	bl	8001a38 <__aeabi_dsub>
 80067d4:	22c0      	movs	r2, #192	; 0xc0
 80067d6:	4b51      	ldr	r3, [pc, #324]	; (800691c <__ieee754_pow+0x3a4>)
 80067d8:	05d2      	lsls	r2, r2, #23
 80067da:	0006      	movs	r6, r0
 80067dc:	000f      	movs	r7, r1
 80067de:	f7fa feb9 	bl	8001554 <__aeabi_dmul>
 80067e2:	4a4f      	ldr	r2, [pc, #316]	; (8006920 <__ieee754_pow+0x3a8>)
 80067e4:	9000      	str	r0, [sp, #0]
 80067e6:	9101      	str	r1, [sp, #4]
 80067e8:	4b4e      	ldr	r3, [pc, #312]	; (8006924 <__ieee754_pow+0x3ac>)
 80067ea:	0030      	movs	r0, r6
 80067ec:	0039      	movs	r1, r7
 80067ee:	f7fa feb1 	bl	8001554 <__aeabi_dmul>
 80067f2:	2200      	movs	r2, #0
 80067f4:	9004      	str	r0, [sp, #16]
 80067f6:	9105      	str	r1, [sp, #20]
 80067f8:	4b4b      	ldr	r3, [pc, #300]	; (8006928 <__ieee754_pow+0x3b0>)
 80067fa:	0030      	movs	r0, r6
 80067fc:	0039      	movs	r1, r7
 80067fe:	f7fa fea9 	bl	8001554 <__aeabi_dmul>
 8006802:	0002      	movs	r2, r0
 8006804:	000b      	movs	r3, r1
 8006806:	4849      	ldr	r0, [pc, #292]	; (800692c <__ieee754_pow+0x3b4>)
 8006808:	4949      	ldr	r1, [pc, #292]	; (8006930 <__ieee754_pow+0x3b8>)
 800680a:	f7fb f915 	bl	8001a38 <__aeabi_dsub>
 800680e:	0032      	movs	r2, r6
 8006810:	003b      	movs	r3, r7
 8006812:	f7fa fe9f 	bl	8001554 <__aeabi_dmul>
 8006816:	0002      	movs	r2, r0
 8006818:	000b      	movs	r3, r1
 800681a:	2000      	movs	r0, #0
 800681c:	4945      	ldr	r1, [pc, #276]	; (8006934 <__ieee754_pow+0x3bc>)
 800681e:	f7fb f90b 	bl	8001a38 <__aeabi_dsub>
 8006822:	0032      	movs	r2, r6
 8006824:	0004      	movs	r4, r0
 8006826:	000d      	movs	r5, r1
 8006828:	003b      	movs	r3, r7
 800682a:	0030      	movs	r0, r6
 800682c:	0039      	movs	r1, r7
 800682e:	f7fa fe91 	bl	8001554 <__aeabi_dmul>
 8006832:	0002      	movs	r2, r0
 8006834:	000b      	movs	r3, r1
 8006836:	0020      	movs	r0, r4
 8006838:	0029      	movs	r1, r5
 800683a:	f7fa fe8b 	bl	8001554 <__aeabi_dmul>
 800683e:	4a3e      	ldr	r2, [pc, #248]	; (8006938 <__ieee754_pow+0x3c0>)
 8006840:	4b36      	ldr	r3, [pc, #216]	; (800691c <__ieee754_pow+0x3a4>)
 8006842:	f7fa fe87 	bl	8001554 <__aeabi_dmul>
 8006846:	0002      	movs	r2, r0
 8006848:	000b      	movs	r3, r1
 800684a:	9804      	ldr	r0, [sp, #16]
 800684c:	9905      	ldr	r1, [sp, #20]
 800684e:	f7fb f8f3 	bl	8001a38 <__aeabi_dsub>
 8006852:	0002      	movs	r2, r0
 8006854:	000b      	movs	r3, r1
 8006856:	0004      	movs	r4, r0
 8006858:	000d      	movs	r5, r1
 800685a:	9800      	ldr	r0, [sp, #0]
 800685c:	9901      	ldr	r1, [sp, #4]
 800685e:	f7f9 ff53 	bl	8000708 <__aeabi_dadd>
 8006862:	9a00      	ldr	r2, [sp, #0]
 8006864:	9b01      	ldr	r3, [sp, #4]
 8006866:	2000      	movs	r0, #0
 8006868:	9004      	str	r0, [sp, #16]
 800686a:	9105      	str	r1, [sp, #20]
 800686c:	f7fb f8e4 	bl	8001a38 <__aeabi_dsub>
 8006870:	0002      	movs	r2, r0
 8006872:	000b      	movs	r3, r1
 8006874:	0020      	movs	r0, r4
 8006876:	0029      	movs	r1, r5
 8006878:	f7fb f8de 	bl	8001a38 <__aeabi_dsub>
 800687c:	9b06      	ldr	r3, [sp, #24]
 800687e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006880:	3b01      	subs	r3, #1
 8006882:	0006      	movs	r6, r0
 8006884:	000f      	movs	r7, r1
 8006886:	4313      	orrs	r3, r2
 8006888:	d000      	beq.n	800688c <__ieee754_pow+0x314>
 800688a:	e1de      	b.n	8006c4a <__ieee754_pow+0x6d2>
 800688c:	2300      	movs	r3, #0
 800688e:	4c2b      	ldr	r4, [pc, #172]	; (800693c <__ieee754_pow+0x3c4>)
 8006890:	9300      	str	r3, [sp, #0]
 8006892:	9401      	str	r4, [sp, #4]
 8006894:	9c02      	ldr	r4, [sp, #8]
 8006896:	9d03      	ldr	r5, [sp, #12]
 8006898:	9802      	ldr	r0, [sp, #8]
 800689a:	9903      	ldr	r1, [sp, #12]
 800689c:	2400      	movs	r4, #0
 800689e:	002b      	movs	r3, r5
 80068a0:	0022      	movs	r2, r4
 80068a2:	f7fb f8c9 	bl	8001a38 <__aeabi_dsub>
 80068a6:	9a04      	ldr	r2, [sp, #16]
 80068a8:	9b05      	ldr	r3, [sp, #20]
 80068aa:	f7fa fe53 	bl	8001554 <__aeabi_dmul>
 80068ae:	9a02      	ldr	r2, [sp, #8]
 80068b0:	9b03      	ldr	r3, [sp, #12]
 80068b2:	9006      	str	r0, [sp, #24]
 80068b4:	9107      	str	r1, [sp, #28]
 80068b6:	0030      	movs	r0, r6
 80068b8:	0039      	movs	r1, r7
 80068ba:	f7fa fe4b 	bl	8001554 <__aeabi_dmul>
 80068be:	0002      	movs	r2, r0
 80068c0:	000b      	movs	r3, r1
 80068c2:	9806      	ldr	r0, [sp, #24]
 80068c4:	9907      	ldr	r1, [sp, #28]
 80068c6:	f7f9 ff1f 	bl	8000708 <__aeabi_dadd>
 80068ca:	0022      	movs	r2, r4
 80068cc:	002b      	movs	r3, r5
 80068ce:	9006      	str	r0, [sp, #24]
 80068d0:	9107      	str	r1, [sp, #28]
 80068d2:	9804      	ldr	r0, [sp, #16]
 80068d4:	9905      	ldr	r1, [sp, #20]
 80068d6:	f7fa fe3d 	bl	8001554 <__aeabi_dmul>
 80068da:	0006      	movs	r6, r0
 80068dc:	000f      	movs	r7, r1
 80068de:	000b      	movs	r3, r1
 80068e0:	0002      	movs	r2, r0
 80068e2:	9806      	ldr	r0, [sp, #24]
 80068e4:	9907      	ldr	r1, [sp, #28]
 80068e6:	9604      	str	r6, [sp, #16]
 80068e8:	9705      	str	r7, [sp, #20]
 80068ea:	f7f9 ff0d 	bl	8000708 <__aeabi_dadd>
 80068ee:	4b14      	ldr	r3, [pc, #80]	; (8006940 <__ieee754_pow+0x3c8>)
 80068f0:	0005      	movs	r5, r0
 80068f2:	000c      	movs	r4, r1
 80068f4:	9108      	str	r1, [sp, #32]
 80068f6:	4299      	cmp	r1, r3
 80068f8:	dc00      	bgt.n	80068fc <__ieee754_pow+0x384>
 80068fa:	e2d8      	b.n	8006eae <__ieee754_pow+0x936>
 80068fc:	4b11      	ldr	r3, [pc, #68]	; (8006944 <__ieee754_pow+0x3cc>)
 80068fe:	18cb      	adds	r3, r1, r3
 8006900:	4303      	orrs	r3, r0
 8006902:	d100      	bne.n	8006906 <__ieee754_pow+0x38e>
 8006904:	e1da      	b.n	8006cbc <__ieee754_pow+0x744>
 8006906:	9800      	ldr	r0, [sp, #0]
 8006908:	9901      	ldr	r1, [sp, #4]
 800690a:	4a0f      	ldr	r2, [pc, #60]	; (8006948 <__ieee754_pow+0x3d0>)
 800690c:	4b0f      	ldr	r3, [pc, #60]	; (800694c <__ieee754_pow+0x3d4>)
 800690e:	f7fa fe21 	bl	8001554 <__aeabi_dmul>
 8006912:	4a0d      	ldr	r2, [pc, #52]	; (8006948 <__ieee754_pow+0x3d0>)
 8006914:	4b0d      	ldr	r3, [pc, #52]	; (800694c <__ieee754_pow+0x3d4>)
 8006916:	e6ce      	b.n	80066b6 <__ieee754_pow+0x13e>
 8006918:	3ff00000 	.word	0x3ff00000
 800691c:	3ff71547 	.word	0x3ff71547
 8006920:	f85ddf44 	.word	0xf85ddf44
 8006924:	3e54ae0b 	.word	0x3e54ae0b
 8006928:	3fd00000 	.word	0x3fd00000
 800692c:	55555555 	.word	0x55555555
 8006930:	3fd55555 	.word	0x3fd55555
 8006934:	3fe00000 	.word	0x3fe00000
 8006938:	652b82fe 	.word	0x652b82fe
 800693c:	bff00000 	.word	0xbff00000
 8006940:	408fffff 	.word	0x408fffff
 8006944:	bf700000 	.word	0xbf700000
 8006948:	8800759c 	.word	0x8800759c
 800694c:	7e37e43c 	.word	0x7e37e43c
 8006950:	4bbf      	ldr	r3, [pc, #764]	; (8006c50 <__ieee754_pow+0x6d8>)
 8006952:	2200      	movs	r2, #0
 8006954:	429c      	cmp	r4, r3
 8006956:	dc0a      	bgt.n	800696e <__ieee754_pow+0x3f6>
 8006958:	9800      	ldr	r0, [sp, #0]
 800695a:	9901      	ldr	r1, [sp, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	4bbd      	ldr	r3, [pc, #756]	; (8006c54 <__ieee754_pow+0x6dc>)
 8006960:	f7fa fdf8 	bl	8001554 <__aeabi_dmul>
 8006964:	2235      	movs	r2, #53	; 0x35
 8006966:	9000      	str	r0, [sp, #0]
 8006968:	9101      	str	r1, [sp, #4]
 800696a:	9c01      	ldr	r4, [sp, #4]
 800696c:	4252      	negs	r2, r2
 800696e:	49ba      	ldr	r1, [pc, #744]	; (8006c58 <__ieee754_pow+0x6e0>)
 8006970:	1523      	asrs	r3, r4, #20
 8006972:	185b      	adds	r3, r3, r1
 8006974:	189b      	adds	r3, r3, r2
 8006976:	0324      	lsls	r4, r4, #12
 8006978:	4db8      	ldr	r5, [pc, #736]	; (8006c5c <__ieee754_pow+0x6e4>)
 800697a:	4ab9      	ldr	r2, [pc, #740]	; (8006c60 <__ieee754_pow+0x6e8>)
 800697c:	930d      	str	r3, [sp, #52]	; 0x34
 800697e:	0b23      	lsrs	r3, r4, #12
 8006980:	431d      	orrs	r5, r3
 8006982:	2400      	movs	r4, #0
 8006984:	4293      	cmp	r3, r2
 8006986:	dd09      	ble.n	800699c <__ieee754_pow+0x424>
 8006988:	4ab6      	ldr	r2, [pc, #728]	; (8006c64 <__ieee754_pow+0x6ec>)
 800698a:	3401      	adds	r4, #1
 800698c:	4293      	cmp	r3, r2
 800698e:	dd05      	ble.n	800699c <__ieee754_pow+0x424>
 8006990:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006992:	191b      	adds	r3, r3, r4
 8006994:	2400      	movs	r4, #0
 8006996:	930d      	str	r3, [sp, #52]	; 0x34
 8006998:	4bb3      	ldr	r3, [pc, #716]	; (8006c68 <__ieee754_pow+0x6f0>)
 800699a:	18ed      	adds	r5, r5, r3
 800699c:	9800      	ldr	r0, [sp, #0]
 800699e:	9901      	ldr	r1, [sp, #4]
 80069a0:	0029      	movs	r1, r5
 80069a2:	00e3      	lsls	r3, r4, #3
 80069a4:	9311      	str	r3, [sp, #68]	; 0x44
 80069a6:	4bb1      	ldr	r3, [pc, #708]	; (8006c6c <__ieee754_pow+0x6f4>)
 80069a8:	00e2      	lsls	r2, r4, #3
 80069aa:	189b      	adds	r3, r3, r2
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	900e      	str	r0, [sp, #56]	; 0x38
 80069b2:	910f      	str	r1, [sp, #60]	; 0x3c
 80069b4:	920a      	str	r2, [sp, #40]	; 0x28
 80069b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80069b8:	f7fb f83e 	bl	8001a38 <__aeabi_dsub>
 80069bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069c0:	0006      	movs	r6, r0
 80069c2:	000f      	movs	r7, r1
 80069c4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80069c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80069c8:	f7f9 fe9e 	bl	8000708 <__aeabi_dadd>
 80069cc:	0002      	movs	r2, r0
 80069ce:	000b      	movs	r3, r1
 80069d0:	2000      	movs	r0, #0
 80069d2:	49a2      	ldr	r1, [pc, #648]	; (8006c5c <__ieee754_pow+0x6e4>)
 80069d4:	f7fa f9b4 	bl	8000d40 <__aeabi_ddiv>
 80069d8:	9012      	str	r0, [sp, #72]	; 0x48
 80069da:	9113      	str	r1, [sp, #76]	; 0x4c
 80069dc:	0002      	movs	r2, r0
 80069de:	000b      	movs	r3, r1
 80069e0:	0030      	movs	r0, r6
 80069e2:	0039      	movs	r1, r7
 80069e4:	f7fa fdb6 	bl	8001554 <__aeabi_dmul>
 80069e8:	9008      	str	r0, [sp, #32]
 80069ea:	9109      	str	r1, [sp, #36]	; 0x24
 80069ec:	9a08      	ldr	r2, [sp, #32]
 80069ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069f0:	2180      	movs	r1, #128	; 0x80
 80069f2:	9204      	str	r2, [sp, #16]
 80069f4:	9305      	str	r3, [sp, #20]
 80069f6:	2300      	movs	r3, #0
 80069f8:	0589      	lsls	r1, r1, #22
 80069fa:	106d      	asrs	r5, r5, #1
 80069fc:	430d      	orrs	r5, r1
 80069fe:	2180      	movs	r1, #128	; 0x80
 8006a00:	9304      	str	r3, [sp, #16]
 8006a02:	9a04      	ldr	r2, [sp, #16]
 8006a04:	9b05      	ldr	r3, [sp, #20]
 8006a06:	9200      	str	r2, [sp, #0]
 8006a08:	9301      	str	r3, [sp, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	0309      	lsls	r1, r1, #12
 8006a0e:	186d      	adds	r5, r5, r1
 8006a10:	04a4      	lsls	r4, r4, #18
 8006a12:	192b      	adds	r3, r5, r4
 8006a14:	9800      	ldr	r0, [sp, #0]
 8006a16:	9901      	ldr	r1, [sp, #4]
 8006a18:	0014      	movs	r4, r2
 8006a1a:	001d      	movs	r5, r3
 8006a1c:	f7fa fd9a 	bl	8001554 <__aeabi_dmul>
 8006a20:	0002      	movs	r2, r0
 8006a22:	000b      	movs	r3, r1
 8006a24:	0030      	movs	r0, r6
 8006a26:	0039      	movs	r1, r7
 8006a28:	f7fb f806 	bl	8001a38 <__aeabi_dsub>
 8006a2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a30:	0006      	movs	r6, r0
 8006a32:	000f      	movs	r7, r1
 8006a34:	0020      	movs	r0, r4
 8006a36:	0029      	movs	r1, r5
 8006a38:	f7fa fffe 	bl	8001a38 <__aeabi_dsub>
 8006a3c:	0002      	movs	r2, r0
 8006a3e:	000b      	movs	r3, r1
 8006a40:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006a42:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006a44:	f7fa fff8 	bl	8001a38 <__aeabi_dsub>
 8006a48:	9a00      	ldr	r2, [sp, #0]
 8006a4a:	9b01      	ldr	r3, [sp, #4]
 8006a4c:	f7fa fd82 	bl	8001554 <__aeabi_dmul>
 8006a50:	0002      	movs	r2, r0
 8006a52:	000b      	movs	r3, r1
 8006a54:	0030      	movs	r0, r6
 8006a56:	0039      	movs	r1, r7
 8006a58:	f7fa ffee 	bl	8001a38 <__aeabi_dsub>
 8006a5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a5e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006a60:	f7fa fd78 	bl	8001554 <__aeabi_dmul>
 8006a64:	9a08      	ldr	r2, [sp, #32]
 8006a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a68:	900a      	str	r0, [sp, #40]	; 0x28
 8006a6a:	910b      	str	r1, [sp, #44]	; 0x2c
 8006a6c:	0010      	movs	r0, r2
 8006a6e:	0019      	movs	r1, r3
 8006a70:	f7fa fd70 	bl	8001554 <__aeabi_dmul>
 8006a74:	0006      	movs	r6, r0
 8006a76:	000f      	movs	r7, r1
 8006a78:	4a7d      	ldr	r2, [pc, #500]	; (8006c70 <__ieee754_pow+0x6f8>)
 8006a7a:	4b7e      	ldr	r3, [pc, #504]	; (8006c74 <__ieee754_pow+0x6fc>)
 8006a7c:	f7fa fd6a 	bl	8001554 <__aeabi_dmul>
 8006a80:	4a7d      	ldr	r2, [pc, #500]	; (8006c78 <__ieee754_pow+0x700>)
 8006a82:	4b7e      	ldr	r3, [pc, #504]	; (8006c7c <__ieee754_pow+0x704>)
 8006a84:	f7f9 fe40 	bl	8000708 <__aeabi_dadd>
 8006a88:	0032      	movs	r2, r6
 8006a8a:	003b      	movs	r3, r7
 8006a8c:	f7fa fd62 	bl	8001554 <__aeabi_dmul>
 8006a90:	4a7b      	ldr	r2, [pc, #492]	; (8006c80 <__ieee754_pow+0x708>)
 8006a92:	4b7c      	ldr	r3, [pc, #496]	; (8006c84 <__ieee754_pow+0x70c>)
 8006a94:	f7f9 fe38 	bl	8000708 <__aeabi_dadd>
 8006a98:	0032      	movs	r2, r6
 8006a9a:	003b      	movs	r3, r7
 8006a9c:	f7fa fd5a 	bl	8001554 <__aeabi_dmul>
 8006aa0:	4a79      	ldr	r2, [pc, #484]	; (8006c88 <__ieee754_pow+0x710>)
 8006aa2:	4b7a      	ldr	r3, [pc, #488]	; (8006c8c <__ieee754_pow+0x714>)
 8006aa4:	f7f9 fe30 	bl	8000708 <__aeabi_dadd>
 8006aa8:	0032      	movs	r2, r6
 8006aaa:	003b      	movs	r3, r7
 8006aac:	f7fa fd52 	bl	8001554 <__aeabi_dmul>
 8006ab0:	4a77      	ldr	r2, [pc, #476]	; (8006c90 <__ieee754_pow+0x718>)
 8006ab2:	4b78      	ldr	r3, [pc, #480]	; (8006c94 <__ieee754_pow+0x71c>)
 8006ab4:	f7f9 fe28 	bl	8000708 <__aeabi_dadd>
 8006ab8:	0032      	movs	r2, r6
 8006aba:	003b      	movs	r3, r7
 8006abc:	f7fa fd4a 	bl	8001554 <__aeabi_dmul>
 8006ac0:	4a75      	ldr	r2, [pc, #468]	; (8006c98 <__ieee754_pow+0x720>)
 8006ac2:	4b76      	ldr	r3, [pc, #472]	; (8006c9c <__ieee754_pow+0x724>)
 8006ac4:	f7f9 fe20 	bl	8000708 <__aeabi_dadd>
 8006ac8:	0032      	movs	r2, r6
 8006aca:	0004      	movs	r4, r0
 8006acc:	000d      	movs	r5, r1
 8006ace:	003b      	movs	r3, r7
 8006ad0:	0030      	movs	r0, r6
 8006ad2:	0039      	movs	r1, r7
 8006ad4:	f7fa fd3e 	bl	8001554 <__aeabi_dmul>
 8006ad8:	0002      	movs	r2, r0
 8006ada:	000b      	movs	r3, r1
 8006adc:	0020      	movs	r0, r4
 8006ade:	0029      	movs	r1, r5
 8006ae0:	f7fa fd38 	bl	8001554 <__aeabi_dmul>
 8006ae4:	9a00      	ldr	r2, [sp, #0]
 8006ae6:	9b01      	ldr	r3, [sp, #4]
 8006ae8:	0004      	movs	r4, r0
 8006aea:	000d      	movs	r5, r1
 8006aec:	9808      	ldr	r0, [sp, #32]
 8006aee:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006af0:	f7f9 fe0a 	bl	8000708 <__aeabi_dadd>
 8006af4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006af6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006af8:	f7fa fd2c 	bl	8001554 <__aeabi_dmul>
 8006afc:	0022      	movs	r2, r4
 8006afe:	002b      	movs	r3, r5
 8006b00:	f7f9 fe02 	bl	8000708 <__aeabi_dadd>
 8006b04:	9a00      	ldr	r2, [sp, #0]
 8006b06:	9b01      	ldr	r3, [sp, #4]
 8006b08:	900e      	str	r0, [sp, #56]	; 0x38
 8006b0a:	910f      	str	r1, [sp, #60]	; 0x3c
 8006b0c:	0010      	movs	r0, r2
 8006b0e:	0019      	movs	r1, r3
 8006b10:	f7fa fd20 	bl	8001554 <__aeabi_dmul>
 8006b14:	2200      	movs	r2, #0
 8006b16:	4b62      	ldr	r3, [pc, #392]	; (8006ca0 <__ieee754_pow+0x728>)
 8006b18:	0004      	movs	r4, r0
 8006b1a:	000d      	movs	r5, r1
 8006b1c:	f7f9 fdf4 	bl	8000708 <__aeabi_dadd>
 8006b20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b24:	f7f9 fdf0 	bl	8000708 <__aeabi_dadd>
 8006b28:	9e04      	ldr	r6, [sp, #16]
 8006b2a:	000f      	movs	r7, r1
 8006b2c:	0032      	movs	r2, r6
 8006b2e:	000b      	movs	r3, r1
 8006b30:	9800      	ldr	r0, [sp, #0]
 8006b32:	9901      	ldr	r1, [sp, #4]
 8006b34:	f7fa fd0e 	bl	8001554 <__aeabi_dmul>
 8006b38:	2200      	movs	r2, #0
 8006b3a:	9000      	str	r0, [sp, #0]
 8006b3c:	9101      	str	r1, [sp, #4]
 8006b3e:	4b58      	ldr	r3, [pc, #352]	; (8006ca0 <__ieee754_pow+0x728>)
 8006b40:	0030      	movs	r0, r6
 8006b42:	0039      	movs	r1, r7
 8006b44:	f7fa ff78 	bl	8001a38 <__aeabi_dsub>
 8006b48:	0022      	movs	r2, r4
 8006b4a:	002b      	movs	r3, r5
 8006b4c:	f7fa ff74 	bl	8001a38 <__aeabi_dsub>
 8006b50:	0002      	movs	r2, r0
 8006b52:	000b      	movs	r3, r1
 8006b54:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006b56:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006b58:	f7fa ff6e 	bl	8001a38 <__aeabi_dsub>
 8006b5c:	9a08      	ldr	r2, [sp, #32]
 8006b5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b60:	f7fa fcf8 	bl	8001554 <__aeabi_dmul>
 8006b64:	0032      	movs	r2, r6
 8006b66:	0004      	movs	r4, r0
 8006b68:	000d      	movs	r5, r1
 8006b6a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006b6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b6e:	003b      	movs	r3, r7
 8006b70:	f7fa fcf0 	bl	8001554 <__aeabi_dmul>
 8006b74:	0002      	movs	r2, r0
 8006b76:	000b      	movs	r3, r1
 8006b78:	0020      	movs	r0, r4
 8006b7a:	0029      	movs	r1, r5
 8006b7c:	f7f9 fdc4 	bl	8000708 <__aeabi_dadd>
 8006b80:	0004      	movs	r4, r0
 8006b82:	000d      	movs	r5, r1
 8006b84:	0002      	movs	r2, r0
 8006b86:	000b      	movs	r3, r1
 8006b88:	9800      	ldr	r0, [sp, #0]
 8006b8a:	9901      	ldr	r1, [sp, #4]
 8006b8c:	f7f9 fdbc 	bl	8000708 <__aeabi_dadd>
 8006b90:	22e0      	movs	r2, #224	; 0xe0
 8006b92:	9e04      	ldr	r6, [sp, #16]
 8006b94:	0612      	lsls	r2, r2, #24
 8006b96:	4b43      	ldr	r3, [pc, #268]	; (8006ca4 <__ieee754_pow+0x72c>)
 8006b98:	0030      	movs	r0, r6
 8006b9a:	000f      	movs	r7, r1
 8006b9c:	f7fa fcda 	bl	8001554 <__aeabi_dmul>
 8006ba0:	9008      	str	r0, [sp, #32]
 8006ba2:	9109      	str	r1, [sp, #36]	; 0x24
 8006ba4:	9a00      	ldr	r2, [sp, #0]
 8006ba6:	9b01      	ldr	r3, [sp, #4]
 8006ba8:	0030      	movs	r0, r6
 8006baa:	0039      	movs	r1, r7
 8006bac:	f7fa ff44 	bl	8001a38 <__aeabi_dsub>
 8006bb0:	0002      	movs	r2, r0
 8006bb2:	000b      	movs	r3, r1
 8006bb4:	0020      	movs	r0, r4
 8006bb6:	0029      	movs	r1, r5
 8006bb8:	f7fa ff3e 	bl	8001a38 <__aeabi_dsub>
 8006bbc:	4a3a      	ldr	r2, [pc, #232]	; (8006ca8 <__ieee754_pow+0x730>)
 8006bbe:	4b39      	ldr	r3, [pc, #228]	; (8006ca4 <__ieee754_pow+0x72c>)
 8006bc0:	f7fa fcc8 	bl	8001554 <__aeabi_dmul>
 8006bc4:	4a39      	ldr	r2, [pc, #228]	; (8006cac <__ieee754_pow+0x734>)
 8006bc6:	0004      	movs	r4, r0
 8006bc8:	000d      	movs	r5, r1
 8006bca:	4b39      	ldr	r3, [pc, #228]	; (8006cb0 <__ieee754_pow+0x738>)
 8006bcc:	0030      	movs	r0, r6
 8006bce:	0039      	movs	r1, r7
 8006bd0:	f7fa fcc0 	bl	8001554 <__aeabi_dmul>
 8006bd4:	0002      	movs	r2, r0
 8006bd6:	000b      	movs	r3, r1
 8006bd8:	0020      	movs	r0, r4
 8006bda:	0029      	movs	r1, r5
 8006bdc:	f7f9 fd94 	bl	8000708 <__aeabi_dadd>
 8006be0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006be2:	4b34      	ldr	r3, [pc, #208]	; (8006cb4 <__ieee754_pow+0x73c>)
 8006be4:	189b      	adds	r3, r3, r2
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	f7f9 fd8d 	bl	8000708 <__aeabi_dadd>
 8006bee:	9000      	str	r0, [sp, #0]
 8006bf0:	9101      	str	r1, [sp, #4]
 8006bf2:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006bf4:	f7fb faba 	bl	800216c <__aeabi_i2d>
 8006bf8:	0004      	movs	r4, r0
 8006bfa:	000d      	movs	r5, r1
 8006bfc:	9808      	ldr	r0, [sp, #32]
 8006bfe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c00:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006c02:	4b2d      	ldr	r3, [pc, #180]	; (8006cb8 <__ieee754_pow+0x740>)
 8006c04:	189b      	adds	r3, r3, r2
 8006c06:	681e      	ldr	r6, [r3, #0]
 8006c08:	685f      	ldr	r7, [r3, #4]
 8006c0a:	9a00      	ldr	r2, [sp, #0]
 8006c0c:	9b01      	ldr	r3, [sp, #4]
 8006c0e:	f7f9 fd7b 	bl	8000708 <__aeabi_dadd>
 8006c12:	0032      	movs	r2, r6
 8006c14:	003b      	movs	r3, r7
 8006c16:	f7f9 fd77 	bl	8000708 <__aeabi_dadd>
 8006c1a:	0022      	movs	r2, r4
 8006c1c:	002b      	movs	r3, r5
 8006c1e:	f7f9 fd73 	bl	8000708 <__aeabi_dadd>
 8006c22:	9804      	ldr	r0, [sp, #16]
 8006c24:	0022      	movs	r2, r4
 8006c26:	002b      	movs	r3, r5
 8006c28:	9004      	str	r0, [sp, #16]
 8006c2a:	9105      	str	r1, [sp, #20]
 8006c2c:	f7fa ff04 	bl	8001a38 <__aeabi_dsub>
 8006c30:	0032      	movs	r2, r6
 8006c32:	003b      	movs	r3, r7
 8006c34:	f7fa ff00 	bl	8001a38 <__aeabi_dsub>
 8006c38:	9a08      	ldr	r2, [sp, #32]
 8006c3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c3c:	f7fa fefc 	bl	8001a38 <__aeabi_dsub>
 8006c40:	0002      	movs	r2, r0
 8006c42:	000b      	movs	r3, r1
 8006c44:	9800      	ldr	r0, [sp, #0]
 8006c46:	9901      	ldr	r1, [sp, #4]
 8006c48:	e616      	b.n	8006878 <__ieee754_pow+0x300>
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	4c03      	ldr	r4, [pc, #12]	; (8006c5c <__ieee754_pow+0x6e4>)
 8006c4e:	e61f      	b.n	8006890 <__ieee754_pow+0x318>
 8006c50:	000fffff 	.word	0x000fffff
 8006c54:	43400000 	.word	0x43400000
 8006c58:	fffffc01 	.word	0xfffffc01
 8006c5c:	3ff00000 	.word	0x3ff00000
 8006c60:	0003988e 	.word	0x0003988e
 8006c64:	000bb679 	.word	0x000bb679
 8006c68:	fff00000 	.word	0xfff00000
 8006c6c:	080075b8 	.word	0x080075b8
 8006c70:	4a454eef 	.word	0x4a454eef
 8006c74:	3fca7e28 	.word	0x3fca7e28
 8006c78:	93c9db65 	.word	0x93c9db65
 8006c7c:	3fcd864a 	.word	0x3fcd864a
 8006c80:	a91d4101 	.word	0xa91d4101
 8006c84:	3fd17460 	.word	0x3fd17460
 8006c88:	518f264d 	.word	0x518f264d
 8006c8c:	3fd55555 	.word	0x3fd55555
 8006c90:	db6fabff 	.word	0xdb6fabff
 8006c94:	3fdb6db6 	.word	0x3fdb6db6
 8006c98:	33333303 	.word	0x33333303
 8006c9c:	3fe33333 	.word	0x3fe33333
 8006ca0:	40080000 	.word	0x40080000
 8006ca4:	3feec709 	.word	0x3feec709
 8006ca8:	dc3a03fd 	.word	0xdc3a03fd
 8006cac:	145b01f5 	.word	0x145b01f5
 8006cb0:	be3e2fe0 	.word	0xbe3e2fe0
 8006cb4:	080075d8 	.word	0x080075d8
 8006cb8:	080075c8 	.word	0x080075c8
 8006cbc:	4a8f      	ldr	r2, [pc, #572]	; (8006efc <__ieee754_pow+0x984>)
 8006cbe:	4b90      	ldr	r3, [pc, #576]	; (8006f00 <__ieee754_pow+0x988>)
 8006cc0:	9806      	ldr	r0, [sp, #24]
 8006cc2:	9907      	ldr	r1, [sp, #28]
 8006cc4:	f7f9 fd20 	bl	8000708 <__aeabi_dadd>
 8006cc8:	0032      	movs	r2, r6
 8006cca:	9002      	str	r0, [sp, #8]
 8006ccc:	9103      	str	r1, [sp, #12]
 8006cce:	003b      	movs	r3, r7
 8006cd0:	0028      	movs	r0, r5
 8006cd2:	0021      	movs	r1, r4
 8006cd4:	f7fa feb0 	bl	8001a38 <__aeabi_dsub>
 8006cd8:	0002      	movs	r2, r0
 8006cda:	000b      	movs	r3, r1
 8006cdc:	9802      	ldr	r0, [sp, #8]
 8006cde:	9903      	ldr	r1, [sp, #12]
 8006ce0:	f7f9 fbb2 	bl	8000448 <__aeabi_dcmpgt>
 8006ce4:	2800      	cmp	r0, #0
 8006ce6:	d000      	beq.n	8006cea <__ieee754_pow+0x772>
 8006ce8:	e60d      	b.n	8006906 <__ieee754_pow+0x38e>
 8006cea:	2100      	movs	r1, #0
 8006cec:	4a85      	ldr	r2, [pc, #532]	; (8006f04 <__ieee754_pow+0x98c>)
 8006cee:	0063      	lsls	r3, r4, #1
 8006cf0:	085b      	lsrs	r3, r3, #1
 8006cf2:	9102      	str	r1, [sp, #8]
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	dd25      	ble.n	8006d44 <__ieee754_pow+0x7cc>
 8006cf8:	4a83      	ldr	r2, [pc, #524]	; (8006f08 <__ieee754_pow+0x990>)
 8006cfa:	151b      	asrs	r3, r3, #20
 8006cfc:	189b      	adds	r3, r3, r2
 8006cfe:	2280      	movs	r2, #128	; 0x80
 8006d00:	0352      	lsls	r2, r2, #13
 8006d02:	4694      	mov	ip, r2
 8006d04:	411a      	asrs	r2, r3
 8006d06:	1914      	adds	r4, r2, r4
 8006d08:	0060      	lsls	r0, r4, #1
 8006d0a:	4b80      	ldr	r3, [pc, #512]	; (8006f0c <__ieee754_pow+0x994>)
 8006d0c:	0d40      	lsrs	r0, r0, #21
 8006d0e:	4d80      	ldr	r5, [pc, #512]	; (8006f10 <__ieee754_pow+0x998>)
 8006d10:	18c0      	adds	r0, r0, r3
 8006d12:	4105      	asrs	r5, r0
 8006d14:	0021      	movs	r1, r4
 8006d16:	43a9      	bics	r1, r5
 8006d18:	000b      	movs	r3, r1
 8006d1a:	4661      	mov	r1, ip
 8006d1c:	0324      	lsls	r4, r4, #12
 8006d1e:	0b24      	lsrs	r4, r4, #12
 8006d20:	4321      	orrs	r1, r4
 8006d22:	2414      	movs	r4, #20
 8006d24:	1a20      	subs	r0, r4, r0
 8006d26:	4101      	asrs	r1, r0
 8006d28:	9102      	str	r1, [sp, #8]
 8006d2a:	9908      	ldr	r1, [sp, #32]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	2900      	cmp	r1, #0
 8006d30:	da02      	bge.n	8006d38 <__ieee754_pow+0x7c0>
 8006d32:	9902      	ldr	r1, [sp, #8]
 8006d34:	4249      	negs	r1, r1
 8006d36:	9102      	str	r1, [sp, #8]
 8006d38:	0030      	movs	r0, r6
 8006d3a:	0039      	movs	r1, r7
 8006d3c:	f7fa fe7c 	bl	8001a38 <__aeabi_dsub>
 8006d40:	9004      	str	r0, [sp, #16]
 8006d42:	9105      	str	r1, [sp, #20]
 8006d44:	9a06      	ldr	r2, [sp, #24]
 8006d46:	9b07      	ldr	r3, [sp, #28]
 8006d48:	9804      	ldr	r0, [sp, #16]
 8006d4a:	9905      	ldr	r1, [sp, #20]
 8006d4c:	2600      	movs	r6, #0
 8006d4e:	f7f9 fcdb 	bl	8000708 <__aeabi_dadd>
 8006d52:	2200      	movs	r2, #0
 8006d54:	4b6f      	ldr	r3, [pc, #444]	; (8006f14 <__ieee754_pow+0x99c>)
 8006d56:	0030      	movs	r0, r6
 8006d58:	000f      	movs	r7, r1
 8006d5a:	f7fa fbfb 	bl	8001554 <__aeabi_dmul>
 8006d5e:	9a04      	ldr	r2, [sp, #16]
 8006d60:	9b05      	ldr	r3, [sp, #20]
 8006d62:	9008      	str	r0, [sp, #32]
 8006d64:	9109      	str	r1, [sp, #36]	; 0x24
 8006d66:	0030      	movs	r0, r6
 8006d68:	0039      	movs	r1, r7
 8006d6a:	f7fa fe65 	bl	8001a38 <__aeabi_dsub>
 8006d6e:	0002      	movs	r2, r0
 8006d70:	000b      	movs	r3, r1
 8006d72:	9806      	ldr	r0, [sp, #24]
 8006d74:	9907      	ldr	r1, [sp, #28]
 8006d76:	f7fa fe5f 	bl	8001a38 <__aeabi_dsub>
 8006d7a:	4a67      	ldr	r2, [pc, #412]	; (8006f18 <__ieee754_pow+0x9a0>)
 8006d7c:	4b67      	ldr	r3, [pc, #412]	; (8006f1c <__ieee754_pow+0x9a4>)
 8006d7e:	f7fa fbe9 	bl	8001554 <__aeabi_dmul>
 8006d82:	4a67      	ldr	r2, [pc, #412]	; (8006f20 <__ieee754_pow+0x9a8>)
 8006d84:	0004      	movs	r4, r0
 8006d86:	000d      	movs	r5, r1
 8006d88:	4b66      	ldr	r3, [pc, #408]	; (8006f24 <__ieee754_pow+0x9ac>)
 8006d8a:	0030      	movs	r0, r6
 8006d8c:	0039      	movs	r1, r7
 8006d8e:	f7fa fbe1 	bl	8001554 <__aeabi_dmul>
 8006d92:	0002      	movs	r2, r0
 8006d94:	000b      	movs	r3, r1
 8006d96:	0020      	movs	r0, r4
 8006d98:	0029      	movs	r1, r5
 8006d9a:	f7f9 fcb5 	bl	8000708 <__aeabi_dadd>
 8006d9e:	0004      	movs	r4, r0
 8006da0:	000d      	movs	r5, r1
 8006da2:	0002      	movs	r2, r0
 8006da4:	000b      	movs	r3, r1
 8006da6:	9808      	ldr	r0, [sp, #32]
 8006da8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006daa:	f7f9 fcad 	bl	8000708 <__aeabi_dadd>
 8006dae:	9a08      	ldr	r2, [sp, #32]
 8006db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006db2:	0006      	movs	r6, r0
 8006db4:	000f      	movs	r7, r1
 8006db6:	f7fa fe3f 	bl	8001a38 <__aeabi_dsub>
 8006dba:	0002      	movs	r2, r0
 8006dbc:	000b      	movs	r3, r1
 8006dbe:	0020      	movs	r0, r4
 8006dc0:	0029      	movs	r1, r5
 8006dc2:	f7fa fe39 	bl	8001a38 <__aeabi_dsub>
 8006dc6:	0032      	movs	r2, r6
 8006dc8:	9004      	str	r0, [sp, #16]
 8006dca:	9105      	str	r1, [sp, #20]
 8006dcc:	003b      	movs	r3, r7
 8006dce:	0030      	movs	r0, r6
 8006dd0:	0039      	movs	r1, r7
 8006dd2:	f7fa fbbf 	bl	8001554 <__aeabi_dmul>
 8006dd6:	0004      	movs	r4, r0
 8006dd8:	000d      	movs	r5, r1
 8006dda:	4a53      	ldr	r2, [pc, #332]	; (8006f28 <__ieee754_pow+0x9b0>)
 8006ddc:	4b53      	ldr	r3, [pc, #332]	; (8006f2c <__ieee754_pow+0x9b4>)
 8006dde:	f7fa fbb9 	bl	8001554 <__aeabi_dmul>
 8006de2:	4a53      	ldr	r2, [pc, #332]	; (8006f30 <__ieee754_pow+0x9b8>)
 8006de4:	4b53      	ldr	r3, [pc, #332]	; (8006f34 <__ieee754_pow+0x9bc>)
 8006de6:	f7fa fe27 	bl	8001a38 <__aeabi_dsub>
 8006dea:	0022      	movs	r2, r4
 8006dec:	002b      	movs	r3, r5
 8006dee:	f7fa fbb1 	bl	8001554 <__aeabi_dmul>
 8006df2:	4a51      	ldr	r2, [pc, #324]	; (8006f38 <__ieee754_pow+0x9c0>)
 8006df4:	4b51      	ldr	r3, [pc, #324]	; (8006f3c <__ieee754_pow+0x9c4>)
 8006df6:	f7f9 fc87 	bl	8000708 <__aeabi_dadd>
 8006dfa:	0022      	movs	r2, r4
 8006dfc:	002b      	movs	r3, r5
 8006dfe:	f7fa fba9 	bl	8001554 <__aeabi_dmul>
 8006e02:	4a4f      	ldr	r2, [pc, #316]	; (8006f40 <__ieee754_pow+0x9c8>)
 8006e04:	4b4f      	ldr	r3, [pc, #316]	; (8006f44 <__ieee754_pow+0x9cc>)
 8006e06:	f7fa fe17 	bl	8001a38 <__aeabi_dsub>
 8006e0a:	0022      	movs	r2, r4
 8006e0c:	002b      	movs	r3, r5
 8006e0e:	f7fa fba1 	bl	8001554 <__aeabi_dmul>
 8006e12:	4a4d      	ldr	r2, [pc, #308]	; (8006f48 <__ieee754_pow+0x9d0>)
 8006e14:	4b4d      	ldr	r3, [pc, #308]	; (8006f4c <__ieee754_pow+0x9d4>)
 8006e16:	f7f9 fc77 	bl	8000708 <__aeabi_dadd>
 8006e1a:	0022      	movs	r2, r4
 8006e1c:	002b      	movs	r3, r5
 8006e1e:	f7fa fb99 	bl	8001554 <__aeabi_dmul>
 8006e22:	0002      	movs	r2, r0
 8006e24:	000b      	movs	r3, r1
 8006e26:	0030      	movs	r0, r6
 8006e28:	0039      	movs	r1, r7
 8006e2a:	f7fa fe05 	bl	8001a38 <__aeabi_dsub>
 8006e2e:	0004      	movs	r4, r0
 8006e30:	000d      	movs	r5, r1
 8006e32:	0002      	movs	r2, r0
 8006e34:	000b      	movs	r3, r1
 8006e36:	0030      	movs	r0, r6
 8006e38:	0039      	movs	r1, r7
 8006e3a:	f7fa fb8b 	bl	8001554 <__aeabi_dmul>
 8006e3e:	2380      	movs	r3, #128	; 0x80
 8006e40:	9006      	str	r0, [sp, #24]
 8006e42:	9107      	str	r1, [sp, #28]
 8006e44:	2200      	movs	r2, #0
 8006e46:	05db      	lsls	r3, r3, #23
 8006e48:	0020      	movs	r0, r4
 8006e4a:	0029      	movs	r1, r5
 8006e4c:	f7fa fdf4 	bl	8001a38 <__aeabi_dsub>
 8006e50:	0002      	movs	r2, r0
 8006e52:	000b      	movs	r3, r1
 8006e54:	9806      	ldr	r0, [sp, #24]
 8006e56:	9907      	ldr	r1, [sp, #28]
 8006e58:	f7f9 ff72 	bl	8000d40 <__aeabi_ddiv>
 8006e5c:	9a04      	ldr	r2, [sp, #16]
 8006e5e:	9b05      	ldr	r3, [sp, #20]
 8006e60:	0004      	movs	r4, r0
 8006e62:	000d      	movs	r5, r1
 8006e64:	0030      	movs	r0, r6
 8006e66:	0039      	movs	r1, r7
 8006e68:	f7fa fb74 	bl	8001554 <__aeabi_dmul>
 8006e6c:	9a04      	ldr	r2, [sp, #16]
 8006e6e:	9b05      	ldr	r3, [sp, #20]
 8006e70:	f7f9 fc4a 	bl	8000708 <__aeabi_dadd>
 8006e74:	0002      	movs	r2, r0
 8006e76:	000b      	movs	r3, r1
 8006e78:	0020      	movs	r0, r4
 8006e7a:	0029      	movs	r1, r5
 8006e7c:	f7fa fddc 	bl	8001a38 <__aeabi_dsub>
 8006e80:	0032      	movs	r2, r6
 8006e82:	003b      	movs	r3, r7
 8006e84:	f7fa fdd8 	bl	8001a38 <__aeabi_dsub>
 8006e88:	0002      	movs	r2, r0
 8006e8a:	000b      	movs	r3, r1
 8006e8c:	2000      	movs	r0, #0
 8006e8e:	4930      	ldr	r1, [pc, #192]	; (8006f50 <__ieee754_pow+0x9d8>)
 8006e90:	f7fa fdd2 	bl	8001a38 <__aeabi_dsub>
 8006e94:	9b02      	ldr	r3, [sp, #8]
 8006e96:	051b      	lsls	r3, r3, #20
 8006e98:	185b      	adds	r3, r3, r1
 8006e9a:	151a      	asrs	r2, r3, #20
 8006e9c:	2a00      	cmp	r2, #0
 8006e9e:	dc26      	bgt.n	8006eee <__ieee754_pow+0x976>
 8006ea0:	9a02      	ldr	r2, [sp, #8]
 8006ea2:	f000 f9a9 	bl	80071f8 <scalbn>
 8006ea6:	9a00      	ldr	r2, [sp, #0]
 8006ea8:	9b01      	ldr	r3, [sp, #4]
 8006eaa:	f7ff fc04 	bl	80066b6 <__ieee754_pow+0x13e>
 8006eae:	4a29      	ldr	r2, [pc, #164]	; (8006f54 <__ieee754_pow+0x9dc>)
 8006eb0:	004b      	lsls	r3, r1, #1
 8006eb2:	085b      	lsrs	r3, r3, #1
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	dc00      	bgt.n	8006eba <__ieee754_pow+0x942>
 8006eb8:	e717      	b.n	8006cea <__ieee754_pow+0x772>
 8006eba:	4b27      	ldr	r3, [pc, #156]	; (8006f58 <__ieee754_pow+0x9e0>)
 8006ebc:	18cb      	adds	r3, r1, r3
 8006ebe:	4303      	orrs	r3, r0
 8006ec0:	d009      	beq.n	8006ed6 <__ieee754_pow+0x95e>
 8006ec2:	9800      	ldr	r0, [sp, #0]
 8006ec4:	9901      	ldr	r1, [sp, #4]
 8006ec6:	4a25      	ldr	r2, [pc, #148]	; (8006f5c <__ieee754_pow+0x9e4>)
 8006ec8:	4b25      	ldr	r3, [pc, #148]	; (8006f60 <__ieee754_pow+0x9e8>)
 8006eca:	f7fa fb43 	bl	8001554 <__aeabi_dmul>
 8006ece:	4a23      	ldr	r2, [pc, #140]	; (8006f5c <__ieee754_pow+0x9e4>)
 8006ed0:	4b23      	ldr	r3, [pc, #140]	; (8006f60 <__ieee754_pow+0x9e8>)
 8006ed2:	f7ff fbf0 	bl	80066b6 <__ieee754_pow+0x13e>
 8006ed6:	0032      	movs	r2, r6
 8006ed8:	003b      	movs	r3, r7
 8006eda:	f7fa fdad 	bl	8001a38 <__aeabi_dsub>
 8006ede:	9a06      	ldr	r2, [sp, #24]
 8006ee0:	9b07      	ldr	r3, [sp, #28]
 8006ee2:	f7f9 fabb 	bl	800045c <__aeabi_dcmpge>
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	d100      	bne.n	8006eec <__ieee754_pow+0x974>
 8006eea:	e6fe      	b.n	8006cea <__ieee754_pow+0x772>
 8006eec:	e7e9      	b.n	8006ec2 <__ieee754_pow+0x94a>
 8006eee:	0019      	movs	r1, r3
 8006ef0:	e7d9      	b.n	8006ea6 <__ieee754_pow+0x92e>
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	4c16      	ldr	r4, [pc, #88]	; (8006f50 <__ieee754_pow+0x9d8>)
 8006ef6:	f7ff fba1 	bl	800663c <__ieee754_pow+0xc4>
 8006efa:	46c0      	nop			; (mov r8, r8)
 8006efc:	652b82fe 	.word	0x652b82fe
 8006f00:	3c971547 	.word	0x3c971547
 8006f04:	3fe00000 	.word	0x3fe00000
 8006f08:	fffffc02 	.word	0xfffffc02
 8006f0c:	fffffc01 	.word	0xfffffc01
 8006f10:	000fffff 	.word	0x000fffff
 8006f14:	3fe62e43 	.word	0x3fe62e43
 8006f18:	fefa39ef 	.word	0xfefa39ef
 8006f1c:	3fe62e42 	.word	0x3fe62e42
 8006f20:	0ca86c39 	.word	0x0ca86c39
 8006f24:	be205c61 	.word	0xbe205c61
 8006f28:	72bea4d0 	.word	0x72bea4d0
 8006f2c:	3e663769 	.word	0x3e663769
 8006f30:	c5d26bf1 	.word	0xc5d26bf1
 8006f34:	3ebbbd41 	.word	0x3ebbbd41
 8006f38:	af25de2c 	.word	0xaf25de2c
 8006f3c:	3f11566a 	.word	0x3f11566a
 8006f40:	16bebd93 	.word	0x16bebd93
 8006f44:	3f66c16c 	.word	0x3f66c16c
 8006f48:	5555553e 	.word	0x5555553e
 8006f4c:	3fc55555 	.word	0x3fc55555
 8006f50:	3ff00000 	.word	0x3ff00000
 8006f54:	4090cbff 	.word	0x4090cbff
 8006f58:	3f6f3400 	.word	0x3f6f3400
 8006f5c:	c2f8f359 	.word	0xc2f8f359
 8006f60:	01a56e1f 	.word	0x01a56e1f

08006f64 <__ieee754_sqrt>:
 8006f64:	4b55      	ldr	r3, [pc, #340]	; (80070bc <__ieee754_sqrt+0x158>)
 8006f66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f68:	001a      	movs	r2, r3
 8006f6a:	0005      	movs	r5, r0
 8006f6c:	000c      	movs	r4, r1
 8006f6e:	400a      	ands	r2, r1
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d10f      	bne.n	8006f94 <__ieee754_sqrt+0x30>
 8006f74:	0002      	movs	r2, r0
 8006f76:	000b      	movs	r3, r1
 8006f78:	f7fa faec 	bl	8001554 <__aeabi_dmul>
 8006f7c:	0002      	movs	r2, r0
 8006f7e:	000b      	movs	r3, r1
 8006f80:	0028      	movs	r0, r5
 8006f82:	0021      	movs	r1, r4
 8006f84:	f7f9 fbc0 	bl	8000708 <__aeabi_dadd>
 8006f88:	0005      	movs	r5, r0
 8006f8a:	000c      	movs	r4, r1
 8006f8c:	0028      	movs	r0, r5
 8006f8e:	0021      	movs	r1, r4
 8006f90:	b003      	add	sp, #12
 8006f92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f94:	0002      	movs	r2, r0
 8006f96:	2900      	cmp	r1, #0
 8006f98:	dc10      	bgt.n	8006fbc <__ieee754_sqrt+0x58>
 8006f9a:	004b      	lsls	r3, r1, #1
 8006f9c:	085b      	lsrs	r3, r3, #1
 8006f9e:	4303      	orrs	r3, r0
 8006fa0:	d0f4      	beq.n	8006f8c <__ieee754_sqrt+0x28>
 8006fa2:	2000      	movs	r0, #0
 8006fa4:	4281      	cmp	r1, r0
 8006fa6:	d100      	bne.n	8006faa <__ieee754_sqrt+0x46>
 8006fa8:	e07f      	b.n	80070aa <__ieee754_sqrt+0x146>
 8006faa:	000b      	movs	r3, r1
 8006fac:	0028      	movs	r0, r5
 8006fae:	f7fa fd43 	bl	8001a38 <__aeabi_dsub>
 8006fb2:	0002      	movs	r2, r0
 8006fb4:	000b      	movs	r3, r1
 8006fb6:	f7f9 fec3 	bl	8000d40 <__aeabi_ddiv>
 8006fba:	e7e5      	b.n	8006f88 <__ieee754_sqrt+0x24>
 8006fbc:	1508      	asrs	r0, r1, #20
 8006fbe:	d074      	beq.n	80070aa <__ieee754_sqrt+0x146>
 8006fc0:	4b3f      	ldr	r3, [pc, #252]	; (80070c0 <__ieee754_sqrt+0x15c>)
 8006fc2:	0309      	lsls	r1, r1, #12
 8006fc4:	18c0      	adds	r0, r0, r3
 8006fc6:	2380      	movs	r3, #128	; 0x80
 8006fc8:	0b09      	lsrs	r1, r1, #12
 8006fca:	035b      	lsls	r3, r3, #13
 8006fcc:	4319      	orrs	r1, r3
 8006fce:	07c3      	lsls	r3, r0, #31
 8006fd0:	d503      	bpl.n	8006fda <__ieee754_sqrt+0x76>
 8006fd2:	0fd3      	lsrs	r3, r2, #31
 8006fd4:	0049      	lsls	r1, r1, #1
 8006fd6:	18c9      	adds	r1, r1, r3
 8006fd8:	0052      	lsls	r2, r2, #1
 8006fda:	2400      	movs	r4, #0
 8006fdc:	1043      	asrs	r3, r0, #1
 8006fde:	0049      	lsls	r1, r1, #1
 8006fe0:	9301      	str	r3, [sp, #4]
 8006fe2:	2580      	movs	r5, #128	; 0x80
 8006fe4:	0fd3      	lsrs	r3, r2, #31
 8006fe6:	18cb      	adds	r3, r1, r3
 8006fe8:	0020      	movs	r0, r4
 8006fea:	2116      	movs	r1, #22
 8006fec:	0052      	lsls	r2, r2, #1
 8006fee:	03ad      	lsls	r5, r5, #14
 8006ff0:	1946      	adds	r6, r0, r5
 8006ff2:	429e      	cmp	r6, r3
 8006ff4:	dc02      	bgt.n	8006ffc <__ieee754_sqrt+0x98>
 8006ff6:	1970      	adds	r0, r6, r5
 8006ff8:	1b9b      	subs	r3, r3, r6
 8006ffa:	1964      	adds	r4, r4, r5
 8006ffc:	0fd6      	lsrs	r6, r2, #31
 8006ffe:	005b      	lsls	r3, r3, #1
 8007000:	3901      	subs	r1, #1
 8007002:	199b      	adds	r3, r3, r6
 8007004:	0052      	lsls	r2, r2, #1
 8007006:	086d      	lsrs	r5, r5, #1
 8007008:	2900      	cmp	r1, #0
 800700a:	d1f1      	bne.n	8006ff0 <__ieee754_sqrt+0x8c>
 800700c:	2520      	movs	r5, #32
 800700e:	2680      	movs	r6, #128	; 0x80
 8007010:	46ac      	mov	ip, r5
 8007012:	9100      	str	r1, [sp, #0]
 8007014:	0636      	lsls	r6, r6, #24
 8007016:	9d00      	ldr	r5, [sp, #0]
 8007018:	1977      	adds	r7, r6, r5
 800701a:	4283      	cmp	r3, r0
 800701c:	dc02      	bgt.n	8007024 <__ieee754_sqrt+0xc0>
 800701e:	d112      	bne.n	8007046 <__ieee754_sqrt+0xe2>
 8007020:	4297      	cmp	r7, r2
 8007022:	d810      	bhi.n	8007046 <__ieee754_sqrt+0xe2>
 8007024:	19bd      	adds	r5, r7, r6
 8007026:	9500      	str	r5, [sp, #0]
 8007028:	0005      	movs	r5, r0
 800702a:	2f00      	cmp	r7, #0
 800702c:	da03      	bge.n	8007036 <__ieee754_sqrt+0xd2>
 800702e:	9d00      	ldr	r5, [sp, #0]
 8007030:	43ed      	mvns	r5, r5
 8007032:	0fed      	lsrs	r5, r5, #31
 8007034:	1945      	adds	r5, r0, r5
 8007036:	1a1b      	subs	r3, r3, r0
 8007038:	42ba      	cmp	r2, r7
 800703a:	4180      	sbcs	r0, r0
 800703c:	4240      	negs	r0, r0
 800703e:	1a1b      	subs	r3, r3, r0
 8007040:	0028      	movs	r0, r5
 8007042:	1bd2      	subs	r2, r2, r7
 8007044:	1989      	adds	r1, r1, r6
 8007046:	0fd5      	lsrs	r5, r2, #31
 8007048:	005b      	lsls	r3, r3, #1
 800704a:	18eb      	adds	r3, r5, r3
 800704c:	2501      	movs	r5, #1
 800704e:	426d      	negs	r5, r5
 8007050:	44ac      	add	ip, r5
 8007052:	4665      	mov	r5, ip
 8007054:	0052      	lsls	r2, r2, #1
 8007056:	0876      	lsrs	r6, r6, #1
 8007058:	2d00      	cmp	r5, #0
 800705a:	d1dc      	bne.n	8007016 <__ieee754_sqrt+0xb2>
 800705c:	4313      	orrs	r3, r2
 800705e:	d003      	beq.n	8007068 <__ieee754_sqrt+0x104>
 8007060:	1c4b      	adds	r3, r1, #1
 8007062:	d127      	bne.n	80070b4 <__ieee754_sqrt+0x150>
 8007064:	4661      	mov	r1, ip
 8007066:	3401      	adds	r4, #1
 8007068:	4b16      	ldr	r3, [pc, #88]	; (80070c4 <__ieee754_sqrt+0x160>)
 800706a:	1060      	asrs	r0, r4, #1
 800706c:	18c0      	adds	r0, r0, r3
 800706e:	0849      	lsrs	r1, r1, #1
 8007070:	07e3      	lsls	r3, r4, #31
 8007072:	d502      	bpl.n	800707a <__ieee754_sqrt+0x116>
 8007074:	2380      	movs	r3, #128	; 0x80
 8007076:	061b      	lsls	r3, r3, #24
 8007078:	4319      	orrs	r1, r3
 800707a:	9b01      	ldr	r3, [sp, #4]
 800707c:	000d      	movs	r5, r1
 800707e:	051c      	lsls	r4, r3, #20
 8007080:	1823      	adds	r3, r4, r0
 8007082:	001c      	movs	r4, r3
 8007084:	e782      	b.n	8006f8c <__ieee754_sqrt+0x28>
 8007086:	0ad1      	lsrs	r1, r2, #11
 8007088:	3b15      	subs	r3, #21
 800708a:	0552      	lsls	r2, r2, #21
 800708c:	2900      	cmp	r1, #0
 800708e:	d0fa      	beq.n	8007086 <__ieee754_sqrt+0x122>
 8007090:	2480      	movs	r4, #128	; 0x80
 8007092:	0364      	lsls	r4, r4, #13
 8007094:	4221      	tst	r1, r4
 8007096:	d00a      	beq.n	80070ae <__ieee754_sqrt+0x14a>
 8007098:	2420      	movs	r4, #32
 800709a:	0016      	movs	r6, r2
 800709c:	1a24      	subs	r4, r4, r0
 800709e:	40e6      	lsrs	r6, r4
 80070a0:	1e45      	subs	r5, r0, #1
 80070a2:	4082      	lsls	r2, r0
 80070a4:	4331      	orrs	r1, r6
 80070a6:	1b58      	subs	r0, r3, r5
 80070a8:	e78a      	b.n	8006fc0 <__ieee754_sqrt+0x5c>
 80070aa:	2300      	movs	r3, #0
 80070ac:	e7ee      	b.n	800708c <__ieee754_sqrt+0x128>
 80070ae:	0049      	lsls	r1, r1, #1
 80070b0:	3001      	adds	r0, #1
 80070b2:	e7ef      	b.n	8007094 <__ieee754_sqrt+0x130>
 80070b4:	2301      	movs	r3, #1
 80070b6:	3101      	adds	r1, #1
 80070b8:	4399      	bics	r1, r3
 80070ba:	e7d5      	b.n	8007068 <__ieee754_sqrt+0x104>
 80070bc:	7ff00000 	.word	0x7ff00000
 80070c0:	fffffc01 	.word	0xfffffc01
 80070c4:	3fe00000 	.word	0x3fe00000

080070c8 <finite>:
 80070c8:	0048      	lsls	r0, r1, #1
 80070ca:	4b02      	ldr	r3, [pc, #8]	; (80070d4 <finite+0xc>)
 80070cc:	0840      	lsrs	r0, r0, #1
 80070ce:	18c0      	adds	r0, r0, r3
 80070d0:	0fc0      	lsrs	r0, r0, #31
 80070d2:	4770      	bx	lr
 80070d4:	80100000 	.word	0x80100000

080070d8 <matherr>:
 80070d8:	2000      	movs	r0, #0
 80070da:	4770      	bx	lr

080070dc <nan>:
 80070dc:	2000      	movs	r0, #0
 80070de:	4901      	ldr	r1, [pc, #4]	; (80070e4 <nan+0x8>)
 80070e0:	4770      	bx	lr
 80070e2:	46c0      	nop			; (mov r8, r8)
 80070e4:	7ff80000 	.word	0x7ff80000

080070e8 <rint>:
 80070e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070ea:	004a      	lsls	r2, r1, #1
 80070ec:	4e3e      	ldr	r6, [pc, #248]	; (80071e8 <rint+0x100>)
 80070ee:	0d52      	lsrs	r2, r2, #21
 80070f0:	b085      	sub	sp, #20
 80070f2:	1996      	adds	r6, r2, r6
 80070f4:	000d      	movs	r5, r1
 80070f6:	9101      	str	r1, [sp, #4]
 80070f8:	0003      	movs	r3, r0
 80070fa:	0fcc      	lsrs	r4, r1, #31
 80070fc:	2e13      	cmp	r6, #19
 80070fe:	dc57      	bgt.n	80071b0 <rint+0xc8>
 8007100:	2e00      	cmp	r6, #0
 8007102:	da2a      	bge.n	800715a <rint+0x72>
 8007104:	004a      	lsls	r2, r1, #1
 8007106:	0852      	lsrs	r2, r2, #1
 8007108:	4302      	orrs	r2, r0
 800710a:	d024      	beq.n	8007156 <rint+0x6e>
 800710c:	030a      	lsls	r2, r1, #12
 800710e:	0b12      	lsrs	r2, r2, #12
 8007110:	4302      	orrs	r2, r0
 8007112:	4253      	negs	r3, r2
 8007114:	4313      	orrs	r3, r2
 8007116:	2280      	movs	r2, #128	; 0x80
 8007118:	0c4d      	lsrs	r5, r1, #17
 800711a:	0312      	lsls	r2, r2, #12
 800711c:	0b1b      	lsrs	r3, r3, #12
 800711e:	4013      	ands	r3, r2
 8007120:	046d      	lsls	r5, r5, #17
 8007122:	432b      	orrs	r3, r5
 8007124:	0019      	movs	r1, r3
 8007126:	4b31      	ldr	r3, [pc, #196]	; (80071ec <rint+0x104>)
 8007128:	00e2      	lsls	r2, r4, #3
 800712a:	189b      	adds	r3, r3, r2
 800712c:	681e      	ldr	r6, [r3, #0]
 800712e:	685f      	ldr	r7, [r3, #4]
 8007130:	0002      	movs	r2, r0
 8007132:	000b      	movs	r3, r1
 8007134:	0030      	movs	r0, r6
 8007136:	0039      	movs	r1, r7
 8007138:	f7f9 fae6 	bl	8000708 <__aeabi_dadd>
 800713c:	9002      	str	r0, [sp, #8]
 800713e:	9103      	str	r1, [sp, #12]
 8007140:	9802      	ldr	r0, [sp, #8]
 8007142:	9903      	ldr	r1, [sp, #12]
 8007144:	003b      	movs	r3, r7
 8007146:	0032      	movs	r2, r6
 8007148:	f7fa fc76 	bl	8001a38 <__aeabi_dsub>
 800714c:	004b      	lsls	r3, r1, #1
 800714e:	085b      	lsrs	r3, r3, #1
 8007150:	07e4      	lsls	r4, r4, #31
 8007152:	4323      	orrs	r3, r4
 8007154:	0019      	movs	r1, r3
 8007156:	b005      	add	sp, #20
 8007158:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800715a:	4a25      	ldr	r2, [pc, #148]	; (80071f0 <rint+0x108>)
 800715c:	4132      	asrs	r2, r6
 800715e:	0017      	movs	r7, r2
 8007160:	400f      	ands	r7, r1
 8007162:	4307      	orrs	r7, r0
 8007164:	d0f7      	beq.n	8007156 <rint+0x6e>
 8007166:	0852      	lsrs	r2, r2, #1
 8007168:	0011      	movs	r1, r2
 800716a:	4029      	ands	r1, r5
 800716c:	430b      	orrs	r3, r1
 800716e:	d00a      	beq.n	8007186 <rint+0x9e>
 8007170:	2300      	movs	r3, #0
 8007172:	2e13      	cmp	r6, #19
 8007174:	d101      	bne.n	800717a <rint+0x92>
 8007176:	2380      	movs	r3, #128	; 0x80
 8007178:	061b      	lsls	r3, r3, #24
 800717a:	2780      	movs	r7, #128	; 0x80
 800717c:	02ff      	lsls	r7, r7, #11
 800717e:	4137      	asrs	r7, r6
 8007180:	4395      	bics	r5, r2
 8007182:	432f      	orrs	r7, r5
 8007184:	9701      	str	r7, [sp, #4]
 8007186:	9901      	ldr	r1, [sp, #4]
 8007188:	001a      	movs	r2, r3
 800718a:	000b      	movs	r3, r1
 800718c:	4917      	ldr	r1, [pc, #92]	; (80071ec <rint+0x104>)
 800718e:	00e4      	lsls	r4, r4, #3
 8007190:	190c      	adds	r4, r1, r4
 8007192:	6865      	ldr	r5, [r4, #4]
 8007194:	6824      	ldr	r4, [r4, #0]
 8007196:	0020      	movs	r0, r4
 8007198:	0029      	movs	r1, r5
 800719a:	f7f9 fab5 	bl	8000708 <__aeabi_dadd>
 800719e:	9002      	str	r0, [sp, #8]
 80071a0:	9103      	str	r1, [sp, #12]
 80071a2:	9802      	ldr	r0, [sp, #8]
 80071a4:	9903      	ldr	r1, [sp, #12]
 80071a6:	0022      	movs	r2, r4
 80071a8:	002b      	movs	r3, r5
 80071aa:	f7fa fc45 	bl	8001a38 <__aeabi_dsub>
 80071ae:	e7d2      	b.n	8007156 <rint+0x6e>
 80071b0:	2e33      	cmp	r6, #51	; 0x33
 80071b2:	dd08      	ble.n	80071c6 <rint+0xde>
 80071b4:	2380      	movs	r3, #128	; 0x80
 80071b6:	00db      	lsls	r3, r3, #3
 80071b8:	429e      	cmp	r6, r3
 80071ba:	d1cc      	bne.n	8007156 <rint+0x6e>
 80071bc:	0002      	movs	r2, r0
 80071be:	000b      	movs	r3, r1
 80071c0:	f7f9 faa2 	bl	8000708 <__aeabi_dadd>
 80071c4:	e7c7      	b.n	8007156 <rint+0x6e>
 80071c6:	2601      	movs	r6, #1
 80071c8:	4d0a      	ldr	r5, [pc, #40]	; (80071f4 <rint+0x10c>)
 80071ca:	4276      	negs	r6, r6
 80071cc:	1952      	adds	r2, r2, r5
 80071ce:	40d6      	lsrs	r6, r2
 80071d0:	4206      	tst	r6, r0
 80071d2:	d0c0      	beq.n	8007156 <rint+0x6e>
 80071d4:	0876      	lsrs	r6, r6, #1
 80071d6:	4206      	tst	r6, r0
 80071d8:	d0d5      	beq.n	8007186 <rint+0x9e>
 80071da:	2180      	movs	r1, #128	; 0x80
 80071dc:	05c9      	lsls	r1, r1, #23
 80071de:	4111      	asrs	r1, r2
 80071e0:	43b3      	bics	r3, r6
 80071e2:	430b      	orrs	r3, r1
 80071e4:	e7cf      	b.n	8007186 <rint+0x9e>
 80071e6:	46c0      	nop			; (mov r8, r8)
 80071e8:	fffffc01 	.word	0xfffffc01
 80071ec:	080075e8 	.word	0x080075e8
 80071f0:	000fffff 	.word	0x000fffff
 80071f4:	fffffbed 	.word	0xfffffbed

080071f8 <scalbn>:
 80071f8:	004b      	lsls	r3, r1, #1
 80071fa:	b570      	push	{r4, r5, r6, lr}
 80071fc:	0d5b      	lsrs	r3, r3, #21
 80071fe:	0014      	movs	r4, r2
 8007200:	000a      	movs	r2, r1
 8007202:	2b00      	cmp	r3, #0
 8007204:	d10d      	bne.n	8007222 <scalbn+0x2a>
 8007206:	004b      	lsls	r3, r1, #1
 8007208:	085b      	lsrs	r3, r3, #1
 800720a:	4303      	orrs	r3, r0
 800720c:	d010      	beq.n	8007230 <scalbn+0x38>
 800720e:	4b21      	ldr	r3, [pc, #132]	; (8007294 <scalbn+0x9c>)
 8007210:	2200      	movs	r2, #0
 8007212:	f7fa f99f 	bl	8001554 <__aeabi_dmul>
 8007216:	4b20      	ldr	r3, [pc, #128]	; (8007298 <scalbn+0xa0>)
 8007218:	429c      	cmp	r4, r3
 800721a:	da0a      	bge.n	8007232 <scalbn+0x3a>
 800721c:	4a1f      	ldr	r2, [pc, #124]	; (800729c <scalbn+0xa4>)
 800721e:	4b20      	ldr	r3, [pc, #128]	; (80072a0 <scalbn+0xa8>)
 8007220:	e017      	b.n	8007252 <scalbn+0x5a>
 8007222:	4d20      	ldr	r5, [pc, #128]	; (80072a4 <scalbn+0xac>)
 8007224:	42ab      	cmp	r3, r5
 8007226:	d108      	bne.n	800723a <scalbn+0x42>
 8007228:	0002      	movs	r2, r0
 800722a:	000b      	movs	r3, r1
 800722c:	f7f9 fa6c 	bl	8000708 <__aeabi_dadd>
 8007230:	bd70      	pop	{r4, r5, r6, pc}
 8007232:	000a      	movs	r2, r1
 8007234:	004b      	lsls	r3, r1, #1
 8007236:	0d5b      	lsrs	r3, r3, #21
 8007238:	3b36      	subs	r3, #54	; 0x36
 800723a:	4d1b      	ldr	r5, [pc, #108]	; (80072a8 <scalbn+0xb0>)
 800723c:	18e3      	adds	r3, r4, r3
 800723e:	42ab      	cmp	r3, r5
 8007240:	dd0a      	ble.n	8007258 <scalbn+0x60>
 8007242:	0002      	movs	r2, r0
 8007244:	000b      	movs	r3, r1
 8007246:	4819      	ldr	r0, [pc, #100]	; (80072ac <scalbn+0xb4>)
 8007248:	4919      	ldr	r1, [pc, #100]	; (80072b0 <scalbn+0xb8>)
 800724a:	f000 f839 	bl	80072c0 <copysign>
 800724e:	4a17      	ldr	r2, [pc, #92]	; (80072ac <scalbn+0xb4>)
 8007250:	4b17      	ldr	r3, [pc, #92]	; (80072b0 <scalbn+0xb8>)
 8007252:	f7fa f97f 	bl	8001554 <__aeabi_dmul>
 8007256:	e7eb      	b.n	8007230 <scalbn+0x38>
 8007258:	2b00      	cmp	r3, #0
 800725a:	dd05      	ble.n	8007268 <scalbn+0x70>
 800725c:	4c15      	ldr	r4, [pc, #84]	; (80072b4 <scalbn+0xbc>)
 800725e:	051b      	lsls	r3, r3, #20
 8007260:	4022      	ands	r2, r4
 8007262:	431a      	orrs	r2, r3
 8007264:	0011      	movs	r1, r2
 8007266:	e7e3      	b.n	8007230 <scalbn+0x38>
 8007268:	001d      	movs	r5, r3
 800726a:	3535      	adds	r5, #53	; 0x35
 800726c:	da09      	bge.n	8007282 <scalbn+0x8a>
 800726e:	4b12      	ldr	r3, [pc, #72]	; (80072b8 <scalbn+0xc0>)
 8007270:	0002      	movs	r2, r0
 8007272:	429c      	cmp	r4, r3
 8007274:	dce6      	bgt.n	8007244 <scalbn+0x4c>
 8007276:	000b      	movs	r3, r1
 8007278:	4808      	ldr	r0, [pc, #32]	; (800729c <scalbn+0xa4>)
 800727a:	4909      	ldr	r1, [pc, #36]	; (80072a0 <scalbn+0xa8>)
 800727c:	f000 f820 	bl	80072c0 <copysign>
 8007280:	e7cc      	b.n	800721c <scalbn+0x24>
 8007282:	4c0c      	ldr	r4, [pc, #48]	; (80072b4 <scalbn+0xbc>)
 8007284:	3336      	adds	r3, #54	; 0x36
 8007286:	4022      	ands	r2, r4
 8007288:	051b      	lsls	r3, r3, #20
 800728a:	4313      	orrs	r3, r2
 800728c:	0019      	movs	r1, r3
 800728e:	2200      	movs	r2, #0
 8007290:	4b0a      	ldr	r3, [pc, #40]	; (80072bc <scalbn+0xc4>)
 8007292:	e7de      	b.n	8007252 <scalbn+0x5a>
 8007294:	43500000 	.word	0x43500000
 8007298:	ffff3cb0 	.word	0xffff3cb0
 800729c:	c2f8f359 	.word	0xc2f8f359
 80072a0:	01a56e1f 	.word	0x01a56e1f
 80072a4:	000007ff 	.word	0x000007ff
 80072a8:	000007fe 	.word	0x000007fe
 80072ac:	8800759c 	.word	0x8800759c
 80072b0:	7e37e43c 	.word	0x7e37e43c
 80072b4:	800fffff 	.word	0x800fffff
 80072b8:	0000c350 	.word	0x0000c350
 80072bc:	3c900000 	.word	0x3c900000

080072c0 <copysign>:
 80072c0:	b530      	push	{r4, r5, lr}
 80072c2:	004a      	lsls	r2, r1, #1
 80072c4:	0fdb      	lsrs	r3, r3, #31
 80072c6:	07db      	lsls	r3, r3, #31
 80072c8:	0852      	lsrs	r2, r2, #1
 80072ca:	431a      	orrs	r2, r3
 80072cc:	0011      	movs	r1, r2
 80072ce:	bd30      	pop	{r4, r5, pc}

080072d0 <_init>:
 80072d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072d2:	46c0      	nop			; (mov r8, r8)
 80072d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072d6:	bc08      	pop	{r3}
 80072d8:	469e      	mov	lr, r3
 80072da:	4770      	bx	lr

080072dc <_fini>:
 80072dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072de:	46c0      	nop			; (mov r8, r8)
 80072e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072e2:	bc08      	pop	{r3}
 80072e4:	469e      	mov	lr, r3
 80072e6:	4770      	bx	lr
