
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.440626                       # Number of seconds simulated
sim_ticks                                2440626102500                       # Number of ticks simulated
final_tick                               2440626102500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 722655                       # Simulator instruction rate (inst/s)
host_op_rate                                  1055728                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3527462851                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826244                       # Number of bytes of host memory used
host_seconds                                   691.89                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        15526912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       904050176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          919577088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     15526912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15526912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    428912640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       428912640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            30326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1765723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1796049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        837720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             837720                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            6361856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          370417318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             376779174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       6361856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6361856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       175738774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175738774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       175738774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           6361856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         370417318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            552517949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1796049                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     837720                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14368392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6701760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              820906304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                98670784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               342897344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               919577088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            428912640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                1541731                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1343974                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       957817                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            714982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            841145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2225410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            667548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            655107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            664613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            758667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            702999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            555231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            508266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           608076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           717428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           648223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           723166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           771419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1064381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            336098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            334814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            371239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            326471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            309086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            283771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            358032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            359604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            300240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            285015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           310099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           316907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           297117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           308568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           363178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           497532                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2440523829500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14368392                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6701760                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1606202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1602399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1602285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1602602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1602525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1602450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1602572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1602461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 180546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 189776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 196809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 202579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 213403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 218853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 223282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 238786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 240347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 240408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 240653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 240652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 240637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 240702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 239442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 232238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 226221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 219735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 215424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 209930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 205495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1973925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    589.588585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   537.069922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.792492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        66214      3.35%      3.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14219      0.72%      4.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7818      0.40%      4.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62305      3.16%      7.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1440867     73.00%     80.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3098      0.16%     80.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1395      0.07%     80.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13810      0.70%     81.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       364199     18.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1973925                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       238691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.737481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.933665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2178.429408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       238690    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.11411e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        238691                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       238691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      22.446473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     22.244386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.860990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18850      7.90%      7.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2898      1.21%      9.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17726      7.43%     16.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6753      2.83%     19.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             9021      3.78%     23.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             7516      3.15%     26.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             6503      2.72%     29.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             9406      3.94%     32.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24           151977     63.67%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             5905      2.47%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              130      0.05%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               61      0.03%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               95      0.04%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               39      0.02%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               58      0.02%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               62      0.03%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             1586      0.66%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               87      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        238691                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 506065602000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            746565495750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                64133305000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     39454.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58204.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       336.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       140.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    376.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       7.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 11537679                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4672828                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.22                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     926627.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7991766720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4360587000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             56397673800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            17360665200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         159409657680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         613720873305                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         926022557250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1785263780955                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            731.478517                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1535136098750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   81497780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  823989802500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               6931106280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3781853625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             43650282000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            17357690880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         159409657680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         503899507395                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         1022357088750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1757387186610                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            720.056603                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1697000190000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   81497780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  662125711250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                37843290                       # Number of BP lookups
system.cpu.branchPred.condPredicted          37843290                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2243222                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             33071034                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                33057643                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.959508                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  726482                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2631                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       4881252205                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4881252205                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.predictedBranches                 33784125                       # Number of branches predicted as taken
system.cpu.BranchMispred                      2243222                       # Number of branch mispredictions
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements          73800200                       # number of replacements
system.cpu.dcache.tags.tagsinuse             2.000000                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           222178278                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          73800202                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.010538                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            825500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     2.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         369785639                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        369785639                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    170839435                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       170839435                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     51336888                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       51336888                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         1955                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1955                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     222176323                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        222176323                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    222178278                       # number of overall hits
system.cpu.dcache.overall_hits::total       222178278                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     55090915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      55090915                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     18701815                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     18701815                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        14429                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14429                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data     73792730                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       73792730                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     73807159                       # number of overall misses
system.cpu.dcache.overall_misses::total      73807159                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 923810051500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 923810051500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 386142923000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 386142923000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1309952974500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1309952974500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1309952974500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1309952974500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969053                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969053                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985437                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.243840                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.243840                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.267021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.267021                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.880676                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.880676                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.249326                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.249326                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.249361                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.249361                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16768.827519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16768.827519                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20647.350164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20647.350164                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17751.789024                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17751.789024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17748.318622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17748.318622                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     49646664                       # number of writebacks
system.cpu.dcache.writebacks::total          49646664                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     55090915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     55090915                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     18701815                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     18701815                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         7472                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7472                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     73792730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     73792730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     73800202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     73800202                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 868719136500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 868719136500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 367441108000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 367441108000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    315470000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    315470000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1236160244500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1236160244500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1236475714500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1236475714500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.243840                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.243840                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.267021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.267021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.456055                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.456055                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.249326                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.249326                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.249337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.249337                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15768.827519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15768.827519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 19647.350164                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19647.350164                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 42220.289079                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42220.289079                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16751.789024                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16751.789024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16754.367617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16754.367617                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           4224317                       # number of replacements
system.cpu.icache.tags.tagsinuse             2.000000                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           683173541                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4224319                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            161.723947                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            541500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         691622179                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        691622179                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    683173541                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       683173541                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     683173541                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        683173541                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    683173541                       # number of overall hits
system.cpu.icache.overall_hits::total       683173541                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      4224319                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4224319                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      4224319                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4224319                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      4224319                       # number of overall misses
system.cpu.icache.overall_misses::total       4224319                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  64585117000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  64585117000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  64585117000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  64585117000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  64585117000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  64585117000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006145                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006145                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006145                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006145                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006145                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15288.882539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15288.882539                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15288.882539                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15288.882539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15288.882539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15288.882539                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks      4224317                       # number of writebacks
system.cpu.icache.writebacks::total           4224317                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      4224319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4224319                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      4224319                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4224319                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      4224319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4224319                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  60360798000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  60360798000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  60360798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  60360798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  60360798000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  60360798000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006145                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006145                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006145                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006145                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14288.882539                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14288.882539                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14288.882539                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14288.882539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14288.882539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14288.882539                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1872640                       # number of replacements
system.l2.tags.tagsinuse                   510.915364                       # Cycle average of tags in use
system.l2.tags.total_refs                   135419172                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1873152                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     72.294812                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6938242500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      198.647768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.018780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        301.248816                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.387984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.021521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.588377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997882                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 176624005                       # Number of tag accesses
system.l2.tags.data_accesses                176624005                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     49646664                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         49646664                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      4224317                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4224317                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data           18178017                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              18178017                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         4193993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4193993                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data       53856462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          53856462                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               4193993                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              72034479                       # number of demand (read+write) hits
system.l2.demand_hits::total                 76228472                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              4193993                       # number of overall hits
system.l2.overall_hits::cpu.data             72034479                       # number of overall hits
system.l2.overall_hits::total                76228472                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           523798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              523798                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         30326                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            30326                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1241925                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1241925                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               30326                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1765723                       # number of demand (read+write) misses
system.l2.demand_misses::total                1796049                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              30326                       # number of overall misses
system.l2.overall_misses::cpu.data            1765723                       # number of overall misses
system.l2.overall_misses::total               1796049                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  68110510500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   68110510500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   3807681000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3807681000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 138704335500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 138704335500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    3807681000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  206814846000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     210622527000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   3807681000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 206814846000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    210622527000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     49646664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     49646664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      4224317                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4224317                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       18701815                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          18701815                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      4224319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4224319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     55098387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      55098387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           4224319                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          73800202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             78024521                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          4224319                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         73800202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            78024521                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.028008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.028008                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.007179                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007179                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.022540                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.022540                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.007179                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.023926                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.023019                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.007179                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.023926                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.023019                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 130032.017113                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130032.017113                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 125558.299809                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 125558.299809                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 111684.953198                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111684.953198                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 125558.299809                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 117127.570972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117269.922480                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 125558.299809                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 117127.570972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117269.922480                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               837720                       # number of writebacks
system.l2.writebacks::total                    837720                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        54899                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         54899                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       523798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         523798                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        30326                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        30326                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1241925                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1241925                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          30326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1765723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1796049                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         30326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1765723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1796049                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  62872530500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  62872530500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   3504421000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3504421000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 126285085500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 126285085500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   3504421000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 189157616000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 192662037000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   3504421000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 189157616000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 192662037000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.028008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.007179                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007179                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.022540                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.022540                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.007179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.023926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.023019                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.007179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.023926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.023019                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 120032.017113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120032.017113                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 115558.299809                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 115558.299809                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 101684.953198                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101684.953198                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 115558.299809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 107127.570972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107269.922480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 115558.299809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 107127.570972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107269.922480                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            1272251                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       837720                       # Transaction distribution
system.membus.trans_dist::CleanEvict           957817                       # Transaction distribution
system.membus.trans_dist::ReadExReq            523798                       # Transaction distribution
system.membus.trans_dist::ReadExResp           523798                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1272251                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5387635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5387635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5387635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1348489728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1348489728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1348489728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           3591586                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3591586    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3591586                       # Request fanout histogram
system.membus.reqLayer2.occupancy         30819250500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        60059420250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests    156049038                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     78024517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         132002                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       132002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          59322706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     50484384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4224317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        25188456                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         18701815                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        18701815                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4224319                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     55098387                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     12672955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    221400604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             234073559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   4325701632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  63204795392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            67530497024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1872640                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         79897161                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001652                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040613                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               79765159     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 132002      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           79897161                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       508992367000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35906711500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      627301717000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            25.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
