
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.49+10 (git sha1 18a7c0038, x86_64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module miter.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \miter..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \miter..

9. Executing CHECK pass (checking for obvious problems).
Checking module miter...
Warning: Wire miter.\o_data [7] is used but has no driver.
Warning: Wire miter.\o_data [6] is used but has no driver.
Warning: Wire miter.\o_data [5] is used but has no driver.
Warning: Wire miter.\o_data [4] is used but has no driver.
Warning: Wire miter.\o_data [3] is used but has no driver.
Warning: Wire miter.\o_data [2] is used but has no driver.
Warning: Wire miter.\o_data [1] is used but has no driver.
Warning: Wire miter.\o_data [0] is used but has no driver.
Warning: Wire miter.\o_ce is used but has no driver.
Warning: Wire miter.\ref_uut.data_in_gate [7] is used but has no driver.
Warning: Wire miter.\ref_uut.data_in_gate [6] is used but has no driver.
Warning: Wire miter.\ref_uut.data_in_gate [5] is used but has no driver.
Warning: Wire miter.\ref_uut.data_in_gate [4] is used but has no driver.
Warning: Wire miter.\ref_uut.data_in_gate [3] is used but has no driver.
Warning: Wire miter.\ref_uut.data_in_gate [2] is used but has no driver.
Warning: Wire miter.\ref_uut.data_in_gate [1] is used but has no driver.
Warning: Wire miter.\ref_uut.data_in_gate [0] is used but has no driver.
Warning: Wire miter.\i_data_ref [7] is used but has no driver.
Warning: Wire miter.\i_data_ref [6] is used but has no driver.
Warning: Wire miter.\i_data_ref [5] is used but has no driver.
Warning: Wire miter.\i_data_ref [4] is used but has no driver.
Warning: Wire miter.\i_data_ref [3] is used but has no driver.
Warning: Wire miter.\i_data_ref [2] is used but has no driver.
Warning: Wire miter.\i_data_ref [1] is used but has no driver.
Warning: Wire miter.\i_data_ref [0] is used but has no driver.
Found and reported 25 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module miter.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\miter'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \miter..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \miter..

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

Warnings: 25 unique messages, 25 total
End of script. Logfile hash: e1e15feab3, CPU: user 0.07s system 0.02s, MEM: 7.50 MB peak
Yosys 0.49+10 (git sha1 18a7c0038, x86_64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
Time spent: 44% 4x opt_clean (0 sec), 10% 1x opt_expr (0 sec), ...
