
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v' to AST representation.
Generating RTLIL representation for module `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s'.
Generating RTLIL representation for module `\myproject_mul_16s_10ns_26_2_0'.
Generating RTLIL representation for module `\myproject_mul_16s_10ns_26_2_0_MulnS_4'.
Generating RTLIL representation for module `\myproject_mul_16s_9ns_25_2_0'.
Generating RTLIL representation for module `\myproject_mul_16s_9ns_25_2_0_MulnS_3'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: myproject_mul_16s_9ns_25_2_0_MulnS_3
root of   1 design levels: myproject_mul_16s_9ns_25_2_0
root of   0 design levels: myproject_mul_16s_10ns_26_2_0_MulnS_4
root of   1 design levels: myproject_mul_16s_10ns_26_2_0
root of   2 design levels: normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
Automatically selected normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s as design top module.

2.2. Analyzing design hierarchy..
Top module:  \normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
Used module:     \myproject_mul_16s_9ns_25_2_0
Used module:         \myproject_mul_16s_9ns_25_2_0_MulnS_3
Used module:     \myproject_mul_16s_10ns_26_2_0
Used module:         \myproject_mul_16s_10ns_26_2_0_MulnS_4
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Generating RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 10
Parameter \dout_WIDTH = 26

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\myproject_mul_16s_10ns_26_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 10
Parameter \dout_WIDTH = 26
Generating RTLIL representation for module `$paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 10
Parameter \dout_WIDTH = 26
Found cached RTLIL representation for module `$paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 10
Parameter \dout_WIDTH = 26
Found cached RTLIL representation for module `$paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 10
Parameter \dout_WIDTH = 26
Found cached RTLIL representation for module `$paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 10
Parameter \dout_WIDTH = 26
Found cached RTLIL representation for module `$paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 10
Parameter \dout_WIDTH = 26
Found cached RTLIL representation for module `$paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 10
Parameter \dout_WIDTH = 26
Found cached RTLIL representation for module `$paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 25
Found cached RTLIL representation for module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.

2.5. Analyzing design hierarchy..
Top module:  \normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
Used module:     $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0
Used module:         \myproject_mul_16s_9ns_25_2_0_MulnS_3
Used module:     $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0
Used module:         \myproject_mul_16s_10ns_26_2_0_MulnS_4

2.6. Analyzing design hierarchy..
Top module:  \normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
Used module:     $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0
Used module:         \myproject_mul_16s_9ns_25_2_0_MulnS_3
Used module:     $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0
Used module:         \myproject_mul_16s_10ns_26_2_0_MulnS_4
Removing unused module `\myproject_mul_16s_9ns_25_2_0'.
Removing unused module `\myproject_mul_16s_10ns_26_2_0'.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1474$218 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1466$214 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1458$210 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1450$206 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1442$202 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1434$198 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1426$194 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1418$190 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1410$186 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1402$182 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1394$178 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1386$174 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1378$170 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1370$166 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1362$162 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1354$158 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1346$154 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1338$150 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1330$146 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1322$142 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1314$138 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1306$134 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1298$130 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1290$126 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1282$122 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1274$118 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1266$114 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1258$110 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1250$106 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1242$103 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1234$100 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1226$97 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1218$94 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1210$91 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1202$88 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1194$85 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1186$82 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1178$79 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1170$76 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1162$73 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1154$70 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1146$67 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1138$64 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1130$61 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1122$58 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1114$55 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1106$52 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1098$49 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1090$46 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1082$43 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1074$40 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1066$37 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1058$34 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1050$31 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1042$28 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1034$25 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1026$22 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1018$19 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1010$16 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1002$13 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:994$10 in module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 62 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\myproject_mul_16s_9ns_25_2_0_MulnS_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1786$260'.
     1/1: $0\p[24:0]
Creating decoders for process `\myproject_mul_16s_10ns_26_2_0_MulnS_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1739$258'.
     1/1: $0\p[25:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1474$218'.
     1/1: $1\grp_fu_459_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1466$214'.
     1/1: $1\grp_fu_458_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1458$210'.
     1/1: $1\grp_fu_457_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1450$206'.
     1/1: $1\grp_fu_456_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1442$202'.
     1/1: $1\grp_fu_455_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1434$198'.
     1/1: $1\grp_fu_454_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1426$194'.
     1/1: $1\grp_fu_453_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1418$190'.
     1/1: $1\grp_fu_452_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1410$186'.
     1/1: $1\grp_fu_451_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1402$182'.
     1/1: $1\grp_fu_449_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1394$178'.
     1/1: $1\grp_fu_448_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1386$174'.
     1/1: $1\grp_fu_447_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1378$170'.
     1/1: $1\grp_fu_446_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1370$166'.
     1/1: $1\grp_fu_445_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1362$162'.
     1/1: $1\grp_fu_444_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1354$158'.
     1/1: $1\grp_fu_443_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1346$154'.
     1/1: $1\grp_fu_442_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1338$150'.
     1/1: $1\grp_fu_441_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1330$146'.
     1/1: $1\grp_fu_440_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1322$142'.
     1/1: $1\grp_fu_439_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1314$138'.
     1/1: $1\grp_fu_438_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1306$134'.
     1/1: $1\grp_fu_437_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1298$130'.
     1/1: $1\grp_fu_436_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1290$126'.
     1/1: $1\grp_fu_435_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1282$122'.
     1/1: $1\grp_fu_433_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1274$118'.
     1/1: $1\grp_fu_432_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1266$114'.
     1/1: $1\grp_fu_431_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1258$110'.
     1/1: $1\grp_fu_430_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1250$106'.
     1/1: $1\grp_fu_428_ce[0:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1242$103'.
     1/2: $2\ap_return_9[15:0]
     2/2: $1\ap_return_9[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1234$100'.
     1/2: $2\ap_return_8[15:0]
     2/2: $1\ap_return_8[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1226$97'.
     1/2: $2\ap_return_7[15:0]
     2/2: $1\ap_return_7[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1218$94'.
     1/2: $2\ap_return_6[15:0]
     2/2: $1\ap_return_6[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1210$91'.
     1/2: $2\ap_return_5[15:0]
     2/2: $1\ap_return_5[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1202$88'.
     1/2: $2\ap_return_4[15:0]
     2/2: $1\ap_return_4[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1194$85'.
     1/2: $2\ap_return_31[15:0]
     2/2: $1\ap_return_31[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1186$82'.
     1/2: $2\ap_return_30[15:0]
     2/2: $1\ap_return_30[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1178$79'.
     1/2: $2\ap_return_3[15:0]
     2/2: $1\ap_return_3[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1170$76'.
     1/2: $2\ap_return_29[15:0]
     2/2: $1\ap_return_29[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1162$73'.
     1/2: $2\ap_return_28[15:0]
     2/2: $1\ap_return_28[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1154$70'.
     1/2: $2\ap_return_27[15:0]
     2/2: $1\ap_return_27[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1146$67'.
     1/2: $2\ap_return_26[15:0]
     2/2: $1\ap_return_26[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1138$64'.
     1/2: $2\ap_return_25[15:0]
     2/2: $1\ap_return_25[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1130$61'.
     1/2: $2\ap_return_24[15:0]
     2/2: $1\ap_return_24[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1122$58'.
     1/2: $2\ap_return_23[15:0]
     2/2: $1\ap_return_23[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1114$55'.
     1/2: $2\ap_return_22[15:0]
     2/2: $1\ap_return_22[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1106$52'.
     1/2: $2\ap_return_21[15:0]
     2/2: $1\ap_return_21[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1098$49'.
     1/2: $2\ap_return_20[15:0]
     2/2: $1\ap_return_20[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1090$46'.
     1/2: $2\ap_return_2[15:0]
     2/2: $1\ap_return_2[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1082$43'.
     1/2: $2\ap_return_19[15:0]
     2/2: $1\ap_return_19[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1074$40'.
     1/2: $2\ap_return_18[15:0]
     2/2: $1\ap_return_18[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1066$37'.
     1/2: $2\ap_return_17[15:0]
     2/2: $1\ap_return_17[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1058$34'.
     1/2: $2\ap_return_16[15:0]
     2/2: $1\ap_return_16[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1050$31'.
     1/2: $2\ap_return_15[15:0]
     2/2: $1\ap_return_15[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1042$28'.
     1/2: $2\ap_return_14[15:0]
     2/2: $1\ap_return_14[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1034$25'.
     1/2: $2\ap_return_13[15:0]
     2/2: $1\ap_return_13[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1026$22'.
     1/2: $2\ap_return_12[15:0]
     2/2: $1\ap_return_12[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1018$19'.
     1/2: $2\ap_return_11[15:0]
     2/2: $1\ap_return_11[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1010$16'.
     1/2: $2\ap_return_10[15:0]
     2/2: $1\ap_return_10[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1002$13'.
     1/2: $2\ap_return_1[15:0]
     2/2: $1\ap_return_1[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:994$10'.
     1/2: $2\ap_return_0[15:0]
     2/2: $1\ap_return_0[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
     1/35: $0\trunc_ln708_31_reg_5679[15:0]
     2/35: $0\trunc_ln708_30_reg_5674[14:0]
     3/35: $0\trunc_ln708_29_reg_5669[14:0]
     4/35: $0\trunc_ln708_26_reg_5664[14:0]
     5/35: $0\trunc_ln708_25_reg_5659[14:0]
     6/35: $0\trunc_ln708_24_reg_5654[14:0]
     7/35: $0\trunc_ln708_23_reg_5649[14:0]
     8/35: $0\trunc_ln708_21_reg_5644[14:0]
     9/35: $0\trunc_ln708_20_reg_5639[14:0]
    10/35: $0\trunc_ln708_19_reg_5634[15:0]
    11/35: $0\trunc_ln708_18_reg_5629[14:0]
    12/35: $0\trunc_ln708_17_reg_5624[15:0]
    13/35: $0\trunc_ln708_16_reg_5619[15:0]
    14/35: $0\trunc_ln708_15_reg_5614[14:0]
    15/35: $0\trunc_ln708_14_reg_5609[14:0]
    16/35: $0\trunc_ln708_13_reg_5604[14:0]
    17/35: $0\trunc_ln708_12_reg_5599[14:0]
    18/35: $0\trunc_ln708_11_reg_5594[15:0]
    19/35: $0\trunc_ln708_10_reg_5589[14:0]
    20/35: $0\trunc_ln708_9_reg_5584[15:0]
    21/35: $0\trunc_ln708_8_reg_5579[14:0]
    22/35: $0\trunc_ln708_7_reg_5574[14:0]
    23/35: $0\trunc_ln708_6_reg_5569[15:0]
    24/35: $0\trunc_ln708_5_reg_5564[14:0]
    25/35: $0\trunc_ln708_4_reg_5559[14:0]
    26/35: $0\trunc_ln708_3_reg_5554[14:0]
    27/35: $0\trunc_ln708_2_reg_5549[14:0]
    28/35: $0\trunc_ln708_1_reg_5544[14:0]
    29/35: $0\trunc_ln_reg_5539[14:0]
    30/35: $0\tmp_386_reg_5519_pp0_iter1_reg[13:0]
    31/35: $0\tmp_386_reg_5519[13:0]
    32/35: $0\trunc_ln708_27_reg_5514_pp0_iter1_reg[14:0]
    33/35: $0\trunc_ln708_27_reg_5514[14:0]
    34/35: $0\trunc_ln708_22_reg_5489_pp0_iter1_reg[14:0]
    35/35: $0\trunc_ln708_22_reg_5489[14:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
     1/32: $0\data_31_V_read_int_reg[15:0]
     2/32: $0\data_30_V_read_int_reg[15:0]
     3/32: $0\data_29_V_read_int_reg[15:0]
     4/32: $0\data_28_V_read_int_reg[15:0]
     5/32: $0\data_27_V_read_int_reg[15:0]
     6/32: $0\data_26_V_read_int_reg[15:0]
     7/32: $0\data_25_V_read_int_reg[15:0]
     8/32: $0\data_24_V_read_int_reg[15:0]
     9/32: $0\data_23_V_read_int_reg[15:0]
    10/32: $0\data_22_V_read_int_reg[15:0]
    11/32: $0\data_21_V_read_int_reg[15:0]
    12/32: $0\data_20_V_read_int_reg[15:0]
    13/32: $0\data_19_V_read_int_reg[15:0]
    14/32: $0\data_18_V_read_int_reg[15:0]
    15/32: $0\data_17_V_read_int_reg[15:0]
    16/32: $0\data_16_V_read_int_reg[15:0]
    17/32: $0\data_15_V_read_int_reg[15:0]
    18/32: $0\data_14_V_read_int_reg[15:0]
    19/32: $0\data_13_V_read_int_reg[15:0]
    20/32: $0\data_12_V_read_int_reg[15:0]
    21/32: $0\data_11_V_read_int_reg[15:0]
    22/32: $0\data_10_V_read_int_reg[15:0]
    23/32: $0\data_9_V_read_int_reg[15:0]
    24/32: $0\data_8_V_read_int_reg[15:0]
    25/32: $0\data_7_V_read_int_reg[15:0]
    26/32: $0\data_6_V_read_int_reg[15:0]
    27/32: $0\data_5_V_read_int_reg[15:0]
    28/32: $0\data_4_V_read_int_reg[15:0]
    29/32: $0\data_3_V_read_int_reg[15:0]
    30/32: $0\data_2_V_read_int_reg[15:0]
    31/32: $0\data_1_V_read_int_reg[15:0]
    32/32: $0\data_0_V_read_int_reg[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
     1/32: $0\ap_return_31_int_reg[15:0]
     2/32: $0\ap_return_30_int_reg[15:0]
     3/32: $0\ap_return_29_int_reg[15:0]
     4/32: $0\ap_return_28_int_reg[15:0]
     5/32: $0\ap_return_27_int_reg[15:0]
     6/32: $0\ap_return_26_int_reg[15:0]
     7/32: $0\ap_return_25_int_reg[15:0]
     8/32: $0\ap_return_24_int_reg[15:0]
     9/32: $0\ap_return_23_int_reg[15:0]
    10/32: $0\ap_return_22_int_reg[15:0]
    11/32: $0\ap_return_21_int_reg[15:0]
    12/32: $0\ap_return_20_int_reg[15:0]
    13/32: $0\ap_return_19_int_reg[15:0]
    14/32: $0\ap_return_18_int_reg[15:0]
    15/32: $0\ap_return_17_int_reg[15:0]
    16/32: $0\ap_return_16_int_reg[15:0]
    17/32: $0\ap_return_15_int_reg[15:0]
    18/32: $0\ap_return_14_int_reg[15:0]
    19/32: $0\ap_return_13_int_reg[15:0]
    20/32: $0\ap_return_12_int_reg[15:0]
    21/32: $0\ap_return_11_int_reg[15:0]
    22/32: $0\ap_return_10_int_reg[15:0]
    23/32: $0\ap_return_9_int_reg[15:0]
    24/32: $0\ap_return_8_int_reg[15:0]
    25/32: $0\ap_return_7_int_reg[15:0]
    26/32: $0\ap_return_6_int_reg[15:0]
    27/32: $0\ap_return_5_int_reg[15:0]
    28/32: $0\ap_return_4_int_reg[15:0]
    29/32: $0\ap_return_3_int_reg[15:0]
    30/32: $0\ap_return_2_int_reg[15:0]
    31/32: $0\ap_return_1_int_reg[15:0]
    32/32: $0\ap_return_0_int_reg[15:0]
Creating decoders for process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:876$1'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_459_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1474$218'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_458_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1466$214'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_457_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1458$210'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_456_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1450$206'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_455_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1442$202'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_454_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1434$198'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_453_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1426$194'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_452_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1418$190'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_451_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1410$186'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_449_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1402$182'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_448_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1394$178'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_447_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1386$174'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_446_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1378$170'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_445_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1370$166'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_444_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1362$162'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_443_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1354$158'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_442_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1346$154'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_441_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1338$150'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_440_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1330$146'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_439_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1322$142'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_438_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1314$138'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_437_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1306$134'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_436_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1298$130'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_435_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1290$126'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_433_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1282$122'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_432_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1274$118'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_431_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1266$114'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_430_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1258$110'.
No latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_428_ce' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1250$106'.
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_9' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1242$103': $auto$proc_dlatch.cc:427:proc_dlatch$864
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_8' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1234$100': $auto$proc_dlatch.cc:427:proc_dlatch$891
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_7' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1226$97': $auto$proc_dlatch.cc:427:proc_dlatch$918
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_6' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1218$94': $auto$proc_dlatch.cc:427:proc_dlatch$945
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_5' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1210$91': $auto$proc_dlatch.cc:427:proc_dlatch$972
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_4' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1202$88': $auto$proc_dlatch.cc:427:proc_dlatch$999
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_31' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1194$85': $auto$proc_dlatch.cc:427:proc_dlatch$1026
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_30' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1186$82': $auto$proc_dlatch.cc:427:proc_dlatch$1053
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_3' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1178$79': $auto$proc_dlatch.cc:427:proc_dlatch$1080
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_29' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1170$76': $auto$proc_dlatch.cc:427:proc_dlatch$1107
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_28' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1162$73': $auto$proc_dlatch.cc:427:proc_dlatch$1134
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_27' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1154$70': $auto$proc_dlatch.cc:427:proc_dlatch$1161
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_26' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1146$67': $auto$proc_dlatch.cc:427:proc_dlatch$1188
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_25' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1138$64': $auto$proc_dlatch.cc:427:proc_dlatch$1215
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_24' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1130$61': $auto$proc_dlatch.cc:427:proc_dlatch$1242
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_23' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1122$58': $auto$proc_dlatch.cc:427:proc_dlatch$1269
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_22' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1114$55': $auto$proc_dlatch.cc:427:proc_dlatch$1296
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_21' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1106$52': $auto$proc_dlatch.cc:427:proc_dlatch$1323
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_20' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1098$49': $auto$proc_dlatch.cc:427:proc_dlatch$1350
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_2' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1090$46': $auto$proc_dlatch.cc:427:proc_dlatch$1377
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_19' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1082$43': $auto$proc_dlatch.cc:427:proc_dlatch$1404
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_18' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1074$40': $auto$proc_dlatch.cc:427:proc_dlatch$1431
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_17' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1066$37': $auto$proc_dlatch.cc:427:proc_dlatch$1458
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_16' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1058$34': $auto$proc_dlatch.cc:427:proc_dlatch$1485
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_15' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1050$31': $auto$proc_dlatch.cc:427:proc_dlatch$1512
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_14' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1042$28': $auto$proc_dlatch.cc:427:proc_dlatch$1539
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_13' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1034$25': $auto$proc_dlatch.cc:427:proc_dlatch$1566
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_12' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1026$22': $auto$proc_dlatch.cc:427:proc_dlatch$1593
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_11' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1018$19': $auto$proc_dlatch.cc:427:proc_dlatch$1620
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_10' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1010$16': $auto$proc_dlatch.cc:427:proc_dlatch$1647
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_1' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1002$13': $auto$proc_dlatch.cc:427:proc_dlatch$1674
Latch inferred for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_0' from process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:994$10': $auto$proc_dlatch.cc:427:proc_dlatch$1701

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\myproject_mul_16s_9ns_25_2_0_MulnS_3.\p' using process `\myproject_mul_16s_9ns_25_2_0_MulnS_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1786$260'.
  created $dff cell `$procdff$1702' with positive edge clock.
Creating register for signal `\myproject_mul_16s_10ns_26_2_0_MulnS_4.\p' using process `\myproject_mul_16s_10ns_26_2_0_MulnS_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1739$258'.
  created $dff cell `$procdff$1703' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_22_reg_5489' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1704' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_22_reg_5489_pp0_iter1_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1705' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_27_reg_5514' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1706' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_27_reg_5514_pp0_iter1_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1707' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\tmp_386_reg_5519' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1708' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\tmp_386_reg_5519_pp0_iter1_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1709' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln_reg_5539' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1710' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_1_reg_5544' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1711' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_2_reg_5549' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1712' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_3_reg_5554' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1713' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_4_reg_5559' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1714' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_5_reg_5564' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1715' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_6_reg_5569' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1716' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_7_reg_5574' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1717' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_8_reg_5579' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1718' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_9_reg_5584' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1719' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_10_reg_5589' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1720' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_11_reg_5594' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1721' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_12_reg_5599' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1722' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_13_reg_5604' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1723' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_14_reg_5609' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_15_reg_5614' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1725' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_16_reg_5619' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1726' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_17_reg_5624' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1727' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_18_reg_5629' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1728' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_19_reg_5634' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1729' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_20_reg_5639' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1730' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_21_reg_5644' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1731' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_23_reg_5649' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1732' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_24_reg_5654' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1733' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_25_reg_5659' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1734' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_26_reg_5664' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_29_reg_5669' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_30_reg_5674' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_31_reg_5679' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_0_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_1_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_2_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_3_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_4_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1743' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_5_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1744' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_6_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1745' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_7_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1746' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_8_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1747' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_9_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1748' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_10_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1749' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_11_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1750' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_12_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1751' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_13_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1752' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_14_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1753' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_15_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1754' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_16_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1755' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_17_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1756' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_18_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1757' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_19_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_20_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1759' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_21_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1760' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_22_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1761' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_23_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1762' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_24_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1763' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_25_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1764' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_26_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1765' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_27_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1766' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_28_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1767' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_29_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1768' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_30_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\data_31_V_read_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_0_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1771' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_1_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1772' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_2_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1773' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_3_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1774' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_4_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1775' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_5_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1776' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_6_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1777' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_7_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1778' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_8_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1779' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_9_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1780' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_10_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1781' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_11_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1782' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_12_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1783' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_13_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1784' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_14_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1785' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_15_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1786' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_16_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1787' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_17_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1788' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_18_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1789' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_19_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1790' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_20_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1791' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_21_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1792' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_22_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1793' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_23_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1794' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_24_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1795' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_25_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1796' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_26_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1797' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_27_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1798' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_28_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1799' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_29_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1800' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_30_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1801' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_return_31_int_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
  created $dff cell `$procdff$1802' with positive edge clock.
Creating register for signal `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_ce_reg' using process `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:876$1'.
  created $dff cell `$procdff$1803' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\myproject_mul_16s_9ns_25_2_0_MulnS_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1786$260'.
Removing empty process `myproject_mul_16s_9ns_25_2_0_MulnS_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1786$260'.
Found and cleaned up 1 empty switch in `\myproject_mul_16s_10ns_26_2_0_MulnS_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1739$258'.
Removing empty process `myproject_mul_16s_10ns_26_2_0_MulnS_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1739$258'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1474$218'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1474$218'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1466$214'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1466$214'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1458$210'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1458$210'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1450$206'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1450$206'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1442$202'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1442$202'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1434$198'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1434$198'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1426$194'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1426$194'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1418$190'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1418$190'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1410$186'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1410$186'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1402$182'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1402$182'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1394$178'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1394$178'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1386$174'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1386$174'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1378$170'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1378$170'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1370$166'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1370$166'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1362$162'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1362$162'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1354$158'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1354$158'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1346$154'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1346$154'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1338$150'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1338$150'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1330$146'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1330$146'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1322$142'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1322$142'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1314$138'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1314$138'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1306$134'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1306$134'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1298$130'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1298$130'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1290$126'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1290$126'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1282$122'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1282$122'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1274$118'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1274$118'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1266$114'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1266$114'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1258$110'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1258$110'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1250$106'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1250$106'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1242$103'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1242$103'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1234$100'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1234$100'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1226$97'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1226$97'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1218$94'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1218$94'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1210$91'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1210$91'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1202$88'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1202$88'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1194$85'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1194$85'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1186$82'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1186$82'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1178$79'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1178$79'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1170$76'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1170$76'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1162$73'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1162$73'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1154$70'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1154$70'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1146$67'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1146$67'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1138$64'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1138$64'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1130$61'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1130$61'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1122$58'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1122$58'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1114$55'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1114$55'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1106$52'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1106$52'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1098$49'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1098$49'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1090$46'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1090$46'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1082$43'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1082$43'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1074$40'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1074$40'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1066$37'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1066$37'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1058$34'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1058$34'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1050$31'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1050$31'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1042$28'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1042$28'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1034$25'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1034$25'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1026$22'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1026$22'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1018$19'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1018$19'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1010$16'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1010$16'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1002$13'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1002$13'.
Found and cleaned up 2 empty switches in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:994$10'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:994$10'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:954$6'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$4'.
Found and cleaned up 1 empty switch in `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:880$2'.
Removing empty process `normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:876$1'.
Cleaned up 98 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject_mul_16s_9ns_25_2_0_MulnS_3.
Optimizing module $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0.
Optimizing module myproject_mul_16s_10ns_26_2_0_MulnS_4.
Optimizing module $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0.
Optimizing module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
<suppressed ~698 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject_mul_16s_9ns_25_2_0_MulnS_3.
Optimizing module $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0.
Optimizing module myproject_mul_16s_10ns_26_2_0_MulnS_4.
Optimizing module $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0.
Optimizing module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject_mul_16s_9ns_25_2_0_MulnS_3'.
Finding identical cells in module `$paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0'.
Finding identical cells in module `\myproject_mul_16s_10ns_26_2_0_MulnS_4'.
Finding identical cells in module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Finding identical cells in module `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject_mul_16s_9ns_25_2_0_MulnS_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \myproject_mul_16s_10ns_26_2_0_MulnS_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~162 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject_mul_16s_9ns_25_2_0_MulnS_3.
  Optimizing cells in module $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0.
  Optimizing cells in module \myproject_mul_16s_10ns_26_2_0_MulnS_4.
  Optimizing cells in module $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0.
  Optimizing cells in module \normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject_mul_16s_9ns_25_2_0_MulnS_3'.
Finding identical cells in module `$paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0'.
Finding identical cells in module `\myproject_mul_16s_10ns_26_2_0_MulnS_4'.
Finding identical cells in module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Finding identical cells in module `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s'.
<suppressed ~180 debug messages>
Removed a total of 60 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1702 ($dff) from module myproject_mul_16s_9ns_25_2_0_MulnS_3 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1785$259_Y, Q = \p).
Adding EN signal on $procdff$1703 ($dff) from module myproject_mul_16s_10ns_26_2_0_MulnS_4 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1738$257_Y, Q = \p).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1215 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1647 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1770 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_31_V_read, Q = \data_31_V_read_int_reg).
Adding EN signal on $procdff$1769 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_30_V_read, Q = \data_30_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1350 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1768 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_29_V_read, Q = \data_29_V_read_int_reg).
Adding EN signal on $procdff$1707 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \trunc_ln708_27_reg_5514, Q = \trunc_ln708_27_reg_5514_pp0_iter1_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$918 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1767 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_28_V_read, Q = \data_28_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1053 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1766 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_27_V_read, Q = \data_27_V_read_int_reg).
Adding EN signal on $procdff$1706 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1482$222_Y [24:10], Q = \trunc_ln708_27_reg_5514).
Adding EN signal on $procdff$1765 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_26_V_read, Q = \data_26_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1620 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1404 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1764 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_25_V_read, Q = \data_25_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$972 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1763 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_24_V_read, Q = \data_24_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1188 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1762 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_23_V_read, Q = \data_23_V_read_int_reg).
Adding EN signal on $procdff$1705 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \trunc_ln708_22_reg_5489, Q = \trunc_ln708_22_reg_5489_pp0_iter1_reg).
Adding EN signal on $procdff$1761 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_22_V_read, Q = \data_22_V_read_int_reg).
Adding EN signal on $procdff$1760 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_21_V_read, Q = \data_21_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1431 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1759 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_20_V_read, Q = \data_20_V_read_int_reg).
Adding EN signal on $procdff$1758 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_19_V_read, Q = \data_19_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1485 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1757 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_18_V_read, Q = \data_18_V_read_int_reg).
Adding EN signal on $procdff$1756 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_17_V_read, Q = \data_17_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1161 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1755 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_16_V_read, Q = \data_16_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$891 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1704 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1486$224_Y [24:10], Q = \trunc_ln708_22_reg_5489).
Adding EN signal on $procdff$1754 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_15_V_read, Q = \data_15_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1026 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1593 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1753 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_14_V_read, Q = \data_14_V_read_int_reg).
Adding EN signal on $procdff$1752 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_13_V_read, Q = \data_13_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1323 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1751 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_12_V_read, Q = \data_12_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1539 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1750 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_11_V_read, Q = \data_11_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1701 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1749 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_10_V_read, Q = \data_10_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1134 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1748 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_9_V_read, Q = \data_9_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$864 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1747 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_8_V_read, Q = \data_8_V_read_int_reg).
Adding EN signal on $procdff$1746 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_7_V_read, Q = \data_7_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$999 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1745 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_6_V_read, Q = \data_6_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1269 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1744 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_5_V_read, Q = \data_5_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1512 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1743 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_4_V_read, Q = \data_4_V_read_int_reg).
Adding EN signal on $procdff$1742 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_3_V_read, Q = \data_3_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1296 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1107 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1741 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_2_V_read, Q = \data_2_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1377 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1740 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_1_V_read, Q = \data_1_V_read_int_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1566 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1458 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1674 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1080 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1739 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \data_0_V_read, Q = \data_0_V_read_int_reg).
Adding EN signal on $procdff$1738 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_440_p2 [25:10], Q = \trunc_ln708_31_reg_5679).
Adding EN signal on $procdff$1737 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_432_p2 [24:10], Q = \trunc_ln708_30_reg_5674).
Adding EN signal on $procdff$1736 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_457_p2 [24:10], Q = \trunc_ln708_29_reg_5669).
Adding EN signal on $procdff$1735 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_459_p2 [24:10], Q = \trunc_ln708_26_reg_5664).
Adding EN signal on $procdff$1734 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_441_p2 [24:10], Q = \trunc_ln708_25_reg_5659).
Adding EN signal on $procdff$1733 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_449_p2 [24:10], Q = \trunc_ln708_24_reg_5654).
Adding EN signal on $procdff$1732 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_447_p2 [24:10], Q = \trunc_ln708_23_reg_5649).
Adding EN signal on $procdff$1731 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_430_p2 [24:10], Q = \trunc_ln708_21_reg_5644).
Adding EN signal on $procdff$1730 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_451_p2 [24:10], Q = \trunc_ln708_20_reg_5639).
Adding EN signal on $procdff$1729 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_453_p2 [25:10], Q = \trunc_ln708_19_reg_5634).
Adding EN signal on $procdff$1728 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_433_p2 [24:10], Q = \trunc_ln708_18_reg_5629).
Adding EN signal on $procdff$1727 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_439_p2 [25:10], Q = \trunc_ln708_17_reg_5624).
Adding EN signal on $procdff$1726 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_455_p2 [25:10], Q = \trunc_ln708_16_reg_5619).
Adding EN signal on $procdff$1725 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_456_p2 [24:10], Q = \trunc_ln708_15_reg_5614).
Adding EN signal on $procdff$1724 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_428_p2 [24:10], Q = \trunc_ln708_14_reg_5609).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$945 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1723 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_431_p2 [24:10], Q = \trunc_ln708_13_reg_5604).
Adding EN signal on $procdff$1722 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_443_p2 [24:10], Q = \trunc_ln708_12_reg_5599).
Adding EN signal on $procdff$1721 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_438_p2 [25:10], Q = \trunc_ln708_11_reg_5594).
Adding EN signal on $procdff$1720 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_448_p2 [24:10], Q = \trunc_ln708_10_reg_5589).
Adding EN signal on $procdff$1719 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_445_p2 [25:10], Q = \trunc_ln708_9_reg_5584).
Adding EN signal on $procdff$1718 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_436_p2 [24:10], Q = \trunc_ln708_8_reg_5579).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$1242 ($dlatch) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (changing to combinatorial circuit).
Adding EN signal on $procdff$1717 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_452_p2 [24:10], Q = \trunc_ln708_7_reg_5574).
Adding EN signal on $procdff$1716 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_437_p2 [25:10], Q = \trunc_ln708_6_reg_5569).
Adding EN signal on $procdff$1715 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_454_p2 [24:10], Q = \trunc_ln708_5_reg_5564).
Adding EN signal on $procdff$1714 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_444_p2 [24:10], Q = \trunc_ln708_4_reg_5559).
Adding EN signal on $procdff$1713 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_458_p2 [24:10], Q = \trunc_ln708_3_reg_5554).
Adding EN signal on $procdff$1712 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_446_p2 [24:10], Q = \trunc_ln708_2_reg_5549).
Adding EN signal on $procdff$1711 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_442_p2 [24:10], Q = \trunc_ln708_1_reg_5544).
Adding EN signal on $procdff$1710 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \grp_fu_435_p2 [24:10], Q = \trunc_ln_reg_5539).
Adding EN signal on $procdff$1709 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = \tmp_386_reg_5519, Q = \tmp_386_reg_5519_pp0_iter1_reg).
Adding EN signal on $procdff$1708 ($dff) from module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1484$223_Y [23:10], Q = \tmp_386_reg_5519).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject_mul_16s_9ns_25_2_0_MulnS_3..
Finding unused cells or wires in module $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0..
Finding unused cells or wires in module \myproject_mul_16s_10ns_26_2_0_MulnS_4..
Finding unused cells or wires in module $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0..
Finding unused cells or wires in module \normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s..
Removed 70 unused cells and 1317 unused wires.
<suppressed ~73 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0.
Optimizing module $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0.
Optimizing module myproject_mul_16s_10ns_26_2_0_MulnS_4.
Optimizing module myproject_mul_16s_9ns_25_2_0_MulnS_3.
Optimizing module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \myproject_mul_16s_10ns_26_2_0_MulnS_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \myproject_mul_16s_9ns_25_2_0_MulnS_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0.
  Optimizing cells in module $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0.
  Optimizing cells in module \myproject_mul_16s_10ns_26_2_0_MulnS_4.
  Optimizing cells in module \myproject_mul_16s_9ns_25_2_0_MulnS_3.
  Optimizing cells in module \normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0'.
Finding identical cells in module `$paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0'.
Finding identical cells in module `\myproject_mul_16s_10ns_26_2_0_MulnS_4'.
Finding identical cells in module `\myproject_mul_16s_9ns_25_2_0_MulnS_3'.
Finding identical cells in module `\normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0..
Finding unused cells or wires in module $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0..
Finding unused cells or wires in module \myproject_mul_16s_10ns_26_2_0_MulnS_4..
Finding unused cells or wires in module \myproject_mul_16s_9ns_25_2_0_MulnS_3..
Finding unused cells or wires in module \normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0.
Optimizing module $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0.
Optimizing module myproject_mul_16s_10ns_26_2_0_MulnS_4.
Optimizing module myproject_mul_16s_9ns_25_2_0_MulnS_3.
Optimizing module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0 ===

   Number of wires:                  6
   Number of wire bits:             55
   Number of public wires:           6
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0 ===

   Number of wires:                  6
   Number of wire bits:             53
   Number of public wires:           6
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== myproject_mul_16s_10ns_26_2_0_MulnS_4 ===

   Number of wires:                  6
   Number of wire bits:             80
   Number of public wires:           6
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                          26
     $mul                           26

=== myproject_mul_16s_9ns_25_2_0_MulnS_3 ===

   Number of wires:                  6
   Number of wire bits:             77
   Number of public wires:           6
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                          25
     $mul                           25

=== normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s ===

   Number of wires:                333
   Number of wire bits:           4910
   Number of public wires:         333
   Number of public wire bits:    4910
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                197
     $add                          585
     $dff                          513
     $dffe                        1042
     $mux                          513

=== design hierarchy ===

   normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s      1
     $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0      0
       myproject_mul_16s_10ns_26_2_0_MulnS_4      0
     $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0      0
       myproject_mul_16s_9ns_25_2_0_MulnS_3      0

   Number of wires:                333
   Number of wire bits:           4910
   Number of public wires:         333
   Number of public wire bits:    4910
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                197
     $add                          585
     $dff                          513
     $dffe                        1042
     $mux                          513

End of script. Logfile hash: 65825ebd56, CPU: user 0.33s system 0.00s, MEM: 22.70 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 2x read_verilog (0 sec), 22% 4x opt_expr (0 sec), ...
