[["thakur2023large", "Verigen: A Large Language Model For Verilog Code Generation"], ["chang2024data", "Data Is All You Need: Finetuning Llms For Chip Design Via An Automated Design-data Augmentation Framework"], ["pearce2020deriving", "DAVE: Deriving Automatically Verilog From English"], ["blocklove2023chip", "Chip-chat: Challenges And Opportunities In Conversational Hardware Design"]]