{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525204357206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525204357211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 01 15:52:37 2018 " "Processing started: Tue May 01 15:52:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525204357211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204357211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off breakout -c breakout_de2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off breakout -c breakout_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204357211 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1525204360104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/keyboard/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/keyboard/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "verilog/keyboard/PS2_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/keyboard/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/keyboard/keycode_recognizer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/keyboard/keycode_recognizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 keycode_recognizer " "Found entity 1: keycode_recognizer" {  } { { "verilog/keyboard/keycode_recognizer.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/keyboard/keycode_recognizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/keyboard/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/keyboard/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "verilog/keyboard/Altera_UP_PS2_Data_In.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/keyboard/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/keyboard/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/keyboard/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "verilog/keyboard/Altera_UP_PS2_Command_Out.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/keyboard/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/square_wave_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/square_wave_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_wave_osc " "Found entity 1: square_wave_osc" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "audio/I2C_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "audio/Audio_Clock.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "audio/Altera_UP_Clock_Edge.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "verilog/vga_adapter/vga_pll.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "verilog/vga_adapter/vga_controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "verilog/vga_adapter/vga_address_translator.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "verilog/vga_adapter/vga_adapter.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/register_n.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/register_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_n " "Found entity 1: register_n" {  } { { "verilog/register_n.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/register_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/image_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/image_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_ram " "Found entity 1: image_ram" {  } { { "verilog/image_ram.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/image_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "verilog/datapath_tb.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "game_over GAME_OVER controller.v(49) " "Verilog HDL Declaration information at controller.v(49): object \"game_over\" differs only in case from object \"GAME_OVER\" in the same scope" {  } { { "verilog/controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/controller.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525204370697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog/controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/breakout_de2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/breakout_de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 breakout_DE2 " "Found entity 1: breakout_DE2" {  } { { "verilog/breakout_DE2.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/breakout_DE2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "verilog/processor_tb.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_top " "Found entity 1: audio_top" {  } { { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/bin_to_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/bin_to_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_dec " "Found entity 1: bin_to_dec" {  } { { "verilog/bin_to_dec.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/bin_to_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/disp.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp " "Found entity 1: disp" {  } { { "verilog/disp.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/lcd display/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/lcd display/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "verilog/LCD Display/LCD_Display.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/lcd display/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/lcd display/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "verilog/LCD Display/Reset_Delay.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/lcd display/lcd_message.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/lcd display/lcd_message.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_message " "Found entity 1: LCD_message" {  } { { "verilog/LCD Display/LCD_message.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_message.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/lcd display/lcd_information.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/lcd display/lcd_information.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_information " "Found entity 1: LCD_information" {  } { { "verilog/LCD Display/LCD_information.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_information.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204370794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204370794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_score processor.v(105) " "Verilog HDL Implicit Net warning at processor.v(105): created implicit net for \"en_score\"" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204370795 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_score processor.v(106) " "Verilog HDL Implicit Net warning at processor.v(106): created implicit net for \"s_score\"" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204370795 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "paddle_left_limit processor.v(126) " "Verilog HDL Implicit Net warning at processor.v(126): created implicit net for \"paddle_left_limit\"" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204370795 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "paddle_right_limit processor.v(127) " "Verilog HDL Implicit Net warning at processor.v(127): created implicit net for \"paddle_right_limit\"" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204370795 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "raddr processor.v(279) " "Verilog HDL Implicit Net warning at processor.v(279): created implicit net for \"raddr\"" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 279 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204370795 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "breakout_DE2.v(100) " "Verilog HDL Instantiation warning at breakout_DE2.v(100): instance has no name" {  } { { "verilog/breakout_DE2.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/breakout_DE2.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1525204370804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525204375117 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] processor.v(14) " "Output port \"LEDG\[2\]\" at processor.v(14) has no driver" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525204375122 "|breakout_DE2|processor:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "verilog/processor.v" "controller" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375125 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_color controller.v(113) " "Verilog HDL Always Construct warning at controller.v(113): inferring latch(es) for variable \"en_color\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/controller.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525204375133 "|breakout_DE2|processor:comb_6|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_color controller.v(113) " "Inferred latch for \"en_color\" at controller.v(113)" {  } { { "verilog/controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/controller.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375133 "|breakout_DE2|processor:comb_6|controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath\"" {  } { { "verilog/processor.v" "datapath" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 datapath.v(99) " "Verilog HDL assignment warning at datapath.v(99): truncated value with size 32 to match size of target (9)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375144 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(111) " "Verilog HDL assignment warning at datapath.v(111): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375145 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(113) " "Verilog HDL assignment warning at datapath.v(113): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375145 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(126) " "Verilog HDL assignment warning at datapath.v(126): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375145 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(127) " "Verilog HDL assignment warning at datapath.v(127): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375145 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(135) " "Verilog HDL assignment warning at datapath.v(135): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375145 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(136) " "Verilog HDL assignment warning at datapath.v(136): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375145 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(180) " "Verilog HDL assignment warning at datapath.v(180): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375145 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(182) " "Verilog HDL assignment warning at datapath.v(182): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375145 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(183) " "Verilog HDL assignment warning at datapath.v(183): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375145 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(191) " "Verilog HDL assignment warning at datapath.v(191): truncated value with size 32 to match size of target (7)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375145 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(192) " "Verilog HDL assignment warning at datapath.v(192): truncated value with size 32 to match size of target (7)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375146 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 datapath.v(199) " "Verilog HDL assignment warning at datapath.v(199): truncated value with size 32 to match size of target (26)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375146 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(219) " "Verilog HDL assignment warning at datapath.v(219): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375146 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(225) " "Verilog HDL assignment warning at datapath.v(225): truncated value with size 32 to match size of target (7)" {  } { { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375146 "|breakout_DE2|processor:comb_8|datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_ram datapath:datapath\|image_ram:obstacle_mem " "Elaborating entity \"image_ram\" for hierarchy \"datapath:datapath\|image_ram:obstacle_mem\"" {  } { { "verilog/datapath.v" "obstacle_mem" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator datapath:datapath\|image_ram:obstacle_mem\|vga_address_translator:read_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"datapath:datapath\|image_ram:obstacle_mem\|vga_address_translator:read_translator\"" {  } { { "verilog/image_ram.v" "read_translator" { Text "N:/Veralog/1/Final Project 4-28/verilog/image_ram.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\"" {  } { { "verilog/image_ram.v" "ImageMemory" { Text "N:/Veralog/1/Final Project 4-28/verilog/image_ram.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory " "Elaborated megafunction instantiation \"datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\"" {  } { { "verilog/image_ram.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/image_ram.v" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory " "Instantiated megafunction \"datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204375230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 15 " "Parameter \"lpm_widthad\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204375230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 19200 " "Parameter \"lpm_numwords\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204375230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204375230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file breakout_background_shift.mif " "Parameter \"lpm_file\" = \"breakout_background_shift.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204375230 ""}  } { { "verilog/image_ram.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/image_ram.v" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525204375230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375273 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.tdf" 212 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "verilog/image_ram.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/image_ram.v" 54 0 0 } } { "verilog/datapath.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/datapath.v" 247 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 152 0 0 } } { "verilog/breakout_DE2.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/breakout_DE2.v" 72 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375288 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory " "Elaborated megafunction instantiation \"datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\", which is child of megafunction instantiation \"datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "verilog/image_ram.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/image_ram.v" 54 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375355 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\|altsyncram:ram_block datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory " "Elaborated megafunction instantiation \"datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\"" {  } { { "altram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "verilog/image_ram.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/image_ram.v" 54 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ub1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ub1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ub1 " "Found entity 1: altsyncram_9ub1" {  } { { "db/altsyncram_9ub1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_9ub1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204375616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ub1 datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_9ub1:auto_generated " "Elaborating entity \"altsyncram_9ub1\" for hierarchy \"datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_9ub1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204375692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_9ub1:auto_generated\|decode_lsa:decode3 " "Elaborating entity \"decode_lsa\" for hierarchy \"datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_9ub1:auto_generated\|decode_lsa:decode3\"" {  } { { "db/altsyncram_9ub1.tdf" "decode3" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_9ub1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204375766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_9ub1:auto_generated\|decode_e8a:rden_decode " "Elaborating entity \"decode_e8a\" for hierarchy \"datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_9ub1:auto_generated\|decode_e8a:rden_decode\"" {  } { { "db/altsyncram_9ub1.tdf" "rden_decode" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_9ub1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204375841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_9ub1:auto_generated\|mux_0nb:mux2 " "Elaborating entity \"mux_0nb\" for hierarchy \"datapath:datapath\|image_ram:obstacle_mem\|lpm_ram_dq:ImageMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_9ub1:auto_generated\|mux_0nb:mux2\"" {  } { { "db/altsyncram_9ub1.tdf" "mux2" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_9ub1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_top audio_top:audio " "Elaborating entity \"audio_top\" for hierarchy \"audio_top:audio\"" {  } { { "verilog/processor.v" "audio" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_wave_osc audio_top:audio\|square_wave_osc:osc " "Elaborating entity \"square_wave_osc\" for hierarchy \"audio_top:audio\|square_wave_osc:osc\"" {  } { { "verilog/audio_top.v" "osc" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 square_wave_osc.v(30) " "Verilog HDL assignment warning at square_wave_osc.v(30): truncated value with size 32 to match size of target (20)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204375881 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[0\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[0\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375882 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[1\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[1\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375882 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[2\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[2\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375882 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[3\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[3\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375882 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[4\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[4\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375882 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[5\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[5\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375882 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[6\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[6\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375882 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[7\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[7\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375882 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[8\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[8\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375882 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[9\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[9\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375882 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[10\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[10\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375882 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[11\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[11\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375882 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[12\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[12\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375883 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[13\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[13\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375883 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[14\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[14\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375883 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[15\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[15\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375883 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[16\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[16\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375883 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[17\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[17\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375883 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[18\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[18\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375883 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALF_WAVELENGTH\[19\] square_wave_osc.v(15) " "Inferred latch for \"HALF_WAVELENGTH\[19\]\" at square_wave_osc.v(15)" {  } { { "audio/square_wave_osc.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/square_wave_osc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204375883 "|breakout_DE2|processor:comb_8|audio_top:audio|square_wave_osc:osc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller audio_top:audio\|Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\"" {  } { { "verilog/audio_top.v" "Audio_Controller" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio/Audio_Controller.v" "Bit_Clock_Edges" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio/Audio_Controller.v" "Audio_In_Deserializer" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "audio/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "audio/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204375921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "audio/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204376132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204376137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204376137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204376137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204376137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204376137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204376137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204376137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204376137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204376137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204376137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204376137 ""}  } { { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525204376137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204376199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204376199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Elaborating entity \"scfifo_n441\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204376199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204376241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204376241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204376242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204376325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204376325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204376326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204376397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204376397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204376398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204376407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204376476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204376476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204376477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204376595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204376595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204376597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204376667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204376667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204376668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio/Audio_Controller.v" "Audio_Out_Serializer" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204376845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock audio_top:audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "audio/Audio_Controller.v" "Audio_Clock" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio_top:audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"audio_top:audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "audio/Audio_Clock.v" "altpll_component" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_top:audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"audio_top:audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "audio/Audio_Clock.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_top:audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"audio_top:audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525204377281 ""}  } { { "audio/Audio_Clock.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525204377281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf audio_top:audio\|avconf:avc " "Elaborating entity \"avconf\" for hierarchy \"audio_top:audio\|avconf:avc\"" {  } { { "verilog/audio_top.v" "avc" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204377293 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204377294 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(130) " "Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525204377294 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(130) " "Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525204377294 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377294 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377294 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377294 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377294 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377294 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377294 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377294 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377294 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377294 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377294 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377295 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377295 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377295 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377295 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377295 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(130)" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204377295 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller audio_top:audio\|avconf:avc\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"audio_top:audio\|avconf:avc\|I2C_Controller:u0\"" {  } { { "audio/avconf.v" "u0" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "audio/I2C_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204377306 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "audio/I2C_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204377306 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "audio/I2C_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204377306 "|breakout_DE2|processor:comb_4|audio_top:audio|avconf:avc|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:PS2\"" {  } { { "verilog/processor.v" "PS2" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "verilog/keyboard/PS2_Controller.v" "PS2_Data_In" { Text "N:/Veralog/1/Final Project 4-28/verilog/keyboard/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "verilog/keyboard/PS2_Controller.v" "PS2_Command_Out" { Text "N:/Veralog/1/Final Project 4-28/verilog/keyboard/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keycode_recognizer keycode_recognizer:key " "Elaborating entity \"keycode_recognizer\" for hierarchy \"keycode_recognizer:key\"" {  } { { "verilog/processor.v" "key" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_dec bin_to_dec:conv " "Elaborating entity \"bin_to_dec\" for hierarchy \"bin_to_dec:conv\"" {  } { { "verilog/processor.v" "conv" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_dec.v(27) " "Verilog HDL assignment warning at bin_to_dec.v(27): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bin_to_dec.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/bin_to_dec.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204377361 "|breakout_DE2|processor:comb_6|bin_to_dec:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_dec.v(25) " "Verilog HDL assignment warning at bin_to_dec.v(25): truncated value with size 32 to match size of target (4)" {  } { { "verilog/bin_to_dec.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/bin_to_dec.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204377361 "|breakout_DE2|processor:comb_6|bin_to_dec:conv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp disp:disp100 " "Elaborating entity \"disp\" for hierarchy \"disp:disp100\"" {  } { { "verilog/processor.v" "disp100" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_information LCD_information:LCD " "Elaborating entity \"LCD_information\" for hierarchy \"LCD_information:LCD\"" {  } { { "verilog/processor.v" "LCD" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LCD_information:LCD\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"LCD_information:LCD\|Reset_Delay:r0\"" {  } { { "verilog/LCD Display/LCD_information.v" "r0" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_information.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_message LCD_information:LCD\|LCD_message:lm " "Elaborating entity \"LCD_message\" for hierarchy \"LCD_information:LCD\|LCD_message:lm\"" {  } { { "verilog/LCD Display/LCD_information.v" "lm" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_information.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_information:LCD\|LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_information:LCD\|LCD_Display:u1\"" {  } { { "verilog/LCD Display/LCD_information.v" "u1" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_information.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204377405 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 38 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 68 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 98 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 128 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 158 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 188 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 218 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 248 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 278 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 308 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 338 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 368 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 398 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 428 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 458 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 488 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 518 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 548 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 578 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 608 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 638 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 668 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 698 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 728 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 758 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 788 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 818 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 848 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 878 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 908 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 938 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 968 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 38 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 68 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 98 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 128 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 158 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 188 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 218 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 248 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 278 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 308 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 338 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 368 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 398 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 428 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 458 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 488 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 518 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 548 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 578 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 608 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 638 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 668 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 698 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 728 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 758 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 788 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 818 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 848 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 878 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 908 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 938 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"audio_top:audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/altsyncram_7tb1.tdf" 968 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "N:/Veralog/1/Final Project 4-28/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "audio/Altera_UP_SYNC_FIFO.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "audio/Audio_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/Audio_Controller.v" 237 0 0 } } { "verilog/audio_top.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/audio_top.v" 70 0 0 } } { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204377905 "|processor|audio_top:audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1525204377905 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1525204377905 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525204379251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[8\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379302 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[2\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379302 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[9\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379303 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[1\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379303 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[7\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379303 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[0\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379303 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[10\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379303 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[4\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379303 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[11\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379304 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[3\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379304 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[6\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379304 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[5\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379304 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[15\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[2\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379304 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[13\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[3\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379304 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[14\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379305 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "audio_top:audio\|avconf:avc\|LUT_DATA\[12\] " "Latch audio_top:audio\|avconf:avc\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA audio_top:audio\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal audio_top:audio\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525204379305 ""}  } { { "audio/avconf.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525204379305 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "audio/I2C_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/I2C_Controller.v" 72 -1 0 } } { "audio/I2C_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/I2C_Controller.v" 63 -1 0 } } { "audio/I2C_Controller.v" "" { Text "N:/Veralog/1/Final Project 4-28/audio/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525204379308 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525204379308 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[0\]~synth " "Node \"LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[0\]~synth\"" {  } { { "verilog/LCD Display/LCD_Display.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204379939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[1\]~synth " "Node \"LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[1\]~synth\"" {  } { { "verilog/LCD Display/LCD_Display.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204379939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[2\]~synth " "Node \"LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[2\]~synth\"" {  } { { "verilog/LCD Display/LCD_Display.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204379939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[3\]~synth " "Node \"LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[3\]~synth\"" {  } { { "verilog/LCD Display/LCD_Display.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204379939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[4\]~synth " "Node \"LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[4\]~synth\"" {  } { { "verilog/LCD Display/LCD_Display.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204379939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[5\]~synth " "Node \"LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[5\]~synth\"" {  } { { "verilog/LCD Display/LCD_Display.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204379939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[6\]~synth " "Node \"LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[6\]~synth\"" {  } { { "verilog/LCD Display/LCD_Display.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204379939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[7\]~synth " "Node \"LCD_information:LCD\|LCD_Display:u1\|DATA_BUS\[7\]~synth\"" {  } { { "verilog/LCD Display/LCD_Display.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/LCD Display/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204379939 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525204379939 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "color\[2\] GND " "Pin \"color\[2\]\" is stuck at GND" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525204379940 "|processor|color[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525204379940 "|processor|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525204379940 "|processor|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525204379940 "|processor|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525204379940 "|processor|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525204379940 "|processor|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525204379940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525204380060 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "147 " "147 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525204381820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/Veralog/1/Final Project 4-28/output_files/breakout_de2.map.smsg " "Generated suppressed messages file N:/Veralog/1/Final Project 4-28/output_files/breakout_de2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204381998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525204382942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204382942 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "verilog/processor.v" "" { Text "N:/Veralog/1/Final Project 4-28/verilog/processor.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525204383389 "|processor|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525204383389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1215 " "Implemented 1215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525204383391 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525204383391 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "14 " "Implemented 14 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1525204383391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1068 " "Implemented 1068 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525204383391 ""} { "Info" "ICUT_CUT_TM_RAMS" "73 " "Implemented 73 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525204383391 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1525204383391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525204383391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 152 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525204384327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 01 15:53:04 2018 " "Processing ended: Tue May 01 15:53:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525204384327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525204384327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525204384327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204384327 ""}
