module lfsr( 
input clk,
input reset,
output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;

always @(posedge clk) begin
	if (reset)
		r_reg <= 0;
	else
		r_reg <= r_next;
end

assign feedback_value = r_reg[4];

always_comb begin
	r_next = r_reg[4:1];
	r_next[5] = r_reg[0];
	r_next[3] ^= feedback_value;
end

assign q = r_reg[4:1];


endmodule