INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_file/my_project/fpga_prj/Vivado_prj/8-ram_single/rtl/ram_rw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_rw
