# SPI Master

A simple SPI master module implemented in SystemVerilog. Along with it, a testbench is provided that runs randomized tests. 
