
*** Running vivado
    with args -log ReLU_Activation.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ReLU_Activation.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ReLU_Activation.tcl -notrace
Command: synth_design -top ReLU_Activation -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5868 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 342.664 ; gain = 100.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ReLU_Activation' [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/ReLU Module/ReLU Module.srcs/sources_1/new/ReLU_Activation.v:22]
	Parameter In_d_W bound to: 18 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter C bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ReLU' [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/ReLU Module/ReLU Module.srcs/sources_1/new/ReLU.v:23]
	Parameter In_d_W bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ReLU' (1#1) [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/ReLU Module/ReLU Module.srcs/sources_1/new/ReLU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ReLU_Activation' (2#1) [C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/ReLU Module/ReLU Module.srcs/sources_1/new/ReLU_Activation.v:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 395.215 ; gain = 152.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 395.215 ; gain = 152.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 395.215 ; gain = 152.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 395.215 ; gain = 152.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ReLU 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 527.648 ; gain = 284.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 527.648 ; gain = 284.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk2[0].relu/X_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk2[1].relu/X_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk2[2].relu/X_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk2[3].relu/X_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk2[4].relu/X_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk2[5].relu/X_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk2[6].relu/X_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk2[7].relu/X_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk2[8].relu/X_reg[17] )
INFO: [Synth 8-3886] merging instance 'genblk2[0].relu/Y_reg[17]' (FDRE) to 'genblk2[8].relu/Y_reg[17]'
INFO: [Synth 8-3886] merging instance 'genblk2[1].relu/Y_reg[17]' (FDRE) to 'genblk2[8].relu/Y_reg[17]'
INFO: [Synth 8-3886] merging instance 'genblk2[2].relu/Y_reg[17]' (FDRE) to 'genblk2[8].relu/Y_reg[17]'
INFO: [Synth 8-3886] merging instance 'genblk2[3].relu/Y_reg[17]' (FDRE) to 'genblk2[8].relu/Y_reg[17]'
INFO: [Synth 8-3886] merging instance 'genblk2[4].relu/Y_reg[17]' (FDRE) to 'genblk2[8].relu/Y_reg[17]'
INFO: [Synth 8-3886] merging instance 'genblk2[5].relu/Y_reg[17]' (FDRE) to 'genblk2[8].relu/Y_reg[17]'
INFO: [Synth 8-3886] merging instance 'genblk2[6].relu/Y_reg[17]' (FDRE) to 'genblk2[8].relu/Y_reg[17]'
INFO: [Synth 8-3886] merging instance 'genblk2[7].relu/Y_reg[17]' (FDRE) to 'genblk2[8].relu/Y_reg[17]'
WARNING: [Synth 8-3332] Sequential element (genblk2[0].relu/X_reg[17]) is unused and will be removed from module ReLU_Activation.
WARNING: [Synth 8-3332] Sequential element (genblk2[1].relu/X_reg[17]) is unused and will be removed from module ReLU_Activation.
WARNING: [Synth 8-3332] Sequential element (genblk2[2].relu/X_reg[17]) is unused and will be removed from module ReLU_Activation.
WARNING: [Synth 8-3332] Sequential element (genblk2[3].relu/X_reg[17]) is unused and will be removed from module ReLU_Activation.
WARNING: [Synth 8-3332] Sequential element (genblk2[4].relu/X_reg[17]) is unused and will be removed from module ReLU_Activation.
WARNING: [Synth 8-3332] Sequential element (genblk2[5].relu/X_reg[17]) is unused and will be removed from module ReLU_Activation.
WARNING: [Synth 8-3332] Sequential element (genblk2[6].relu/X_reg[17]) is unused and will be removed from module ReLU_Activation.
WARNING: [Synth 8-3332] Sequential element (genblk2[7].relu/X_reg[17]) is unused and will be removed from module ReLU_Activation.
WARNING: [Synth 8-3332] Sequential element (genblk2[8].relu/X_reg[17]) is unused and will be removed from module ReLU_Activation.
WARNING: [Synth 8-3332] Sequential element (genblk2[8].relu/Y_reg[17]) is unused and will be removed from module ReLU_Activation.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 527.648 ; gain = 284.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 527.648 ; gain = 284.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 527.648 ; gain = 284.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 527.648 ; gain = 284.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 527.648 ; gain = 284.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 527.648 ; gain = 284.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 527.648 ; gain = 284.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT2   |   315|
|4     |LUT3   |     9|
|5     |FDRE   |   306|
|6     |IBUF   |   166|
|7     |OBUF   |   162|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------+------+
|      |Instance            |Module |Cells |
+------+--------------------+-------+------+
|1     |top                 |       |   986|
|2     |  \genblk2[0].relu  |ReLU   |    73|
|3     |  \genblk2[1].relu  |ReLU_0 |    73|
|4     |  \genblk2[2].relu  |ReLU_1 |    73|
|5     |  \genblk2[3].relu  |ReLU_2 |    73|
|6     |  \genblk2[4].relu  |ReLU_3 |    73|
|7     |  \genblk2[5].relu  |ReLU_4 |    73|
|8     |  \genblk2[6].relu  |ReLU_5 |    73|
|9     |  \genblk2[7].relu  |ReLU_6 |    73|
|10    |  \genblk2[8].relu  |ReLU_7 |    73|
+------+--------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 527.648 ; gain = 284.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 527.648 ; gain = 284.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 527.648 ; gain = 284.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 638.055 ; gain = 408.211
INFO: [Common 17-1381] The checkpoint 'C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/ReLU Module/ReLU Module.runs/synth_1/ReLU_Activation.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ReLU_Activation_utilization_synth.rpt -pb ReLU_Activation_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 638.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 15:13:48 2020...
