// Seed: 740087230
`define pp_6 0
module module_0 (
    output logic id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    output logic id_4,
    input tri id_5
);
  assign id_4 = 1;
  logic id_6 = id_5[1'b0], id_7;
endmodule
