diff --git a/drivers/thermal/samsung/exynos_tmu_data.c b/drivers/thermal/samsung/exynos_tmu_data.c
index 1724f6cdaef8..2a34e7a617c7 100644
--- a/drivers/thermal/samsung/exynos_tmu_data.c
+++ b/drivers/thermal/samsung/exynos_tmu_data.c
@@ -27,6 +27,7 @@
 #if defined(CONFIG_CPU_EXYNOS4210)
 static const struct exynos_tmu_registers exynos4210_tmu_registers = {
 	.triminfo_data = EXYNOS_TMU_REG_TRIMINFO,
+	.triminfo_85_shift = EXYNOS_TRIMINFO_85_SHIFT,
 	.tmu_ctrl = EXYNOS_TMU_REG_CONTROL,
 	.tmu_status = EXYNOS_TMU_REG_STATUS,
 	.tmu_cur_temp = EXYNOS_TMU_REG_CURRENT_TEMP,
@@ -48,10 +49,19 @@ struct exynos_tmu_init_data const exynos4210_default_tmu_data = {
 		.trigger_levels[0] = 5,
 		.trigger_levels[1] = 20,
 		.trigger_levels[2] = 30,
+		.trigger_levels[3] = 30,
+		.trigger_levels[4] = 30,
+		.trigger_levels[5] = 30,
+		.trigger_levels[6] = 30,
+		.trigger_levels[7] = 30,
 		.trigger_enable[0] = true,
 		.trigger_enable[1] = true,
 		.trigger_enable[2] = true,
 		.trigger_enable[3] = false,
+		.trigger_enable[4] = false,
+		.trigger_enable[5] = false,
+		.trigger_enable[6] = false,
+		.trigger_enable[7] = false,
 		.trigger_type[0] = THROTTLE_ACTIVE,
 		.trigger_type[1] = THROTTLE_ACTIVE,
 		.trigger_type[2] = SW_TRIP,
@@ -86,6 +96,7 @@ struct exynos_tmu_init_data const exynos4210_default_tmu_data = {
 #if defined(CONFIG_SOC_EXYNOS3250)
 static const struct exynos_tmu_registers exynos3250_tmu_registers = {
 	.triminfo_data = EXYNOS_TMU_REG_TRIMINFO,
+	.triminfo_85_shift = EXYNOS_TRIMINFO_85_SHIFT,
 	.triminfo_ctrl[0] = EXYNOS_TMU_TRIMINFO_CON1,
 	.triminfo_ctrl[1] = EXYNOS_TMU_TRIMINFO_CON2,
 	.triminfo_ctrl_count = 2,
@@ -169,6 +180,7 @@ struct exynos_tmu_init_data const exynos3250_default_tmu_data = {
 #if defined(CONFIG_SOC_EXYNOS4412) || defined(CONFIG_SOC_EXYNOS5250)
 static const struct exynos_tmu_registers exynos4412_tmu_registers = {
 	.triminfo_data = EXYNOS_TMU_REG_TRIMINFO,
+	.triminfo_85_shift = EXYNOS_TRIMINFO_85_SHIFT,
 	.triminfo_ctrl[0] = EXYNOS_TMU_TRIMINFO_CON2,
 	.triminfo_ctrl_count = 1,
 	.tmu_ctrl = EXYNOS_TMU_REG_CONTROL,
@@ -199,10 +211,18 @@ static const struct exynos_tmu_registers exynos4412_tmu_registers = {
 	.trigger_levels[1] = 95, \
 	.trigger_levels[2] = 110, \
 	.trigger_levels[3] = 120, \
+	.trigger_levels[4] = 120, \
+	.trigger_levels[5] = 120, \
+	.trigger_levels[6] = 120, \
+	.trigger_levels[7] = 120, \
 	.trigger_enable[0] = true, \
 	.trigger_enable[1] = true, \
 	.trigger_enable[2] = true, \
 	.trigger_enable[3] = false, \
+	.trigger_enable[4] = false, \
+	.trigger_enable[5] = false, \
+	.trigger_enable[6] = false, \
+	.trigger_enable[7] = false, \
 	.trigger_type[0] = THROTTLE_ACTIVE, \
 	.trigger_type[1] = THROTTLE_ACTIVE, \
 	.trigger_type[2] = SW_TRIP, \
@@ -263,6 +283,7 @@ struct exynos_tmu_init_data const exynos5250_default_tmu_data = {
 #if defined(CONFIG_SOC_EXYNOS5260)
 static const struct exynos_tmu_registers exynos5260_tmu_registers = {
 	.triminfo_data = EXYNOS_TMU_REG_TRIMINFO,
+	.triminfo_85_shift = EXYNOS_TRIMINFO_85_SHIFT,
 	.tmu_ctrl = EXYNOS_TMU_REG_CONTROL,
 	.therm_trip_mode_shift = EXYNOS_TMU_TRIP_MODE_SHIFT,
 	.therm_trip_mode_mask = EXYNOS_TMU_TRIP_MODE_MASK,
@@ -290,10 +311,18 @@ static const struct exynos_tmu_registers exynos5260_tmu_registers = {
 	.trigger_levels[1] = 103, \
 	.trigger_levels[2] = 110, \
 	.trigger_levels[3] = 120, \
+	.trigger_levels[4] = 120, \
+	.trigger_levels[5] = 120, \
+	.trigger_levels[6] = 120, \
+	.trigger_levels[7] = 120, \
 	.trigger_enable[0] = true, \
 	.trigger_enable[1] = true, \
 	.trigger_enable[2] = true, \
 	.trigger_enable[3] = false, \
+	.trigger_enable[4] = false, \
+	.trigger_enable[5] = false, \
+	.trigger_enable[6] = false, \
+	.trigger_enable[7] = false, \
 	.trigger_type[0] = THROTTLE_ACTIVE, \
 	.trigger_type[1] = THROTTLE_ACTIVE, \
 	.trigger_type[2] = SW_TRIP, \
@@ -342,6 +371,7 @@ struct exynos_tmu_init_data const exynos5260_default_tmu_data = {
 #if defined(CONFIG_SOC_EXYNOS5420)
 static const struct exynos_tmu_registers exynos5420_tmu_registers = {
 	.triminfo_data = EXYNOS_TMU_REG_TRIMINFO,
+	.triminfo_85_shift = EXYNOS_TRIMINFO_85_SHIFT,
 	.tmu_ctrl = EXYNOS_TMU_REG_CONTROL,
 	.therm_trip_mode_shift = EXYNOS_TMU_TRIP_MODE_SHIFT,
 	.therm_trip_mode_mask = EXYNOS_TMU_TRIP_MODE_MASK,
@@ -370,10 +400,18 @@ static const struct exynos_tmu_registers exynos5420_tmu_registers = {
 	.trigger_levels[1] = 103, \
 	.trigger_levels[2] = 110, \
 	.trigger_levels[3] = 120, \
+	.trigger_levels[4] = 120, \
+	.trigger_levels[5] = 120, \
+	.trigger_levels[6] = 120, \
+	.trigger_levels[7] = 120, \
 	.trigger_enable[0] = true, \
 	.trigger_enable[1] = true, \
 	.trigger_enable[2] = true, \
 	.trigger_enable[3] = false, \
+	.trigger_enable[4] = false, \
+	.trigger_enable[5] = false, \
+	.trigger_enable[6] = false, \
+	.trigger_enable[7] = false, \
 	.trigger_type[0] = THROTTLE_ACTIVE, \
 	.trigger_type[1] = THROTTLE_ACTIVE, \
 	.trigger_type[2] = SW_TRIP, \
@@ -429,6 +467,7 @@ struct exynos_tmu_init_data const exynos5420_default_tmu_data = {
 #if defined(CONFIG_SOC_EXYNOS5440)
 static const struct exynos_tmu_registers exynos5440_tmu_registers = {
 	.triminfo_data = EXYNOS5440_TMU_S0_7_TRIM,
+	.triminfo_85_shift = EXYNOS_TRIMINFO_85_SHIFT,
 	.tmu_ctrl = EXYNOS5440_TMU_S0_7_CTRL,
 	.therm_trip_mode_shift = EXYNOS_TMU_TRIP_MODE_SHIFT,
 	.therm_trip_mode_mask = EXYNOS_TMU_TRIP_MODE_MASK,
@@ -455,8 +494,21 @@ static const struct exynos_tmu_registers exynos5440_tmu_registers = {
 
 #define EXYNOS5440_TMU_DATA \
 	.trigger_levels[0] = 100, \
+	.trigger_levels[1] = 100, \
+	.trigger_levels[2] = 100, \
+	.trigger_levels[3] = 100, \
 	.trigger_levels[4] = 105, \
-	.trigger_enable[0] = 1, \
+	.trigger_levels[5] = 105, \
+	.trigger_levels[6] = 105, \
+	.trigger_levels[7] = 105, \
+	.trigger_enable[0] = true, \
+	.trigger_enable[1] = false, \
+	.trigger_enable[2] = false, \
+	.trigger_enable[3] = false, \
+	.trigger_enable[4] = true, \
+	.trigger_enable[5] = false, \
+	.trigger_enable[6] = false, \
+	.trigger_enable[7] = false, \
 	.trigger_type[0] = SW_TRIP, \
 	.trigger_type[4] = HW_TRIP, \
 	.max_trigger_level = 5, \
@@ -485,3 +537,417 @@ struct exynos_tmu_init_data const exynos5440_default_tmu_data = {
 	.tmu_count = 3,
 };
 #endif
+
+#if defined(CONFIG_SOC_EXYNOS7580)
+static const struct exynos_tmu_registers exynos7580_tmu_registers = {
+	.triminfo_data = EXYNOS_TMU_REG_TRIMINFO,
+	.triminfo_85_shift = EXYNOS_TRIMINFO_85_SHIFT,
+	.tmu_ctrl = EXYNOS_TMU_REG_CONTROL,
+	.tmu_ctrl1 = EXYNOS_TMU_REG_CONTROL1,
+	.therm_trip_mode_shift = EXYNOS_TMU_TRIP_MODE_SHIFT,
+	.therm_trip_mode_mask = EXYNOS_TMU_TRIP_MODE_MASK,
+	.therm_trip_en_shift = EXYNOS_TMU_THERM_TRIP_EN_SHIFT,
+	.lpi0_mode_en_shift = EXYNOS7580_TMU_LPI0_MODE_EN_SHIFT,
+	.tmu_status = EXYNOS_TMU_REG_STATUS,
+	.tmu_cur_temp = EXYNOS_TMU_REG_CURRENT_TEMP,
+	.threshold_th0 = EXYNOS7580_TMU_RISE3_0,
+	.threshold_th1 = EXYNOS7580_TMU_FALL3_0,
+	.threshold_th2 = EXYNOS7580_TMU_RISE7_4,
+	.threshold_th3 = EXYNOS7580_TMU_FALL7_4,
+	.threshold_th3_l0_shift = EXYNOS7580_TMU_TH_HW_TRIP_SHIFT,
+	.tmu_inten = EXYNOS7580_TMU_REG_INTEN,
+	.inten_rise0_shift = EXYNOS7580_TMU_INTEN_RISE0_SHIFT,
+	.inten_rise1_shift = EXYNOS7580_TMU_INTEN_RISE1_SHIFT,
+	.inten_rise2_shift = EXYNOS7580_TMU_INTEN_RISE2_SHIFT,
+	.inten_rise3_shift = EXYNOS7580_TMU_INTEN_RISE3_SHIFT,
+	.inten_rise4_shift = EXYNOS7580_TMU_INTEN_RISE4_SHIFT,
+	.inten_rise5_shift = EXYNOS7580_TMU_INTEN_RISE5_SHIFT,
+	.inten_rise6_shift = EXYNOS7580_TMU_INTEN_RISE6_SHIFT,
+	.inten_rise7_shift = EXYNOS7580_TMU_INTEN_RISE7_SHIFT,
+	.inten_fall0_shift = EXYNOS7580_TMU_INTEN_FALL0_SHIFT,
+	.inten_fall1_shift = EXYNOS7580_TMU_INTEN_FALL1_SHIFT,
+	.inten_fall2_shift = EXYNOS7580_TMU_INTEN_FALL2_SHIFT,
+	.inten_fall3_shift = EXYNOS7580_TMU_INTEN_FALL3_SHIFT,
+	.inten_fall4_shift = EXYNOS7580_TMU_INTEN_FALL4_SHIFT,
+	.inten_fall5_shift = EXYNOS7580_TMU_INTEN_FALL5_SHIFT,
+	.inten_fall6_shift = EXYNOS7580_TMU_INTEN_FALL6_SHIFT,
+	.inten_fall7_shift = EXYNOS7580_TMU_INTEN_FALL7_SHIFT,
+	.tmu_intstat = EXYNOS7580_TMU_REG_INTCLEAR,
+	.tmu_intclear = EXYNOS7580_TMU_REG_INTCLEAR,
+	.emul_con = EXYNOS7580_EMUL_CON,
+	.emul_temp_shift = EXYNOS_EMUL_DATA_SHIFT,
+	.emul_time_shift = EXYNOS_EMUL_TIME_SHIFT,
+};
+
+#define EXYNOS7580_TMU_DATA \
+	.trigger_levels[0] = 90, \
+	.trigger_levels[1] = 93, \
+	.trigger_levels[2] = 95, \
+	.trigger_levels[3] = 97, \
+	.trigger_levels[4] = 100, \
+	.trigger_levels[5] = 102, \
+	.trigger_levels[6] = 103, \
+	.trigger_levels[7] = 125, \
+	.trigger_enable[0] = 1, \
+	.trigger_enable[1] = 1, \
+	.trigger_enable[2] = 1, \
+	.trigger_enable[3] = 1, \
+	.trigger_enable[4] = 1, \
+	.trigger_enable[5] = 1, \
+	.trigger_enable[6] = 1, \
+	.trigger_enable[7] = 1, \
+	.trigger_type[0] = THROTTLE_ACTIVE, \
+	.trigger_type[1] = THROTTLE_ACTIVE, \
+	.trigger_type[2] = THROTTLE_ACTIVE, \
+	.trigger_type[3] = THROTTLE_ACTIVE, \
+	.trigger_type[4] = THROTTLE_ACTIVE, \
+	.trigger_type[5] = THROTTLE_ACTIVE, \
+	.trigger_type[6] = THROTTLE_ACTIVE, \
+	.trigger_type[7] = HW_TRIP, \
+	.max_trigger_level = 8, \
+	.non_hw_trigger_levels = 7, \
+	.gain = 5, \
+	.reference_voltage = 16, \
+	.noise_cancel_mode = 0, \
+	.cal_type = TYPE_ONE_POINT_TRIMMING, \
+	.efuse_value = 50, \
+	.min_efuse_value = 16, \
+	.max_efuse_value = 76, \
+	.first_point_trim = 25, \
+	.second_point_trim = 85, \
+	.default_temp_offset = 25, \
+	.freq_tab[0] = { \
+		.freq_clip_max = 500 * 1000, \
+		.temp_level = 85, \
+	}, \
+	.freq_tab[1] = { \
+		.freq_clip_max = 300 * 1000, \
+		.temp_level = 103, \
+	}, \
+	.freq_tab_count = 2, \
+	.type = SOC_ARCH_EXYNOS7580, \
+	.d_type = CPU, \
+	.registers = &exynos7580_tmu_registers, \
+	.features = (TMU_SUPPORT_EMULATION | TMU_SUPPORT_TRIM_RELOAD | \
+			TMU_SUPPORT_FALLING_TRIP | TMU_SUPPORT_READY_STATUS | \
+			TMU_SUPPORT_EMUL_TIME),
+
+#define EXYNOS7580_TMU_DATA_GPU \
+	.trigger_levels[0] = 76, \
+	.trigger_levels[1] = 81, \
+	.trigger_levels[2] = 86, \
+	.trigger_levels[3] = 91, \
+	.trigger_levels[4] = 96, \
+	.trigger_levels[5] = 101, \
+	.trigger_levels[6] = 106, \
+	.trigger_levels[7] = 115, \
+	.trigger_enable[0] = 1, \
+	.trigger_enable[1] = 1, \
+	.trigger_enable[2] = 1, \
+	.trigger_enable[3] = 1, \
+	.trigger_enable[4] = 1, \
+	.trigger_enable[5] = 1, \
+	.trigger_enable[6] = 1, \
+	.trigger_enable[7] = 1, \
+	.trigger_type[0] = THROTTLE_ACTIVE, \
+	.trigger_type[1] = THROTTLE_ACTIVE, \
+	.trigger_type[2] = THROTTLE_ACTIVE, \
+	.trigger_type[3] = THROTTLE_ACTIVE, \
+	.trigger_type[4] = THROTTLE_ACTIVE, \
+	.trigger_type[5] = THROTTLE_ACTIVE, \
+	.trigger_type[6] = THROTTLE_ACTIVE, \
+	.trigger_type[7] = HW_TRIP, \
+	.max_trigger_level = 8, \
+	.non_hw_trigger_levels = 7, \
+	.gain = 5, \
+	.reference_voltage = 16, \
+	.noise_cancel_mode = 2, \
+	.cal_type = TYPE_ONE_POINT_TRIMMING, \
+	.efuse_value = 50, \
+	.min_efuse_value = 16, \
+	.max_efuse_value = 76, \
+	.first_point_trim = 25, \
+	.second_point_trim = 85, \
+	.default_temp_offset = 25, \
+	.freq_tab[0] = { \
+		.freq_clip_max = 800 * 1000, \
+		.temp_level = 76, \
+	}, \
+	.freq_tab[1] = { \
+		.freq_clip_max = 800 * 1000, \
+		.temp_level = 81, \
+	}, \
+	.freq_tab[2] = { \
+		.freq_clip_max = 734 * 1000, \
+		.temp_level = 86, \
+	}, \
+	.freq_tab[3] = { \
+		.freq_clip_max = 668 * 1000, \
+		.temp_level = 91, \
+	}, \
+	.freq_tab[4] = { \
+		.freq_clip_max = 534 * 1000, \
+		.temp_level = 96, \
+	}, \
+	.freq_tab[5] = { \
+		.freq_clip_max = 350 * 1000, \
+		.temp_level = 101, \
+	}, \
+	.freq_tab[6] = { \
+		.freq_clip_max = 160 * 1000, \
+		.temp_level = 106, \
+	}, \
+	.freq_tab_count = 7, \
+	.type = SOC_ARCH_EXYNOS7580, \
+	.d_type = GPU, \
+	.registers = &exynos7580_tmu_registers, \
+	.features = (TMU_SUPPORT_EMULATION | TMU_SUPPORT_TRIM_RELOAD | \
+			TMU_SUPPORT_FALLING_TRIP | TMU_SUPPORT_READY_STATUS | \
+			TMU_SUPPORT_EMUL_TIME),
+
+struct exynos_tmu_init_data const exynos7580_default_tmu_data = {
+	.tmu_data = {
+		{ EXYNOS7580_TMU_DATA } ,
+		{ EXYNOS7580_TMU_DATA } ,
+		{ EXYNOS7580_TMU_DATA_GPU } ,
+	},
+	.tmu_count = 3,
+};
+#endif
+
+#if defined(CONFIG_SOC_EXYNOS8890)
+static const struct exynos_tmu_registers exynos8890_tmu_registers = {
+	.triminfo_data = EXYNOS_TMU_REG_TRIMINFO,
+	.triminfo_85_shift = EXYNOS_TEM1456X_TRIMINFO_85_SHIFT,
+	.calib_sel_shift = EXYNOS_TEM1456X_CALIB_SEL_SHIFT,
+	.calib_sel_mask = EXYNOS_TEM1456X_CALIB_SEL_MASK,
+	.tmu_ctrl = EXYNOS_TMU_REG_CONTROL,
+	.tmu_ctrl1 = EXYNOS_TMU_REG_CONTROL1,
+	/* This buf_vref_sel_reg, buf_slope_sel_reg member update EXYNOS8890 */
+	.buf_vref_otp_reg = EXYNOS_TMU_REG_TRIMINFO,
+	.buf_vref_otp_shift = EXYNOS_TMU_REF_VOLTAGE_OTP_SHIFT,
+	.buf_vref_otp_mask = EXYNOS_TMU_REF_VOLTAGE_OTP_MASK,
+	.buf_slope_otp_reg = EXYNOS_TMU_REG_TRIMINFO1,
+	.buf_slope_otp_shift = EXYNOS_TMU_BUF_SLOPE_SEL_OTP_SHIFT,
+	.buf_slope_otp_mask = EXYNOS_TMU_BUF_SLOPE_SEL_OTP_MASK,
+	.therm_trip_mode_shift = EXYNOS_TMU_TRIP_MODE_SHIFT,
+	.therm_trip_mode_mask = EXYNOS_TMU_TRIP_MODE_MASK,
+	.therm_trip_en_shift = EXYNOS_TMU_THERM_TRIP_EN_SHIFT,
+	.lpi0_mode_en_shift = EXYNOS_TEM1456X_TMU_LPI0_MODE_EN_SHIFT,
+	.tmu_status = EXYNOS_TMU_REG_STATUS,
+	.valid_p0_shift = EXYNOS_TEM1456X_VALID_P0_SHIFT,
+	.valid_mask = EXYNOS_TEM1456X_VALID_MASK,
+	.tmu_cur_temp = EXYNOS_TMU_REG_CURRENT_TEMP,
+	.threshold_th0 = EXYNOS_TEM1456X_TMU_RISE0_1,
+	.threshold_th1 = EXYNOS_TEM1456X_TMU_FALL0_1,
+	.threshold_th2 = EXYNOS_TEM1456X_TMU_RISE2_3,
+	.threshold_th3 = EXYNOS_TEM1456X_TMU_FALL2_3,
+	.threshold_th4 = EXYNOS_TEM1456X_TMU_RISE4_5,
+	.threshold_th5 = EXYNOS_TEM1456X_TMU_FALL4_5,
+	.threshold_th6 = EXYNOS_TEM1456X_TMU_RISE6_7,
+	.threshold_th7 = EXYNOS_TEM1456X_TMU_FALL6_7,
+	.threshold_th3_l0_shift = EXYNOS_TEM1456X_TMU_TH_HW_TRIP_SHIFT,
+	.tmu_inten = EXYNOS_TEM1456X_TMU_REG_INTEN,
+	.inten_rise0_shift = EXYNOS_TEM1456X_TMU_INTEN_RISE0_SHIFT,
+	.inten_rise1_shift = EXYNOS_TEM1456X_TMU_INTEN_RISE1_SHIFT,
+	.inten_rise2_shift = EXYNOS_TEM1456X_TMU_INTEN_RISE2_SHIFT,
+	.inten_rise3_shift = EXYNOS_TEM1456X_TMU_INTEN_RISE3_SHIFT,
+	.inten_rise4_shift = EXYNOS_TEM1456X_TMU_INTEN_RISE4_SHIFT,
+	.inten_rise5_shift = EXYNOS_TEM1456X_TMU_INTEN_RISE5_SHIFT,
+	.inten_rise6_shift = EXYNOS_TEM1456X_TMU_INTEN_RISE6_SHIFT,
+	.inten_rise7_shift = EXYNOS_TEM1456X_TMU_INTEN_RISE7_SHIFT,
+	.tmu_intstat = EXYNOS_TEM1456X_TMU_REG_INTCLEAR,
+	.tmu_intclear = EXYNOS_TEM1456X_TMU_REG_INTCLEAR,
+	.emul_con = EXYNOS_TEM1456X_EMUL_CON,
+	.emul_temp_shift = EXYNOS_TEM1456X_EMUL_DATA_SHIFT,
+	.emul_time_shift = EXYNOS_EMUL_TIME_SHIFT,
+};
+
+#define EXYNOS8890_TMU_DATA_MNGS \
+	.tmu_name = "MNGS",	\
+	.temp_mask = TYPE_9BIT_MASK,	\
+	.gain = 5, \
+	.reference_voltage = 16, \
+	.noise_cancel_mode = 4, \
+	.cal_type = TYPE_TWO_POINT_TRIMMING, \
+	.efuse_value = 50, \
+	.first_point_trim = 25, \
+	.second_point_trim = 85, \
+	.default_temp_offset = 25, \
+	.type = SOC_ARCH_EXYNOS8890, \
+	.d_type = CLUSTER1, \
+	.registers = &exynos8890_tmu_registers, \
+	.features = (TMU_SUPPORT_EMULATION | TMU_SUPPORT_TRIM_RELOAD | \
+			TMU_SUPPORT_READY_STATUS | TMU_SUPPORT_EMUL_TIME),
+
+#define EXYNOS8890_TMU_DATA_APOLLO \
+	.tmu_name = "APOLLO",	\
+	.temp_mask = TYPE_9BIT_MASK,	\
+	.gain = 5, \
+	.reference_voltage = 16, \
+	.noise_cancel_mode = 4, \
+	.cal_type = TYPE_TWO_POINT_TRIMMING, \
+	.efuse_value = 50, \
+	.first_point_trim = 25, \
+	.second_point_trim = 85, \
+	.default_temp_offset = 25, \
+	.type = SOC_ARCH_EXYNOS8890, \
+	.d_type = CLUSTER0, \
+	.registers = &exynos8890_tmu_registers, \
+	.features = (TMU_SUPPORT_EMULATION | TMU_SUPPORT_TRIM_RELOAD | \
+			TMU_SUPPORT_READY_STATUS | TMU_SUPPORT_EMUL_TIME),
+
+#define EXYNOS8890_TMU_DATA_GPU \
+	.tmu_name = "GPU",	\
+	.temp_mask = TYPE_9BIT_MASK,	\
+	.gain = 5, \
+	.reference_voltage = 16, \
+	.noise_cancel_mode = 4, \
+	.cal_type = TYPE_TWO_POINT_TRIMMING, \
+	.efuse_value = 50, \
+	.first_point_trim = 25, \
+	.second_point_trim = 85, \
+	.default_temp_offset = 25, \
+	.type = SOC_ARCH_EXYNOS8890, \
+	.d_type = GPU, \
+	.registers = &exynos8890_tmu_registers, \
+	.features = (TMU_SUPPORT_EMULATION | TMU_SUPPORT_TRIM_RELOAD | \
+			TMU_SUPPORT_READY_STATUS | TMU_SUPPORT_EMUL_TIME),
+
+#define EXYNOS8890_TMU_DATA_ISP \
+	.tmu_name = "ISP",	\
+	.temp_mask = TYPE_9BIT_MASK,	\
+	.gain = 5, \
+	.reference_voltage = 16, \
+	.noise_cancel_mode = 4, \
+	.cal_type = TYPE_TWO_POINT_TRIMMING, \
+	.efuse_value = 50, \
+	.first_point_trim = 25, \
+	.second_point_trim = 85, \
+	.default_temp_offset = 25, \
+	.type = SOC_ARCH_EXYNOS8890, \
+	.d_type = ISP, \
+	.registers = &exynos8890_tmu_registers, \
+	.features = (TMU_SUPPORT_EMULATION | TMU_SUPPORT_TRIM_RELOAD | \
+			TMU_SUPPORT_READY_STATUS | TMU_SUPPORT_EMUL_TIME),
+
+struct exynos_tmu_init_data exynos8890_default_tmu_data = {
+	.tmu_data = {
+		{ EXYNOS8890_TMU_DATA_MNGS } ,
+		{ EXYNOS8890_TMU_DATA_APOLLO } ,
+		{ EXYNOS8890_TMU_DATA_GPU } ,
+		{ EXYNOS8890_TMU_DATA_ISP } ,
+	},
+	.tmu_count = 4,
+};
+#endif
+
+#if defined(CONFIG_SOC_EXYNOS7870)
+static const struct exynos_tmu_registers exynos7870_tmu_registers = {
+	.triminfo_data = EXYNOS_TMU_REG_TRIMINFO,
+	.triminfo_85_shift = EXYNOS_TEM1455X_TRIMINFO_85_SHIFT,
+	.calib_sel_shift = EXYNOS_TEM1455X_CALIB_SEL_SHIFT,
+	.calib_sel_mask = EXYNOS_TEM1455X_CALIB_SEL_MASK,
+	.tmu_ctrl = EXYNOS_TMU_REG_CONTROL,
+	.tmu_ctrl1 = EXYNOS_TMU_REG_CONTROL1,
+	/* This buf_vref_sel_reg, buf_slope_sel_reg member update EXYNOS7870 */
+	.buf_vref_otp_reg = EXYNOS_TMU_REG_TRIMINFO,
+	.buf_vref_otp_shift = EXYNOS_TMU_REF_VOLTAGE_OTP_SHIFT,
+	.buf_vref_otp_mask = EXYNOS_TMU_REF_VOLTAGE_OTP_MASK_3BIT,
+	.buf_slope_otp_reg = EXYNOS_TMU_REG_TRIMINFO1,
+	.buf_slope_otp_shift = EXYNOS_TMU_BUF_SLOPE_SEL_OTP_SHIFT,
+	.buf_slope_otp_mask = EXYNOS_TMU_BUF_SLOPE_SEL_OTP_MASK,
+	.therm_trip_mode_shift = EXYNOS_TMU_TRIP_MODE_SHIFT,
+	.therm_trip_mode_mask = EXYNOS_TMU_TRIP_MODE_MASK,
+	.therm_trip_en_shift = EXYNOS_TMU_THERM_TRIP_EN_SHIFT,
+	.lpi0_mode_en_shift = EXYNOS_TEM1455X_TMU_LPI0_MODE_EN_SHIFT,
+	.tmu_status = EXYNOS_TMU_REG_STATUS,
+	.valid_p0_shift = EXYNOS_TEM1455X_VALID_P0_SHIFT,
+	.valid_mask = EXYNOS_TEM1455X_VALID_MASK,
+	.tmu_cur_temp = EXYNOS_TMU_REG_CURRENT_TEMP,
+	.threshold_th0 = EXYNOS_TEM1455X_TMU_RISE0_1,
+	.threshold_th1 = EXYNOS_TEM1455X_TMU_FALL0_1,
+	.threshold_th2 = EXYNOS_TEM1455X_TMU_RISE2_3,
+	.threshold_th3 = EXYNOS_TEM1455X_TMU_FALL2_3,
+	.threshold_th4 = EXYNOS_TEM1455X_TMU_RISE4_5,
+	.threshold_th5 = EXYNOS_TEM1455X_TMU_FALL4_5,
+	.threshold_th6 = EXYNOS_TEM1455X_TMU_RISE6_7,
+	.threshold_th7 = EXYNOS_TEM1455X_TMU_FALL6_7,
+	.tmu_inten = EXYNOS_TEM1455X_TMU_REG_INTEN,
+	.inten_rise0_shift = EXYNOS_TEM1455X_TMU_INTEN_RISE0_SHIFT,
+	.inten_rise1_shift = EXYNOS_TEM1455X_TMU_INTEN_RISE1_SHIFT,
+	.inten_rise2_shift = EXYNOS_TEM1455X_TMU_INTEN_RISE2_SHIFT,
+	.inten_rise3_shift = EXYNOS_TEM1455X_TMU_INTEN_RISE3_SHIFT,
+	.inten_rise4_shift = EXYNOS_TEM1455X_TMU_INTEN_RISE4_SHIFT,
+	.inten_rise5_shift = EXYNOS_TEM1455X_TMU_INTEN_RISE5_SHIFT,
+	.inten_rise6_shift = EXYNOS_TEM1455X_TMU_INTEN_RISE6_SHIFT,
+	.inten_rise7_shift = EXYNOS_TEM1455X_TMU_INTEN_RISE7_SHIFT,
+	.tmu_intstat = EXYNOS_TEM1455X_TMU_REG_INTPEND,
+	.tmu_intclear = EXYNOS_TEM1455X_TMU_REG_INTCLEAR,
+	.emul_con = EXYNOS_TEM1455X_EMUL_CON,
+	.emul_temp_shift = EXYNOS_TEM1455X_EMUL_DATA_SHIFT,
+	.emul_time_shift = EXYNOS_EMUL_TIME_SHIFT,
+};
+
+#define EXYNOS7870_TMU_DATA_CPUCL0 \
+	.tmu_name = "CPUCL0",	\
+	.temp_mask = TYPE_9BIT_MASK,	\
+	.gain = 5, \
+	.reference_voltage = 16, \
+	.noise_cancel_mode = 4, \
+	.cal_type = TYPE_ONE_POINT_TRIMMING, \
+	.efuse_value = 50, \
+	.first_point_trim = 25, \
+	.second_point_trim = 85, \
+	.default_temp_offset = 25, \
+	.type = SOC_ARCH_EXYNOS7870, \
+	.d_type = CLUSTER0, \
+	.registers = &exynos7870_tmu_registers, \
+	.features = (TMU_SUPPORT_EMULATION | TMU_SUPPORT_READY_STATUS | TMU_SUPPORT_EMUL_TIME), \
+	.sensor_type = EXYNOS_TEM1455X,
+
+#define EXYNOS7870_TMU_DATA_CPUCL1 \
+	.tmu_name = "CPUCL1",	\
+	.ect_hotplug_flag = 1,  \
+	.ect_hotplug_interval = 5,	\
+	.temp_mask = TYPE_9BIT_MASK,	\
+	.gain = 5, \
+	.reference_voltage = 16, \
+	.noise_cancel_mode = 4, \
+	.cal_type = TYPE_ONE_POINT_TRIMMING, \
+	.efuse_value = 50, \
+	.first_point_trim = 25, \
+	.second_point_trim = 85, \
+	.default_temp_offset = 25, \
+	.type = SOC_ARCH_EXYNOS7870, \
+	.d_type = CLUSTER1, \
+	.registers = &exynos7870_tmu_registers, \
+	.features = (TMU_SUPPORT_EMULATION | TMU_SUPPORT_READY_STATUS | TMU_SUPPORT_EMUL_TIME), \
+	.sensor_type = EXYNOS_TEM1455X,
+
+#define EXYNOS7870_TMU_DATA_G3D \
+	.tmu_name = "G3D",	\
+	.temp_mask = TYPE_9BIT_MASK,	\
+	.gain = 5, \
+	.reference_voltage = 16, \
+	.noise_cancel_mode = 4, \
+	.cal_type = TYPE_ONE_POINT_TRIMMING, \
+	.efuse_value = 50, \
+	.first_point_trim = 25, \
+	.second_point_trim = 85, \
+	.default_temp_offset = 25, \
+	.type = SOC_ARCH_EXYNOS7870, \
+	.d_type = GPU, \
+	.registers = &exynos7870_tmu_registers, \
+	.features = (TMU_SUPPORT_EMULATION | TMU_SUPPORT_READY_STATUS | TMU_SUPPORT_EMUL_TIME), \
+	.sensor_type = EXYNOS_TEM1455X,
+
+struct exynos_tmu_init_data exynos7870_default_tmu_data = {
+	.tmu_data = {
+		{ EXYNOS7870_TMU_DATA_CPUCL0 } ,
+		{ EXYNOS7870_TMU_DATA_CPUCL1 } ,
+		{ EXYNOS7870_TMU_DATA_G3D } ,
+	},
+	.tmu_count = 3,
+};
+#endif
