
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13981 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1975.023 ; gain = 202.715 ; free physical = 538 ; free virtual = 4422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder3to8' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/decoder3to8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder3to8' (1#1) [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/decoder3to8.v:23]
INFO: [Synth 8-6157] synthesizing module 'flipflop' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/flipflop.v:22]
INFO: [Synth 8-6155] done synthesizing module 'flipflop' (2#1) [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/flipflop.v:22]
INFO: [Synth 8-6157] synthesizing module 'mux8to1' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/mux8to1.v:23]
INFO: [Synth 8-226] default block is never used [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/mux8to1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mux8to1' (3#1) [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/mux8to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (4#1) [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'd7seg' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/d7seg.v:23]
INFO: [Synth 8-226] default block is never used [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/d7seg.v:30]
INFO: [Synth 8-6155] done synthesizing module 'd7seg' (5#1) [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/d7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2036.773 ; gain = 264.465 ; free physical = 579 ; free virtual = 4455
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2036.773 ; gain = 264.465 ; free physical = 561 ; free virtual = 4450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2036.773 ; gain = 264.465 ; free physical = 561 ; free virtual = 4450
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.773 ; gain = 0.000 ; free physical = 554 ; free virtual = 4443
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc]
WARNING: [Vivado 12-507] No nets matched 'SW_IBUF[7]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/Downloads/Nexys4DDR_MasterA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.555 ; gain = 0.000 ; free physical = 489 ; free virtual = 4356
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.555 ; gain = 0.000 ; free physical = 490 ; free virtual = 4357
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 545 ; free virtual = 4425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 545 ; free virtual = 4425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 545 ; free virtual = 4425
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/decoder3to8.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/mux8to1.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 537 ; free virtual = 4418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decoder3to8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module flipflop 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 524 ; free virtual = 4407
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 416 ; free virtual = 4288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 416 ; free virtual = 4288
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 415 ; free virtual = 4286
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 406 ; free virtual = 4285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 406 ; free virtual = 4285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 402 ; free virtual = 4284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 402 ; free virtual = 4284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 402 ; free virtual = 4284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 402 ; free virtual = 4284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     1|
|3     |LUT3  |     8|
|4     |LUT4  |     7|
|5     |LUT6  |     8|
|6     |MUXF7 |     4|
|7     |FDCE  |    32|
|8     |LD    |    12|
|9     |IBUF  |    10|
|10    |OBUF  |    20|
+------+------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   104|
|2     |  mem1   |memory      |    65|
|3     |    d38  |decoder3to8 |    16|
|4     |    f0   |flipflop    |     4|
|5     |    f1   |flipflop_0  |     4|
|6     |    f2   |flipflop_1  |     4|
|7     |    f3   |flipflop_2  |    12|
|8     |    f4   |flipflop_3  |     4|
|9     |    f5   |flipflop_4  |     4|
|10    |    f6   |flipflop_5  |     4|
|11    |    f7   |flipflop_6  |     8|
|12    |    mux  |mux8to1     |     5|
|13    |  seg1   |d7seg       |     7|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 402 ; free virtual = 4284
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2196.555 ; gain = 264.465 ; free physical = 454 ; free virtual = 4336
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2196.555 ; gain = 424.246 ; free physical = 454 ; free virtual = 4336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.555 ; gain = 0.000 ; free physical = 525 ; free virtual = 4407
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.555 ; gain = 0.000 ; free physical = 468 ; free virtual = 4351
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 8 instances
  LD => LDCE (inverted pins: G): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 41 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2196.555 ; gain = 691.102 ; free physical = 603 ; free virtual = 4485
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.555 ; gain = 0.000 ; free physical = 603 ; free virtual = 4485
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/malak/lab5_memory/lab5_memory.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 10 22:04:41 2020...
