5 18 101 9 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (delay2.vcd) 2 -o (delay2.cdd) 2 -v (delay2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 delay2.v 1 29 1
2 1 1 6 110013 5 100c 0 0 1 1 clk
2 2 27 6 90013 8 100a 1 0 1 18 0 1 0 0 0 0
2 3 3d 7 20006 2 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 4 3d 24 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
1 a 1 3 70006 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 70009 1 0 0 0 1 17 0 1 0 1 0 0
1 clk 3 4 1070006 1 0 0 0 1 17 0 1 0 1 1 0
4 2 6 9 1 3 0 2
4 3 7 2 6 2 0 2
4 4 24 8 1 0 0 4
3 1 main.$u0 "main.$u0" 0 delay2.v 0 10 1
2 5 0 8 50007 1 1004 0 0 64 20 1 0.5
2 6 2c 8 30008 4 900a 5 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 7 1 9 80008 2 100c 0 0 1 1 b
2 8 1 9 30003 0 1410 0 0 1 1 a
2 9 38 9 30008 2 1e 7 8
4 6 8 3 11 9 0 6
4 9 9 3 0 0 0 6
3 1 main.$u1 "main.$u1" 0 delay2.v 0 22 1
3 1 main.$u2 "main.$u2" 0 delay2.v 0 27 1
2 10 0 25 7000a 1 21004 0 0 1 16 0 0
2 11 1 25 10003 0 1410 0 0 1 1 clk
2 12 37 25 1000a 1 16 10 11
2 13 68 26 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 14 0 26 b000d 1 1004 0 0 64 20 1 2.5
2 15 2c 26 9000e 9 900a 14 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 16 1 26 170019 4 101c 0 0 1 1 clk
2 17 1b 26 160016 4 102c 16 0 1 18 0 1 1 1 0 0
2 18 1 26 100012 0 1410 0 0 1 1 clk
2 19 37 26 100019 4 3e 17 18
4 12 25 1 11 13 13 12
4 13 26 1 0 0 15 12
4 15 26 9 0 19 0 12
4 19 26 16 6 15 15 12
