

================================================================
== Vivado HLS Report for 'extr_half_2_cent'
================================================================
* Date:           Wed Mar 18 11:34:37 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 18.154 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      194|   120146| 9.700 us | 6.007 ms |  194|  120146|   none  |
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- extr_half_2_cent_label14_L   |      193|   120145| 4 ~ 2503 |          -|          -|    48|    no    |
        | + least_squares_line_label10  |       60|       60|         5|          -|          -|    12|    no    |
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 84
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 84 
5 --> 6 
6 --> 7 11 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %eroded_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%c = alloca i48, align 8" [./wd_stage_2.h:322]   --->   Operation 86 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%micro_roi_3_data_V = alloca [736 x i8], align 1" [./wd_stage_2.h:297]   --->   Operation 87 'alloca' 'micro_roi_3_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.76ns)   --->   "br label %1" [./wd_stage_2.h:301]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%seg_index_0 = phi i4 [ 5, %0 ], [ %select_ln303_2, %._crit_edge ]" [./wd_stage_2.h:303]   --->   Operation 89 'phi' 'seg_index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.73ns)   --->   "%add_ln303 = add i4 %seg_index_0, -1" [./wd_stage_2.h:303]   --->   Operation 90 'add' 'add_ln303' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i4 %add_ln303 to i64" [./wd_stage_2.h:303]   --->   Operation 91 'zext' 'zext_ln303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%segments648_addr = getelementptr [13 x i8]* @segments648, i64 0, i64 %zext_ln303" [./wd_stage_2.h:303]   --->   Operation 92 'getelementptr' 'segments648_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%x_bottom = load i8* %segments648_addr, align 1" [./wd_stage_2.h:303]   --->   Operation 93 'load' 'x_bottom' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln303_1 = zext i4 %seg_index_0 to i64" [./wd_stage_2.h:303]   --->   Operation 94 'zext' 'zext_ln303_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%segments648_addr_1 = getelementptr [13 x i8]* @segments648, i64 0, i64 %zext_ln303_1" [./wd_stage_2.h:303]   --->   Operation 95 'getelementptr' 'segments648_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%x_top = load i8* %segments648_addr_1, align 1" [./wd_stage_2.h:303]   --->   Operation 96 'load' 'x_top' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>

State 3 <SV = 2> <Delay = 6.01>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %add_ln301, %._crit_edge ]" [./wd_stage_2.h:301]   --->   Operation 97 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i13 [ -1732, %0 ], [ %select_ln301, %._crit_edge ]" [./wd_stage_2.h:301]   --->   Operation 98 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%last_seg_index_0 = phi i4 [ 0, %0 ], [ %select_ln301_1, %._crit_edge ]" [./wd_stage_2.h:301]   --->   Operation 99 'phi' 'last_seg_index_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%line_index_0 = phi i3 [ 0, %0 ], [ %line_index, %._crit_edge ]"   --->   Operation 100 'phi' 'line_index_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/2] (3.25ns)   --->   "%x_bottom = load i8* %segments648_addr, align 1" [./wd_stage_2.h:303]   --->   Operation 101 'load' 'x_bottom' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 102 [1/2] (3.25ns)   --->   "%x_top = load i8* %segments648_addr_1, align 1" [./wd_stage_2.h:303]   --->   Operation 102 'load' 'x_top' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %seg_index_0, i3 0)" [./wd_stage_2.h:306]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln306_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %seg_index_0, i1 false)" [./wd_stage_2.h:306]   --->   Operation 104 'bitconcatenate' 'shl_ln306_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i5 %shl_ln306_1 to i7" [./wd_stage_2.h:306]   --->   Operation 105 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.87ns)   --->   "%sub_ln306 = sub i7 %shl_ln, %zext_ln306" [./wd_stage_2.h:306]   --->   Operation 106 'sub' 'sub_ln306' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.91ns)   --->   "%sub_ln327 = sub i8 %x_bottom, %x_top" [./wd_stage_2.h:327]   --->   Operation 107 'sub' 'sub_ln327' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.42ns)   --->   "%icmp_ln301 = icmp eq i6 %indvar_flatten, -16" [./wd_stage_2.h:301]   --->   Operation 108 'icmp' 'icmp_ln301' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.82ns)   --->   "%add_ln301 = add i6 %indvar_flatten, 1" [./wd_stage_2.h:301]   --->   Operation 109 'add' 'add_ln301' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln301, label %3, label %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i" [./wd_stage_2.h:301]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.67ns)   --->   "%add_ln703 = add i13 %p_Val2_s, -433" [./wd_stage_2.h:331]   --->   Operation 111 'add' 'add_ln703' <Predicate = (!icmp_ln301)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (1.73ns)   --->   "%seg_index = add i4 %seg_index_0, 1" [./wd_stage_2.h:301]   --->   Operation 112 'add' 'seg_index' <Predicate = (!icmp_ln301)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.13ns)   --->   "%icmp_ln307 = icmp eq i3 %line_index_0, -2" [./wd_stage_2.h:307]   --->   Operation 113 'icmp' 'icmp_ln307' <Predicate = (!icmp_ln301)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.98ns)   --->   "%select_ln303 = select i1 %icmp_ln307, i3 0, i3 %line_index_0" [./wd_stage_2.h:303]   --->   Operation 114 'select' 'select_ln303' <Predicate = (!icmp_ln301)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.02ns)   --->   "%select_ln303_1 = select i1 %icmp_ln307, i4 %seg_index_0, i4 %add_ln303" [./wd_stage_2.h:303]   --->   Operation 115 'select' 'select_ln303_1' <Predicate = (!icmp_ln301)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln303_6 = zext i4 %select_ln303_1 to i64" [./wd_stage_2.h:303]   --->   Operation 116 'zext' 'zext_ln303_6' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%segments648_addr_2 = getelementptr [13 x i8]* @segments648, i64 0, i64 %zext_ln303_6" [./wd_stage_2.h:303]   --->   Operation 117 'getelementptr' 'segments648_addr_2' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (3.25ns)   --->   "%segments648_load = load i8* %segments648_addr_2, align 1" [./wd_stage_2.h:303]   --->   Operation 118 'load' 'segments648_load' <Predicate = (!icmp_ln301)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln303_2 = zext i4 %seg_index to i64" [./wd_stage_2.h:303]   --->   Operation 119 'zext' 'zext_ln303_2' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%segments648_addr_3 = getelementptr [13 x i8]* @segments648, i64 0, i64 %zext_ln303_2" [./wd_stage_2.h:303]   --->   Operation 120 'getelementptr' 'segments648_addr_3' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (3.25ns)   --->   "%segments648_load_1 = load i8* %segments648_addr_3, align 1" [./wd_stage_2.h:303]   --->   Operation 121 'load' 'segments648_load_1' <Predicate = (!icmp_ln301)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 122 [1/1] (1.02ns)   --->   "%select_ln303_2 = select i1 %icmp_ln307, i4 %seg_index, i4 %seg_index_0" [./wd_stage_2.h:303]   --->   Operation 122 'select' 'select_ln303_2' <Predicate = (!icmp_ln301)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln303_7 = zext i4 %select_ln303_2 to i64" [./wd_stage_2.h:303]   --->   Operation 123 'zext' 'zext_ln303_7' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%segments648_addr_4 = getelementptr [13 x i8]* @segments648, i64 0, i64 %zext_ln303_7" [./wd_stage_2.h:303]   --->   Operation 124 'getelementptr' 'segments648_addr_4' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (3.25ns)   --->   "%segments648_load_2 = load i8* %segments648_addr_4, align 1" [./wd_stage_2.h:303]   --->   Operation 125 'load' 'segments648_load_2' <Predicate = (!icmp_ln301)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln306_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %seg_index, i3 0)" [./wd_stage_2.h:306]   --->   Operation 126 'bitconcatenate' 'shl_ln306_mid1' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln306_1_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %seg_index, i1 false)" [./wd_stage_2.h:306]   --->   Operation 127 'bitconcatenate' 'shl_ln306_1_mid1' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln306_1 = zext i5 %shl_ln306_1_mid1 to i7" [./wd_stage_2.h:306]   --->   Operation 128 'zext' 'zext_ln306_1' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.87ns)   --->   "%sub_ln306_1 = sub i7 %shl_ln306_mid1, %zext_ln306_1" [./wd_stage_2.h:306]   --->   Operation 129 'sub' 'sub_ln306_1' <Predicate = (!icmp_ln301)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.99ns)   --->   "%select_ln303_3 = select i1 %icmp_ln307, i7 %sub_ln306_1, i7 %sub_ln306" [./wd_stage_2.h:303]   --->   Operation 130 'select' 'select_ln303_3' <Predicate = (!icmp_ln301)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i13.i32.i32(i13 %add_ln703, i32 9, i32 12)" [./wd_stage_2.h:303]   --->   Operation 131 'partselect' 'tmp' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i13.i32.i32(i13 %p_Val2_s, i32 9, i32 12)" [./wd_stage_2.h:303]   --->   Operation 132 'partselect' 'tmp_3' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.02ns)   --->   "%select_ln303_4 = select i1 %icmp_ln307, i4 %tmp, i4 %tmp_3" [./wd_stage_2.h:303]   --->   Operation 133 'select' 'select_ln303_4' <Predicate = (!icmp_ln301)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (1.02ns)   --->   "%select_ln303_5 = select i1 %icmp_ln307, i64 %zext_ln303_2, i64 %zext_ln303_1" [./wd_stage_2.h:303]   --->   Operation 134 'select' 'select_ln303_5' <Predicate = (!icmp_ln301)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%segments648_addr_5 = getelementptr [13 x i8]* @segments648, i64 0, i64 %select_ln303_5" [./wd_stage_2.h:303]   --->   Operation 135 'getelementptr' 'segments648_addr_5' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (3.25ns)   --->   "%segments648_load_5 = load i8* %segments648_addr_5, align 1" [./wd_stage_2.h:303]   --->   Operation 136 'load' 'segments648_load_5' <Predicate = (!icmp_ln301)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 137 [1/1] (1.02ns)   --->   "%select_ln303_6 = select i1 %icmp_ln307, i64 %zext_ln303_1, i64 %zext_ln303" [./wd_stage_2.h:303]   --->   Operation 137 'select' 'select_ln303_6' <Predicate = (!icmp_ln301)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%segments648_addr_6 = getelementptr [13 x i8]* @segments648, i64 0, i64 %select_ln303_6" [./wd_stage_2.h:303]   --->   Operation 138 'getelementptr' 'segments648_addr_6' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 139 [2/2] (3.25ns)   --->   "%segments648_load_6 = load i8* %segments648_addr_6, align 1" [./wd_stage_2.h:303]   --->   Operation 139 'load' 'segments648_load_6' <Predicate = (!icmp_ln301)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 140 [1/1] (0.69ns)   --->   "%select_ln301 = select i1 %icmp_ln307, i13 %add_ln703, i13 %p_Val2_s" [./wd_stage_2.h:301]   --->   Operation 140 'select' 'select_ln301' <Predicate = (!icmp_ln301)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i3 %select_ln303 to i64" [./wd_stage_2.h:309]   --->   Operation 141 'zext' 'zext_ln309' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%line_bases_active_ad = getelementptr [6 x i17]* %line_bases_active, i64 0, i64 %zext_ln309" [./wd_stage_2.h:309]   --->   Operation 142 'getelementptr' 'line_bases_active_ad' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 143 [2/2] (2.32ns)   --->   "%line_bases_active_lo = load i17* %line_bases_active_ad, align 4" [./wd_stage_2.h:309]   --->   Operation 143 'load' 'line_bases_active_lo' <Predicate = (!icmp_ln301)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 72> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 144 'ret' <Predicate = (icmp_ln301)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 145 [1/1] (1.73ns)   --->   "%last_seg_index = add i4 %last_seg_index_0, 1" [./wd_stage_2.h:332]   --->   Operation 145 'add' 'last_seg_index' <Predicate = (icmp_ln307)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @extr_half_2_cent_lab)"   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 147 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/2] (3.25ns)   --->   "%segments648_load = load i8* %segments648_addr_2, align 1" [./wd_stage_2.h:303]   --->   Operation 148 'load' 'segments648_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_4 : Operation 149 [1/2] (3.25ns)   --->   "%segments648_load_1 = load i8* %segments648_addr_3, align 1" [./wd_stage_2.h:303]   --->   Operation 149 'load' 'segments648_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_4 : Operation 150 [1/2] (3.25ns)   --->   "%segments648_load_2 = load i8* %segments648_addr_4, align 1" [./wd_stage_2.h:303]   --->   Operation 150 'load' 'segments648_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln303_3 = zext i4 %select_ln303_4 to i32" [./wd_stage_2.h:303]   --->   Operation 151 'zext' 'zext_ln303_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln303_4 = zext i8 %segments648_load to i32" [./wd_stage_2.h:303]   --->   Operation 152 'zext' 'zext_ln303_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln303_5 = zext i4 %select_ln303_4 to i16" [./wd_stage_2.h:303]   --->   Operation 153 'zext' 'zext_ln303_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/2] (3.25ns)   --->   "%segments648_load_5 = load i8* %segments648_addr_5, align 1" [./wd_stage_2.h:303]   --->   Operation 154 'load' 'segments648_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln303_8 = zext i8 %segments648_load_5 to i10" [./wd_stage_2.h:303]   --->   Operation 155 'zext' 'zext_ln303_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/2] (3.25ns)   --->   "%segments648_load_6 = load i8* %segments648_addr_6, align 1" [./wd_stage_2.h:303]   --->   Operation 156 'load' 'segments648_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln303_9 = zext i8 %segments648_load_6 to i10" [./wd_stage_2.h:303]   --->   Operation 157 'zext' 'zext_ln303_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.91ns)   --->   "%sub_ln327_2 = sub i8 %x_top, %segments648_load_1" [./wd_stage_2.h:327]   --->   Operation 158 'sub' 'sub_ln327_2' <Predicate = (icmp_ln307)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (1.24ns)   --->   "%select_ln303_7 = select i1 %icmp_ln307, i8 %sub_ln327_2, i8 %sub_ln327" [./wd_stage_2.h:303]   --->   Operation 159 'select' 'select_ln303_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (1.02ns)   --->   "%select_ln301_1 = select i1 %icmp_ln307, i4 %last_seg_index, i4 %last_seg_index_0" [./wd_stage_2.h:301]   --->   Operation 160 'select' 'select_ln301_1' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 161 [1/2] (2.32ns)   --->   "%line_bases_active_lo = load i17* %line_bases_active_ad, align 4" [./wd_stage_2.h:309]   --->   Operation 161 'load' 'line_bases_active_lo' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 72> <RAM>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %line_bases_active_lo, i32 16)" [./wd_stage_2.h:309]   --->   Operation 162 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %tmp_53, label %_ifconv, label %._crit_edge" [./wd_stage_2.h:309]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [2/2] (1.73ns)   --->   "call fastcc void @get_last_centroids([72 x i48]* %centroids, i3 zeroext %select_ln303, [4 x i48]* @last_centroids, i4 zeroext %select_ln301_1, i4 zeroext 4)" [./wd_stage_2.h:312]   --->   Operation 164 'call' <Predicate = (tmp_53)> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 165 [1/2] (0.00ns)   --->   "call fastcc void @get_last_centroids([72 x i48]* %centroids, i3 zeroext %select_ln303, [4 x i48]* @last_centroids, i4 zeroext %select_ln301_1, i4 zeroext 4)" [./wd_stage_2.h:312]   --->   Operation 165 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 166 [1/1] (1.76ns)   --->   "br label %2" [./wd_stage_2.h:186->./wd_stage_2.h:315]   --->   Operation 166 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 16.6>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%sum_x_0_i = phi i32 [ 0, %_ifconv ], [ %sum_x_2, %least_squares_line_label10 ]"   --->   Operation 167 'phi' 'sum_x_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%sum_y_0_i = phi i32 [ 0, %_ifconv ], [ %sum_y_2, %least_squares_line_label10 ]"   --->   Operation 168 'phi' 'sum_y_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sum_xy_0_i = phi i32 [ 0, %_ifconv ], [ %sum_xy_2, %least_squares_line_label10 ]"   --->   Operation 169 'phi' 'sum_xy_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%sum_xx_0_i = phi i32 [ 0, %_ifconv ], [ %sum_xx_2, %least_squares_line_label10 ]"   --->   Operation 170 'phi' 'sum_xx_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ 0, %_ifconv ], [ %i, %least_squares_line_label10 ]"   --->   Operation 171 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (1.30ns)   --->   "%icmp_ln186 = icmp eq i4 %i_0_i, -4" [./wd_stage_2.h:186->./wd_stage_2.h:315]   --->   Operation 172 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 173 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.73ns)   --->   "%i = add i4 %i_0_i, 1" [./wd_stage_2.h:186->./wd_stage_2.h:315]   --->   Operation 174 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %icmp_ln186, label %least_squares_line.exit, label %least_squares_line_label10" [./wd_stage_2.h:186->./wd_stage_2.h:315]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_57 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %i_0_i, i32 2, i32 3)" [./wd_stage_2.h:187->./wd_stage_2.h:315]   --->   Operation 176 'partselect' 'tmp_57' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.95ns)   --->   "%icmp_ln187 = icmp eq i2 %tmp_57, 0" [./wd_stage_2.h:187->./wd_stage_2.h:315]   --->   Operation 177 'icmp' 'icmp_ln187' <Predicate = (!icmp_ln186)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i4 %i_0_i to i64" [./wd_stage_2.h:188->./wd_stage_2.h:315]   --->   Operation 178 'zext' 'zext_ln188' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%last_centroids_addr = getelementptr [4 x i48]* @last_centroids, i64 0, i64 %zext_ln188" [./wd_stage_2.h:188->./wd_stage_2.h:315]   --->   Operation 179 'getelementptr' 'last_centroids_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 180 [2/2] (2.32ns)   --->   "%last_centroids_load = load i48* %last_centroids_addr, align 8" [./wd_stage_2.h:188->./wd_stage_2.h:315]   --->   Operation 180 'load' 'last_centroids_load' <Predicate = (!icmp_ln186)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 72> <RAM>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln8 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %sum_xy_0_i, i2 0)" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 181 'bitconcatenate' 'shl_ln8' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln731 = zext i32 %sum_y_0_i to i48" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 182 'zext' 'zext_ln731' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln731_13 = zext i32 %sum_x_0_i to i48" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 183 'zext' 'zext_ln731_13' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln731_14 = zext i34 %shl_ln8 to i48" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 184 'zext' 'zext_ln731_14' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (8.51ns)   --->   "%mul_ln731 = mul i48 %zext_ln731, %zext_ln731_13" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 185 'mul' 'mul_ln731' <Predicate = (icmp_ln186)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln731_7 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %sum_xx_0_i, i2 0)" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 186 'bitconcatenate' 'shl_ln731_7' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln731_15 = zext i34 %shl_ln731_7 to i48" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 187 'zext' 'zext_ln731_15' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (8.51ns)   --->   "%mul_ln731_5 = mul i48 %zext_ln731_13, %zext_ln731_13" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 188 'mul' 'mul_ln731_5' <Predicate = (icmp_ln186)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (3.10ns)   --->   "%sub_ln731 = sub i48 %zext_ln731_14, %mul_ln731" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 189 'sub' 'sub_ln731' <Predicate = (icmp_ln186)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (3.10ns)   --->   "%sub_ln731_5 = sub i48 %zext_ln731_15, %mul_ln731_5" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 190 'sub' 'sub_ln731_5' <Predicate = (icmp_ln186)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln731_9 = call i56 @_ssdm_op_BitConcatenate.i56.i48.i8(i48 %sub_ln731_5, i8 0)" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 191 'bitconcatenate' 'shl_ln731_9' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%t_V = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %sub_ln731, i16 0)" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 192 'bitconcatenate' 't_V' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i56 %shl_ln731_9 to i64" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 193 'sext' 'sext_ln1148' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 194 [68/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 194 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln186)> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 14.0>
ST_7 : Operation 195 [1/2] (2.32ns)   --->   "%last_centroids_load = load i48* %last_centroids_addr, align 8" [./wd_stage_2.h:188->./wd_stage_2.h:315]   --->   Operation 195 'load' 'last_centroids_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 72> <RAM>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i48 %last_centroids_load to i16" [./wd_stage_2.h:188->./wd_stage_2.h:315]   --->   Operation 196 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln188_4 = zext i16 %trunc_ln188 to i32" [./wd_stage_2.h:188->./wd_stage_2.h:315]   --->   Operation 197 'zext' 'zext_ln188_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (2.55ns)   --->   "%sum_x = add i32 %zext_ln188_4, %sum_x_0_i" [./wd_stage_2.h:188->./wd_stage_2.h:315]   --->   Operation 198 'add' 'sum_x' <Predicate = (icmp_ln187)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%centroids_y_1_load_n = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %last_centroids_load, i32 16, i32 47)" [./wd_stage_2.h:189->./wd_stage_2.h:315]   --->   Operation 199 'partselect' 'centroids_y_1_load_n' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (2.55ns)   --->   "%sum_y = add i32 %sum_y_0_i, %centroids_y_1_load_n" [./wd_stage_2.h:189->./wd_stage_2.h:315]   --->   Operation 200 'add' 'sum_y' <Predicate = (icmp_ln187)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (8.51ns)   --->   "%mul_ln190 = mul nsw i32 %zext_ln188_4, %centroids_y_1_load_n" [./wd_stage_2.h:190->./wd_stage_2.h:315]   --->   Operation 201 'mul' 'mul_ln190' <Predicate = (icmp_ln187)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (2.55ns)   --->   "%sum_xy = add i32 %sum_xy_0_i, %mul_ln190" [./wd_stage_2.h:190->./wd_stage_2.h:315]   --->   Operation 202 'add' 'sum_xy' <Predicate = (icmp_ln187)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [3/3] (1.05ns) (grouped into DSP with root node sum_xx)   --->   "%mul_ln191 = mul nsw i32 %zext_ln188_4, %zext_ln188_4" [./wd_stage_2.h:191->./wd_stage_2.h:315]   --->   Operation 203 'mul' 'mul_ln191' <Predicate = (icmp_ln187)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 204 [1/1] (0.69ns)   --->   "%sum_x_2 = select i1 %icmp_ln187, i32 %sum_x, i32 %sum_x_0_i" [./wd_stage_2.h:187->./wd_stage_2.h:315]   --->   Operation 204 'select' 'sum_x_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.69ns)   --->   "%sum_y_2 = select i1 %icmp_ln187, i32 %sum_y, i32 %sum_y_0_i" [./wd_stage_2.h:187->./wd_stage_2.h:315]   --->   Operation 205 'select' 'sum_y_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.69ns)   --->   "%sum_xy_2 = select i1 %icmp_ln187, i32 %sum_xy, i32 %sum_xy_0_i" [./wd_stage_2.h:187->./wd_stage_2.h:315]   --->   Operation 206 'select' 'sum_xy_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.05>
ST_8 : Operation 207 [2/3] (1.05ns) (grouped into DSP with root node sum_xx)   --->   "%mul_ln191 = mul nsw i32 %zext_ln188_4, %zext_ln188_4" [./wd_stage_2.h:191->./wd_stage_2.h:315]   --->   Operation 207 'mul' 'mul_ln191' <Predicate = (icmp_ln187)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.10>
ST_9 : Operation 208 [1/3] (0.00ns) (grouped into DSP with root node sum_xx)   --->   "%mul_ln191 = mul nsw i32 %zext_ln188_4, %zext_ln188_4" [./wd_stage_2.h:191->./wd_stage_2.h:315]   --->   Operation 208 'mul' 'mul_ln191' <Predicate = (icmp_ln187)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 209 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_xx = add i32 %sum_xx_0_i, %mul_ln191" [./wd_stage_2.h:191->./wd_stage_2.h:315]   --->   Operation 209 'add' 'sum_xx' <Predicate = (icmp_ln187)> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.79>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str22) nounwind" [./wd_stage_2.h:187->./wd_stage_2.h:315]   --->   Operation 210 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str22)" [./wd_stage_2.h:187->./wd_stage_2.h:315]   --->   Operation 211 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_xx = add i32 %sum_xx_0_i, %mul_ln191" [./wd_stage_2.h:191->./wd_stage_2.h:315]   --->   Operation 212 'add' 'sum_xx' <Predicate = (icmp_ln187)> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 213 [1/1] (0.69ns)   --->   "%sum_xx_2 = select i1 %icmp_ln187, i32 %sum_xx, i32 %sum_xx_0_i" [./wd_stage_2.h:187->./wd_stage_2.h:315]   --->   Operation 213 'select' 'sum_xx_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str22, i32 %tmp_i)" [./wd_stage_2.h:192->./wd_stage_2.h:315]   --->   Operation 214 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "br label %2" [./wd_stage_2.h:186->./wd_stage_2.h:315]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 5.07>
ST_11 : Operation 216 [67/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 216 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%i_op_assign = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sum_x_0_i, i32 2, i32 31)" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 217 'partselect' 'i_op_assign' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 5.07>
ST_12 : Operation 218 [66/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 218 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 5.07>
ST_13 : Operation 219 [65/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 219 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 5.07>
ST_14 : Operation 220 [64/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 220 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 5.07>
ST_15 : Operation 221 [63/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 221 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 5.07>
ST_16 : Operation 222 [62/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 222 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 5.07>
ST_17 : Operation 223 [61/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 223 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 5.07>
ST_18 : Operation 224 [60/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 224 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 5.07>
ST_19 : Operation 225 [59/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 225 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 5.07>
ST_20 : Operation 226 [58/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 226 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 5.07>
ST_21 : Operation 227 [57/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 227 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 5.07>
ST_22 : Operation 228 [56/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 228 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 5.07>
ST_23 : Operation 229 [55/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 229 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 5.07>
ST_24 : Operation 230 [54/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 230 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 5.07>
ST_25 : Operation 231 [53/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 231 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 5.07>
ST_26 : Operation 232 [52/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 232 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 5.07>
ST_27 : Operation 233 [51/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 233 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 5.07>
ST_28 : Operation 234 [50/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 234 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 5.07>
ST_29 : Operation 235 [49/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 235 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 5.07>
ST_30 : Operation 236 [48/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 236 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 5.07>
ST_31 : Operation 237 [47/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 237 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 5.07>
ST_32 : Operation 238 [46/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 238 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 5.07>
ST_33 : Operation 239 [45/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 239 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 5.07>
ST_34 : Operation 240 [44/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 240 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 5.07>
ST_35 : Operation 241 [43/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 241 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 5.07>
ST_36 : Operation 242 [42/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 242 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 5.07>
ST_37 : Operation 243 [41/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 243 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 5.07>
ST_38 : Operation 244 [40/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 244 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 5.07>
ST_39 : Operation 245 [39/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 245 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 5.07>
ST_40 : Operation 246 [38/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 246 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 5.07>
ST_41 : Operation 247 [37/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 247 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 5.07>
ST_42 : Operation 248 [36/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 248 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 5.07>
ST_43 : Operation 249 [35/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 249 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 5.07>
ST_44 : Operation 250 [34/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 250 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 5.07>
ST_45 : Operation 251 [33/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 251 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 5.07>
ST_46 : Operation 252 [32/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 252 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 5.07>
ST_47 : Operation 253 [31/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 253 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 5.07>
ST_48 : Operation 254 [30/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 254 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 5.07>
ST_49 : Operation 255 [29/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 255 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 5.07>
ST_50 : Operation 256 [28/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 256 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 5.07>
ST_51 : Operation 257 [27/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 257 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 5.07>
ST_52 : Operation 258 [26/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 258 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 5.07>
ST_53 : Operation 259 [25/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 259 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 5.07>
ST_54 : Operation 260 [24/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 260 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 5.07>
ST_55 : Operation 261 [23/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 261 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 5.07>
ST_56 : Operation 262 [22/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 262 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 5.07>
ST_57 : Operation 263 [21/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 263 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 53> <Delay = 5.07>
ST_58 : Operation 264 [20/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 264 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 54> <Delay = 5.07>
ST_59 : Operation 265 [19/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 265 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 5.07>
ST_60 : Operation 266 [18/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 266 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 5.07>
ST_61 : Operation 267 [17/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 267 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 5.07>
ST_62 : Operation 268 [16/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 268 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 58> <Delay = 5.07>
ST_63 : Operation 269 [15/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 269 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 5.07>
ST_64 : Operation 270 [14/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 270 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 60> <Delay = 5.07>
ST_65 : Operation 271 [13/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 271 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 61> <Delay = 5.07>
ST_66 : Operation 272 [12/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 272 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 62> <Delay = 5.07>
ST_67 : Operation 273 [11/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 273 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 63> <Delay = 5.07>
ST_68 : Operation 274 [10/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 274 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 5.07>
ST_69 : Operation 275 [9/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 275 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 65> <Delay = 5.07>
ST_70 : Operation 276 [8/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 276 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 66> <Delay = 5.07>
ST_71 : Operation 277 [7/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 277 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 67> <Delay = 5.07>
ST_72 : Operation 278 [6/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 278 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 68> <Delay = 5.07>
ST_73 : Operation 279 [5/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 279 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 69> <Delay = 5.07>
ST_74 : Operation 280 [4/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 280 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 70> <Delay = 5.07>
ST_75 : Operation 281 [3/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 281 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 71> <Delay = 5.07>
ST_76 : Operation 282 [2/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 282 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 72> <Delay = 18.1>
ST_77 : Operation 283 [1/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 283 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 24> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 284 [1/1] (0.00ns)   --->   "%m_V = trunc i64 %sdiv_ln1148 to i24" [./wd_stage_2.h:195->./wd_stage_2.h:315]   --->   Operation 284 'trunc' 'm_V' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%lshr_ln = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sum_y_0_i, i32 2, i32 31)" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 285 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%zext_ln196 = zext i30 %lshr_ln to i32" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 286 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i30 %i_op_assign to i54" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 287 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i24 %m_V to i54" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 288 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 289 [1/1] (7.97ns)   --->   "%r_V = mul i54 %zext_ln1116, %sext_ln1118" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 289 'mul' 'r_V' <Predicate = true> <Delay = 7.97> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 290 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i54 %r_V to i8" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 291 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 292 [1/1] (1.55ns)   --->   "%icmp_ln851_8 = icmp eq i8 %trunc_ln851, 0" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 292 'icmp' 'icmp_ln851_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i54.i32.i32(i54 %r_V, i32 8, i32 39)" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 293 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 294 [1/1] (2.55ns)   --->   "%add_ln851 = add i32 1, %trunc_ln" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 294 'add' 'add_ln851' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%select_ln851 = select i1 %icmp_ln851_8, i32 %trunc_ln, i32 %add_ln851" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 295 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%select_ln850 = select i1 %p_Result_s, i32 %select_ln851, i32 %trunc_ln" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 296 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 297 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_Val2_34 = sub i32 %zext_ln196, %select_ln850" [./wd_stage_2.h:196->./wd_stage_2.h:315]   --->   Operation 297 'sub' 'p_Val2_34' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i24 %m_V to i32" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 298 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 299 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_6 = mul i32 %sext_ln1116, %zext_ln303_4" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 299 'mul' 'r_V_6' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 73> <Delay = 2.15>
ST_78 : Operation 300 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_6 = mul i32 %sext_ln1116, %zext_ln303_4" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 300 'mul' 'r_V_6' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 74> <Delay = 2.15>
ST_79 : Operation 301 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_6 = mul i32 %sext_ln1116, %zext_ln303_4" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 301 'mul' 'r_V_6' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 75> <Delay = 11.9>
ST_80 : Operation 302 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_6 = mul i32 %sext_ln1116, %zext_ln303_4" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 302 'mul' 'r_V_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 303 [1/1] (0.00ns)   --->   "%lhs_V = sext i32 %r_V_6 to i41" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 303 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 304 [1/1] (0.00ns)   --->   "%rhs_V = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %p_Val2_34, i8 0)" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 304 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i40 %rhs_V to i41" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 305 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 306 [1/1] (2.87ns)   --->   "%ret_V = add nsw i41 %sext_ln728, %lhs_V" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 306 'add' 'ret_V' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node y_temp)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V, i32 40)" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 307 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln851_10 = trunc i32 %r_V_6 to i8" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 308 'trunc' 'trunc_ln851_10' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 309 [1/1] (1.55ns)   --->   "%icmp_ln851 = icmp eq i8 %trunc_ln851_10, 0" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 309 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %ret_V, i32 8, i32 39)" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 310 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 311 [1/1] (2.55ns)   --->   "%add_ln851_7 = add i32 1, %tmp_s" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 311 'add' 'add_ln851_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node y_temp)   --->   "%select_ln851_7 = select i1 %icmp_ln851, i32 %tmp_s, i32 %add_ln851_7" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 312 'select' 'select_ln851_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 313 [1/1] (0.69ns) (out node of the LUT)   --->   "%y_temp = select i1 %p_Result_14, i32 %select_ln851_7, i32 %tmp_s" [./wd_stage_2.h:178->./wd_stage_2.h:316]   --->   Operation 313 'select' 'y_temp' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln317 = trunc i32 %y_temp to i16" [./wd_stage_2.h:317]   --->   Operation 314 'trunc' 'trunc_ln317' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 315 [1/1] (2.55ns)   --->   "%y_left = sub nsw i32 %y_temp, %zext_ln303_3" [./wd_stage_2.h:317]   --->   Operation 315 'sub' 'y_left' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 316 [1/1] (2.55ns)   --->   "%y_right = add nsw i32 %y_temp, %zext_ln303_3" [./wd_stage_2.h:317]   --->   Operation 316 'add' 'y_right' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_left, i32 31)" [./wd_stage_2.h:318]   --->   Operation 317 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 318 [1/1] (2.47ns)   --->   "%icmp_ln319 = icmp sgt i32 %y_right, 319" [./wd_stage_2.h:319]   --->   Operation 318 'icmp' 'icmp_ln319' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln320 = trunc i32 %y_left to i16" [./wd_stage_2.h:320]   --->   Operation 319 'trunc' 'trunc_ln320' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 320 [1/1] (0.80ns)   --->   "%select_ln320 = select i1 %tmp_56, i16 0, i16 %trunc_ln320" [./wd_stage_2.h:320]   --->   Operation 320 'select' 'select_ln320' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 321 [1/1] (2.07ns)   --->   "%add_ln320 = add i16 %trunc_ln317, %zext_ln303_5" [./wd_stage_2.h:320]   --->   Operation 321 'add' 'add_ln320' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 322 [1/1] (0.80ns)   --->   "%select_ln320_1 = select i1 %icmp_ln319, i16 319, i16 %add_ln320" [./wd_stage_2.h:320]   --->   Operation 322 'select' 'select_ln320_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 323 [2/2] (0.00ns)   --->   "call fastcc void @extract_micro_roi(i8* %eroded_data_V, i10 %zext_ln303_8, i10 %zext_ln303_9, i16 %select_ln320, i16 %select_ln320_1, [736 x i8]* %micro_roi_3_data_V)" [./wd_stage_2.h:320]   --->   Operation 323 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 76> <Delay = 0.00>
ST_81 : Operation 324 [1/2] (0.00ns)   --->   "call fastcc void @extract_micro_roi(i8* %eroded_data_V, i10 %zext_ln303_8, i10 %zext_ln303_9, i16 %select_ln320, i16 %select_ln320_1, [736 x i8]* %micro_roi_3_data_V)" [./wd_stage_2.h:320]   --->   Operation 324 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 325 [1/1] (0.00ns)   --->   "%c_load = load i48* %c, align 8" [./wd_stage_2.h:327]   --->   Operation 325 'load' 'c_load' <Predicate = true> <Delay = 0.00>

State 82 <SV = 77> <Delay = 5.71>
ST_82 : Operation 326 [1/1] (2.07ns)   --->   "%sub_ln327_1 = sub i16 %select_ln320_1, %select_ln320" [./wd_stage_2.h:327]   --->   Operation 326 'sub' 'sub_ln327_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 327 [2/2] (3.63ns)   --->   "call fastcc void @get_centroid_sh([736 x i8]* %micro_roi_3_data_V, i16 %select_ln320, i8 %segments648_load_2, i8 %select_ln303_7, i16 %sub_ln327_1, i8 %segments648_load, i32 %y_temp, i48* %c, i48 %c_load)" [./wd_stage_2.h:327]   --->   Operation 327 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 78> <Delay = 0.00>
ST_83 : Operation 328 [1/2] (0.00ns)   --->   "call fastcc void @get_centroid_sh([736 x i8]* %micro_roi_3_data_V, i16 %select_ln320, i8 %segments648_load_2, i8 %select_ln303_7, i16 %sub_ln327_1, i8 %segments648_load, i32 %y_temp, i48* %c, i48 %c_load)" [./wd_stage_2.h:327]   --->   Operation 328 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 79> <Delay = 6.85>
ST_84 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i3 %select_ln303 to i4" [./wd_stage_2.h:328]   --->   Operation 329 'zext' 'zext_ln328' <Predicate = (tmp_53)> <Delay = 0.00>
ST_84 : Operation 330 [1/1] (1.73ns)   --->   "%add_ln328_1 = add i4 -6, %zext_ln328" [./wd_stage_2.h:328]   --->   Operation 330 'add' 'add_ln328_1' <Predicate = (tmp_53)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln328 = sext i4 %add_ln328_1 to i7" [./wd_stage_2.h:328]   --->   Operation 331 'sext' 'sext_ln328' <Predicate = (tmp_53)> <Delay = 0.00>
ST_84 : Operation 332 [1/1] (1.87ns)   --->   "%add_ln328 = add i7 %sext_ln328, %select_ln303_3" [./wd_stage_2.h:328]   --->   Operation 332 'add' 'add_ln328' <Predicate = (tmp_53)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln328_1 = zext i7 %add_ln328 to i64" [./wd_stage_2.h:328]   --->   Operation 333 'zext' 'zext_ln328_1' <Predicate = (tmp_53)> <Delay = 0.00>
ST_84 : Operation 334 [1/1] (0.00ns)   --->   "%c_load_1 = load i48* %c, align 8" [./wd_stage_2.h:328]   --->   Operation 334 'load' 'c_load_1' <Predicate = (tmp_53)> <Delay = 0.00>
ST_84 : Operation 335 [1/1] (0.00ns)   --->   "%centroids_addr = getelementptr [72 x i48]* %centroids, i64 0, i64 %zext_ln328_1" [./wd_stage_2.h:328]   --->   Operation 335 'getelementptr' 'centroids_addr' <Predicate = (tmp_53)> <Delay = 0.00>
ST_84 : Operation 336 [1/1] (3.25ns)   --->   "store i48 %c_load_1, i48* %centroids_addr, align 8" [./wd_stage_2.h:328]   --->   Operation 336 'store' <Predicate = (tmp_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 72> <RAM>
ST_84 : Operation 337 [1/1] (0.00ns)   --->   "br label %._crit_edge" [./wd_stage_2.h:329]   --->   Operation 337 'br' <Predicate = (tmp_53)> <Delay = 0.00>
ST_84 : Operation 338 [1/1] (1.65ns)   --->   "%line_index = add i3 %select_ln303, 1" [./wd_stage_2.h:307]   --->   Operation 338 'add' 'line_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 339 [1/1] (0.00ns)   --->   "br label %1" [./wd_stage_2.h:307]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ./wd_stage_2.h:301) with incoming values : ('add_ln301', ./wd_stage_2.h:301) [13]  (1.77 ns)

 <State 2>: 4.99ns
The critical path consists of the following:
	'phi' operation ('seg_index_0', ./wd_stage_2.h:303) with incoming values : ('select_ln303_2', ./wd_stage_2.h:303) [16]  (0 ns)
	'add' operation ('add_ln303', ./wd_stage_2.h:303) [18]  (1.74 ns)
	'getelementptr' operation ('segments648_addr', ./wd_stage_2.h:303) [20]  (0 ns)
	'load' operation ('x_bottom', ./wd_stage_2.h:303) on array 'segments648' [21]  (3.25 ns)

 <State 3>: 6.01ns
The critical path consists of the following:
	'add' operation ('seg_index', ./wd_stage_2.h:301) [36]  (1.74 ns)
	'select' operation ('select_ln303_2', ./wd_stage_2.h:303) [48]  (1.02 ns)
	'getelementptr' operation ('segments648_addr_4', ./wd_stage_2.h:303) [50]  (0 ns)
	'load' operation ('segments648_load_2', ./wd_stage_2.h:303) on array 'segments648' [51]  (3.25 ns)

 <State 4>: 6.42ns
The critical path consists of the following:
	'load' operation ('segments648_load_1', ./wd_stage_2.h:303) on array 'segments648' [47]  (3.25 ns)
	'sub' operation ('sub_ln327_2', ./wd_stage_2.h:327) [71]  (1.92 ns)
	'select' operation ('select_ln303_7', ./wd_stage_2.h:303) [72]  (1.25 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum_x') with incoming values : ('sum_x', ./wd_stage_2.h:187->./wd_stage_2.h:315) [84]  (1.77 ns)

 <State 6>: 16.7ns
The critical path consists of the following:
	'phi' operation ('sum_x') with incoming values : ('sum_x', ./wd_stage_2.h:187->./wd_stage_2.h:315) [84]  (0 ns)
	'mul' operation ('mul_ln731_5', ./wd_stage_2.h:195->./wd_stage_2.h:315) [124]  (8.51 ns)
	'sub' operation ('sub_ln731_5', ./wd_stage_2.h:195->./wd_stage_2.h:315) [126]  (3.1 ns)
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 7>: 14.1ns
The critical path consists of the following:
	'load' operation ('last_centroids_load', ./wd_stage_2.h:188->./wd_stage_2.h:315) on array 'last_centroids' [100]  (2.32 ns)
	'mul' operation ('mul_ln190', ./wd_stage_2.h:190->./wd_stage_2.h:315) [106]  (8.51 ns)
	'add' operation ('sum_xy', ./wd_stage_2.h:190->./wd_stage_2.h:315) [107]  (2.55 ns)
	'select' operation ('sum_xy', ./wd_stage_2.h:187->./wd_stage_2.h:315) [112]  (0.698 ns)

 <State 8>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[109] ('mul_ln191', ./wd_stage_2.h:191->./wd_stage_2.h:315) [108]  (1.05 ns)

 <State 9>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[109] ('mul_ln191', ./wd_stage_2.h:191->./wd_stage_2.h:315) [108]  (0 ns)
	'add' operation of DSP[109] ('sum_xx', ./wd_stage_2.h:191->./wd_stage_2.h:315) [109]  (2.1 ns)

 <State 10>: 2.8ns
The critical path consists of the following:
	'add' operation of DSP[109] ('sum_xx', ./wd_stage_2.h:191->./wd_stage_2.h:315) [109]  (2.1 ns)
	'select' operation ('sum_xx', ./wd_stage_2.h:187->./wd_stage_2.h:315) [113]  (0.698 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)

 <State 77>: 18.2ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:315) [130]  (5.07 ns)
	'mul' operation ('r.V', ./wd_stage_2.h:196->./wd_stage_2.h:315) [137]  (7.98 ns)
	'add' operation ('add_ln851', ./wd_stage_2.h:196->./wd_stage_2.h:315) [142]  (2.55 ns)
	'select' operation ('select_ln851', ./wd_stage_2.h:196->./wd_stage_2.h:315) [143]  (0 ns)
	'select' operation ('select_ln850', ./wd_stage_2.h:196->./wd_stage_2.h:315) [144]  (0 ns)
	'sub' operation ('b', ./wd_stage_2.h:196->./wd_stage_2.h:315) [145]  (2.55 ns)

 <State 78>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[147] ('r.V', ./wd_stage_2.h:178->./wd_stage_2.h:316) [147]  (2.15 ns)

 <State 79>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[147] ('r.V', ./wd_stage_2.h:178->./wd_stage_2.h:316) [147]  (2.15 ns)

 <State 80>: 12ns
The critical path consists of the following:
	'mul' operation of DSP[147] ('r.V', ./wd_stage_2.h:178->./wd_stage_2.h:316) [147]  (0 ns)
	'add' operation ('ret.V', ./wd_stage_2.h:178->./wd_stage_2.h:316) [151]  (2.88 ns)
	'add' operation ('add_ln851_7', ./wd_stage_2.h:178->./wd_stage_2.h:316) [156]  (2.55 ns)
	'select' operation ('select_ln851_7', ./wd_stage_2.h:178->./wd_stage_2.h:316) [157]  (0 ns)
	'select' operation ('y_temp', ./wd_stage_2.h:178->./wd_stage_2.h:316) [158]  (0.698 ns)
	'add' operation ('y_right', ./wd_stage_2.h:317) [161]  (2.55 ns)
	'icmp' operation ('icmp_ln319', ./wd_stage_2.h:319) [163]  (2.47 ns)
	'select' operation ('select_ln320_1', ./wd_stage_2.h:320) [167]  (0.805 ns)

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 5.71ns
The critical path consists of the following:
	'sub' operation ('sub_ln327_1', ./wd_stage_2.h:327) [169]  (2.08 ns)
	'call' operation ('call_ln327', ./wd_stage_2.h:327) to 'get_centroid_sh' [171]  (3.63 ns)

 <State 83>: 0ns
The critical path consists of the following:

 <State 84>: 6.86ns
The critical path consists of the following:
	'add' operation ('add_ln328_1', ./wd_stage_2.h:328) [173]  (1.74 ns)
	'add' operation ('add_ln328', ./wd_stage_2.h:328) [175]  (1.87 ns)
	'getelementptr' operation ('centroids_addr', ./wd_stage_2.h:328) [178]  (0 ns)
	'store' operation ('store_ln328', ./wd_stage_2.h:328) of variable 'c_load_1', ./wd_stage_2.h:328 on array 'centroids' [179]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
