Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Tue Sep  3 14:39:48 2024
| Host         : HWLAB79 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.102     -679.934                    550                  612        0.159        0.000                      0                  612        0.045        0.000                       0                   385  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.100}        2.200           454.545         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.102     -679.934                    550                  612        0.159        0.000                      0                  612        0.045        0.000                       0                   385  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          550  Failing Endpoints,  Worst Slack       -2.102ns,  Total Violation     -679.934ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.102ns  (required time - arrival time)
  Source:                 c0/ct_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            c0/ct_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.588ns (41.619%)  route 2.228ns (58.381%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 7.222 - 2.200 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.720     5.323    c0/clk_out_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  c0/ct_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  c0/ct_reg[2]/Q
                         net (fo=11, routed)          0.752     6.530    c0/out[2]
    SLICE_X6Y62          LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  c0/out1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.654    c0/out1_carry_i_5_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.187 r  c0/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.187    c0/out1_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  c0/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    c0/out1_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  c0/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.421    c0/out1_carry__1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 f  c0/out1_carry__2/CO[3]
                         net (fo=8, routed)           0.788     8.326    c0/out1_carry__2_n_0
    SLICE_X6Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.450 r  c0/ct[0]_i_1/O
                         net (fo=32, routed)          0.688     9.138    c0/clear
    SLICE_X4Y62          FDRE                                         r  c0/ct_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk_out (IN)
                         net (fo=0)                   0.000     2.200    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.599     7.222    c0/clk_out_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  c0/ct_reg[25]/C
                         clock pessimism              0.279     7.501    
                         clock uncertainty           -0.035     7.465    
    SLICE_X4Y62          FDRE (Setup_fdre_C_R)       -0.429     7.036    c0/ct_reg[25]
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 -2.102    

Slack (VIOLATED) :        -2.102ns  (required time - arrival time)
  Source:                 c0/ct_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            c0/ct_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.588ns (41.619%)  route 2.228ns (58.381%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 7.222 - 2.200 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.720     5.323    c0/clk_out_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  c0/ct_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  c0/ct_reg[2]/Q
                         net (fo=11, routed)          0.752     6.530    c0/out[2]
    SLICE_X6Y62          LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  c0/out1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.654    c0/out1_carry_i_5_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.187 r  c0/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.187    c0/out1_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  c0/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    c0/out1_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  c0/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.421    c0/out1_carry__1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 f  c0/out1_carry__2/CO[3]
                         net (fo=8, routed)           0.788     8.326    c0/out1_carry__2_n_0
    SLICE_X6Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.450 r  c0/ct[0]_i_1/O
                         net (fo=32, routed)          0.688     9.138    c0/clear
    SLICE_X4Y62          FDRE                                         r  c0/ct_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk_out (IN)
                         net (fo=0)                   0.000     2.200    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.599     7.222    c0/clk_out_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  c0/ct_reg[26]/C
                         clock pessimism              0.279     7.501    
                         clock uncertainty           -0.035     7.465    
    SLICE_X4Y62          FDRE (Setup_fdre_C_R)       -0.429     7.036    c0/ct_reg[26]
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 -2.102    

Slack (VIOLATED) :        -2.102ns  (required time - arrival time)
  Source:                 c0/ct_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            c0/ct_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.588ns (41.619%)  route 2.228ns (58.381%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 7.222 - 2.200 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.720     5.323    c0/clk_out_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  c0/ct_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  c0/ct_reg[2]/Q
                         net (fo=11, routed)          0.752     6.530    c0/out[2]
    SLICE_X6Y62          LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  c0/out1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.654    c0/out1_carry_i_5_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.187 r  c0/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.187    c0/out1_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  c0/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    c0/out1_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  c0/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.421    c0/out1_carry__1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 f  c0/out1_carry__2/CO[3]
                         net (fo=8, routed)           0.788     8.326    c0/out1_carry__2_n_0
    SLICE_X6Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.450 r  c0/ct[0]_i_1/O
                         net (fo=32, routed)          0.688     9.138    c0/clear
    SLICE_X4Y62          FDRE                                         r  c0/ct_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk_out (IN)
                         net (fo=0)                   0.000     2.200    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.599     7.222    c0/clk_out_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  c0/ct_reg[27]/C
                         clock pessimism              0.279     7.501    
                         clock uncertainty           -0.035     7.465    
    SLICE_X4Y62          FDRE (Setup_fdre_C_R)       -0.429     7.036    c0/ct_reg[27]
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 -2.102    

Slack (VIOLATED) :        -2.102ns  (required time - arrival time)
  Source:                 c0/ct_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            c0/ct_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.588ns (41.619%)  route 2.228ns (58.381%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 7.222 - 2.200 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.720     5.323    c0/clk_out_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  c0/ct_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  c0/ct_reg[2]/Q
                         net (fo=11, routed)          0.752     6.530    c0/out[2]
    SLICE_X6Y62          LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  c0/out1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.654    c0/out1_carry_i_5_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.187 r  c0/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.187    c0/out1_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  c0/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    c0/out1_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  c0/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.421    c0/out1_carry__1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 f  c0/out1_carry__2/CO[3]
                         net (fo=8, routed)           0.788     8.326    c0/out1_carry__2_n_0
    SLICE_X6Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.450 r  c0/ct[0]_i_1/O
                         net (fo=32, routed)          0.688     9.138    c0/clear
    SLICE_X4Y62          FDRE                                         r  c0/ct_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk_out (IN)
                         net (fo=0)                   0.000     2.200    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.599     7.222    c0/clk_out_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  c0/ct_reg[6]/C
                         clock pessimism              0.279     7.501    
                         clock uncertainty           -0.035     7.465    
    SLICE_X4Y62          FDRE (Setup_fdre_C_R)       -0.429     7.036    c0/ct_reg[6]
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 -2.102    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 c6/ct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            c6/ct_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.578ns (42.641%)  route 2.123ns (57.359%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 7.227 - 2.200 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.724     5.327    c6/clk_out_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  c6/ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  c6/ct_reg[0]/Q
                         net (fo=12, routed)          0.588     6.371    c6/out[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     6.495 r  c6/out1_carry_i_6__5/O
                         net (fo=1, routed)           0.000     6.495    c6/out1_carry_i_6__5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.027 r  c6/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    c6/out1_carry_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  c6/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    c6/out1_carry__0_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  c6/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    c6/out1_carry__1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 f  c6/out1_carry__2/CO[3]
                         net (fo=8, routed)           0.675     8.044    c6/out1_carry__2_n_0
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.168 r  c6/ct[0]_i_1__5/O
                         net (fo=32, routed)          0.859     9.027    c6/ct[0]_i_1__5_n_0
    SLICE_X2Y58          FDRE                                         r  c6/ct_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk_out (IN)
                         net (fo=0)                   0.000     2.200    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.604     7.227    c6/clk_out_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  c6/ct_reg[12]/C
                         clock pessimism              0.275     7.502    
                         clock uncertainty           -0.035     7.466    
    SLICE_X2Y58          FDRE (Setup_fdre_C_R)       -0.524     6.942    c6/ct_reg[12]
  -------------------------------------------------------------------
                         required time                          6.942    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 c6/ct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            c6/ct_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.578ns (42.641%)  route 2.123ns (57.359%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 7.227 - 2.200 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.724     5.327    c6/clk_out_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  c6/ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  c6/ct_reg[0]/Q
                         net (fo=12, routed)          0.588     6.371    c6/out[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     6.495 r  c6/out1_carry_i_6__5/O
                         net (fo=1, routed)           0.000     6.495    c6/out1_carry_i_6__5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.027 r  c6/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    c6/out1_carry_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  c6/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    c6/out1_carry__0_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  c6/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    c6/out1_carry__1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 f  c6/out1_carry__2/CO[3]
                         net (fo=8, routed)           0.675     8.044    c6/out1_carry__2_n_0
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.168 r  c6/ct[0]_i_1__5/O
                         net (fo=32, routed)          0.859     9.027    c6/ct[0]_i_1__5_n_0
    SLICE_X2Y58          FDRE                                         r  c6/ct_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk_out (IN)
                         net (fo=0)                   0.000     2.200    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.604     7.227    c6/clk_out_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  c6/ct_reg[13]/C
                         clock pessimism              0.275     7.502    
                         clock uncertainty           -0.035     7.466    
    SLICE_X2Y58          FDRE (Setup_fdre_C_R)       -0.524     6.942    c6/ct_reg[13]
  -------------------------------------------------------------------
                         required time                          6.942    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 c6/ct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            c6/ct_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.578ns (42.641%)  route 2.123ns (57.359%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 7.227 - 2.200 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.724     5.327    c6/clk_out_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  c6/ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  c6/ct_reg[0]/Q
                         net (fo=12, routed)          0.588     6.371    c6/out[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     6.495 r  c6/out1_carry_i_6__5/O
                         net (fo=1, routed)           0.000     6.495    c6/out1_carry_i_6__5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.027 r  c6/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    c6/out1_carry_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  c6/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    c6/out1_carry__0_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  c6/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    c6/out1_carry__1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 f  c6/out1_carry__2/CO[3]
                         net (fo=8, routed)           0.675     8.044    c6/out1_carry__2_n_0
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.168 r  c6/ct[0]_i_1__5/O
                         net (fo=32, routed)          0.859     9.027    c6/ct[0]_i_1__5_n_0
    SLICE_X2Y58          FDRE                                         r  c6/ct_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk_out (IN)
                         net (fo=0)                   0.000     2.200    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.604     7.227    c6/clk_out_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  c6/ct_reg[14]/C
                         clock pessimism              0.275     7.502    
                         clock uncertainty           -0.035     7.466    
    SLICE_X2Y58          FDRE (Setup_fdre_C_R)       -0.524     6.942    c6/ct_reg[14]
  -------------------------------------------------------------------
                         required time                          6.942    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 c6/ct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            c6/ct_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.578ns (42.641%)  route 2.123ns (57.359%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 7.227 - 2.200 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.724     5.327    c6/clk_out_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  c6/ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  c6/ct_reg[0]/Q
                         net (fo=12, routed)          0.588     6.371    c6/out[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     6.495 r  c6/out1_carry_i_6__5/O
                         net (fo=1, routed)           0.000     6.495    c6/out1_carry_i_6__5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.027 r  c6/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    c6/out1_carry_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  c6/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    c6/out1_carry__0_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  c6/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    c6/out1_carry__1_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 f  c6/out1_carry__2/CO[3]
                         net (fo=8, routed)           0.675     8.044    c6/out1_carry__2_n_0
    SLICE_X1Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.168 r  c6/ct[0]_i_1__5/O
                         net (fo=32, routed)          0.859     9.027    c6/ct[0]_i_1__5_n_0
    SLICE_X2Y58          FDRE                                         r  c6/ct_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk_out (IN)
                         net (fo=0)                   0.000     2.200    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.604     7.227    c6/clk_out_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  c6/ct_reg[15]/C
                         clock pessimism              0.275     7.502    
                         clock uncertainty           -0.035     7.466    
    SLICE_X2Y58          FDRE (Setup_fdre_C_R)       -0.524     6.942    c6/ct_reg[15]
  -------------------------------------------------------------------
                         required time                          6.942    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 c0/ct_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            c0/ct_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.588ns (41.666%)  route 2.223ns (58.334%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 7.222 - 2.200 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.720     5.323    c0/clk_out_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  c0/ct_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  c0/ct_reg[2]/Q
                         net (fo=11, routed)          0.752     6.530    c0/out[2]
    SLICE_X6Y62          LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  c0/out1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.654    c0/out1_carry_i_5_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.187 r  c0/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.187    c0/out1_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  c0/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    c0/out1_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  c0/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.421    c0/out1_carry__1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 f  c0/out1_carry__2/CO[3]
                         net (fo=8, routed)           0.788     8.326    c0/out1_carry__2_n_0
    SLICE_X6Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.450 r  c0/ct[0]_i_1/O
                         net (fo=32, routed)          0.684     9.134    c0/clear
    SLICE_X5Y62          FDRE                                         r  c0/ct_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk_out (IN)
                         net (fo=0)                   0.000     2.200    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.599     7.222    c0/clk_out_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  c0/ct_reg[2]/C
                         clock pessimism              0.301     7.523    
                         clock uncertainty           -0.035     7.487    
    SLICE_X5Y62          FDRE (Setup_fdre_C_R)       -0.429     7.058    c0/ct_reg[2]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                 -2.076    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 c0/ct_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            c0/ct_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.588ns (41.666%)  route 2.223ns (58.334%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 7.222 - 2.200 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.720     5.323    c0/clk_out_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  c0/ct_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  c0/ct_reg[2]/Q
                         net (fo=11, routed)          0.752     6.530    c0/out[2]
    SLICE_X6Y62          LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  c0/out1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.654    c0/out1_carry_i_5_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.187 r  c0/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.187    c0/out1_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  c0/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.304    c0/out1_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  c0/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.421    c0/out1_carry__1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 f  c0/out1_carry__2/CO[3]
                         net (fo=8, routed)           0.788     8.326    c0/out1_carry__2_n_0
    SLICE_X6Y61          LUT1 (Prop_lut1_I0_O)        0.124     8.450 r  c0/ct[0]_i_1/O
                         net (fo=32, routed)          0.684     9.134    c0/clear
    SLICE_X5Y62          FDRE                                         r  c0/ct_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    E3                                                0.000     2.200 r  clk_out (IN)
                         net (fo=0)                   0.000     2.200    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.611 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.531    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.622 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.599     7.222    c0/clk_out_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  c0/ct_reg[4]/C
                         clock pessimism              0.301     7.523    
                         clock uncertainty           -0.035     7.487    
    SLICE_X5Y62          FDRE (Setup_fdre_C_R)       -0.429     7.058    c0/ct_reg[4]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                 -2.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 c2/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            error_inject2/d_error_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.449%)  route 0.113ns (44.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.602     1.521    c2/clk_out_IBUF_BUFG
    SLICE_X7Y57          FDRE                                         r  c2/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  c2/out_reg[6]/Q
                         net (fo=2, routed)           0.113     1.776    error_inject2/D[6]
    SLICE_X4Y56          FDRE                                         r  error_inject2/d_error_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.874     2.039    error_inject2/clk_out_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  error_inject2/d_error_reg[6]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.078     1.616    error_inject2/d_error_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 c0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            error_inject0/d_error_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.572     1.491    c0/clk_out_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  c0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  c0/out_reg[5]/Q
                         net (fo=2, routed)           0.067     1.722    error_inject0/D[5]
    SLICE_X8Y62          FDRE                                         r  error_inject0/d_error_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.842     2.007    error_inject0/clk_out_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  error_inject0/d_error_reg[5]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.064     1.555    error_inject0/d_error_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 c1/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            error_inject1/d_error_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.600     1.519    c1/clk_out_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  c1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  c1/out_reg[6]/Q
                         net (fo=2, routed)           0.111     1.794    error_inject1/D[6]
    SLICE_X0Y63          FDRE                                         r  error_inject1/d_error_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.872     2.037    error_inject1/clk_out_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  error_inject1/d_error_reg[6]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.076     1.610    error_inject1/d_error_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 c1/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            error_inject1/d_error_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.600     1.519    c1/clk_out_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  c1/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  c1/out_reg[5]/Q
                         net (fo=2, routed)           0.111     1.794    error_inject1/D[5]
    SLICE_X0Y63          FDRE                                         r  error_inject1/d_error_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.872     2.037    error_inject1/clk_out_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  error_inject1/d_error_reg[5]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.066     1.600    error_inject1/d_error_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 c1/ct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            c1/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.373%)  route 0.169ns (47.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.599     1.518    c1/clk_out_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  c1/ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  c1/ct_reg[0]/Q
                         net (fo=12, routed)          0.169     1.828    c1/out[0]
    SLICE_X2Y63          LUT6 (Prop_lut6_I3_O)        0.045     1.873 r  c1/out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.873    c1/out[6]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  c1/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.872     2.037    c1/clk_out_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  c1/out_reg[6]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121     1.678    c1/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 c3/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            error_inject3/d_error_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.478%)  route 0.126ns (37.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.573     1.492    c3/clk_out_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  c3/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.656 f  c3/out_reg[3]/Q
                         net (fo=2, routed)           0.126     1.782    c3/out_reg_n_0_[3]
    SLICE_X8Y58          LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  c3/d_error[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.827    error_inject3/D[3]
    SLICE_X8Y58          FDRE                                         r  error_inject3/d_error_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.845     2.010    error_inject3/clk_out_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  error_inject3/d_error_reg[3]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.121     1.630    error_inject3/d_error_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 c1/ct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            c1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.080%)  route 0.171ns (47.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.599     1.518    c1/clk_out_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  c1/ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  c1/ct_reg[0]/Q
                         net (fo=12, routed)          0.171     1.830    c1/out[0]
    SLICE_X2Y63          LUT6 (Prop_lut6_I3_O)        0.045     1.875 r  c1/out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.875    c1/out[3]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  c1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.872     2.037    c1/clk_out_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  c1/out_reg[3]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121     1.678    c1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 c1/ct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            c1/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.080%)  route 0.171ns (47.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.599     1.518    c1/clk_out_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  c1/ct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  c1/ct_reg[0]/Q
                         net (fo=12, routed)          0.171     1.830    c1/out[0]
    SLICE_X2Y63          LUT6 (Prop_lut6_I3_O)        0.045     1.875 r  c1/out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.875    c1/out[5]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  c1/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.872     2.037    c1/clk_out_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  c1/out_reg[5]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121     1.678    c1/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 c2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            error_inject2/d_error_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.983%)  route 0.125ns (47.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.602     1.521    c2/clk_out_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  c2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  c2/out_reg[1]/Q
                         net (fo=2, routed)           0.125     1.787    error_inject2/D[1]
    SLICE_X4Y56          FDRE                                         r  error_inject2/d_error_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.874     2.039    error_inject2/clk_out_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  error_inject2/d_error_reg[1]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.047     1.585    error_inject2/d_error_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 c2/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            error_inject2/d_error_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.974%)  route 0.159ns (53.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.602     1.521    c2/clk_out_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  c2/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  c2/out_reg[4]/Q
                         net (fo=2, routed)           0.159     1.821    error_inject2/D[4]
    SLICE_X4Y56          FDRE                                         r  error_inject2/d_error_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_out (IN)
                         net (fo=0)                   0.000     0.000    clk_out
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_out_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_out_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_out_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.874     2.039    error_inject2/clk_out_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  error_inject2/d_error_reg[4]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.076     1.614    error_inject2/d_error_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.100 }
Period(ns):         2.200
Sources:            { clk_out }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.200       0.045      BUFGCTRL_X0Y16  clk_out_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X7Y62     c0/ct_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X7Y62     c0/ct_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X7Y62     c0/ct_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X3Y65     c0/ct_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X7Y63     c0/ct_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X7Y63     c0/ct_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X7Y63     c0/ct_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X3Y65     c0/ct_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.200       1.200      SLICE_X5Y62     c0/ct_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X11Y65    c4/ct_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X1Y63     c5/ct_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X2Y63     c1/out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X2Y63     c1/out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X2Y63     c1/out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X11Y65    c4/ct_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X11Y65    c4/ct_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X11Y65    c4/ct_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X11Y66    c4/ct_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X11Y66    c4/ct_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X4Y56     c2/out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X7Y56     c3/ct_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X5Y56     c3/ct_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X1Y56     c6/ct_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X9Y60     c7/ct_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X9Y60     c7/ct_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X9Y60     c7/ct_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X9Y61     c7/ct_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X9Y61     c7/ct_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.100       0.600      SLICE_X9Y61     c7/ct_reg[30]/C



