

================================================================
== Vivado HLS Report for 'reconstruct_complex_s'
================================================================
* Date:           Sun Jul 31 13:36:10 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.775|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   55|   55|   55|   55|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- reconstruction  |   53|   53|         3|          1|          1|    52|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     60|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     104|     18|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        -|      -|      16|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     120|    135|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +---------------------------+----------------------+---------+-------+----+----+-----+
    |DNN_wlo_hptosp_16cux_U411  |DNN_wlo_hptosp_16cux  |        0|      0|  52|   9|    0|
    |DNN_wlo_hptosp_16cux_U412  |DNN_wlo_hptosp_16cux  |        0|      0|  52|   9|    0|
    +---------------------------+----------------------+---------+-------+----+----+-----+
    |Total                      |                      |        0|      0| 104|  18|    0|
    +---------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln542_fu_125_p2        |     +    |      0|  0|  15|           7|           6|
    |i_fu_110_p2                |     +    |      0|  0|  15|           6|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln537_fu_104_p2       |   icmp   |      0|  0|  11|           6|           5|
    |tmp_last_V_fu_136_p2       |   icmp   |      0|  0|  11|           6|           5|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  60|          30|          22|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |DNN_out_TDATA_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_reg_85               |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   10|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |i_0_reg_85                        |  6|   0|    6|          0|
    |icmp_ln537_reg_159                |  1|   0|    1|          0|
    |icmp_ln537_reg_159_pp0_iter1_reg  |  1|   0|    1|          0|
    |tmp_last_V_reg_178                |  1|   0|    1|          0|
    |tmp_last_V_reg_178_pp0_iter1_reg  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 16|   0|   16|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_start        |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_done         | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_idle         | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_ready        | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|y_L3_address0   | out |    7|  ap_memory |         y_L3         |     array    |
|y_L3_ce0        | out |    1|  ap_memory |         y_L3         |     array    |
|y_L3_q0         |  in |   16|  ap_memory |         y_L3         |     array    |
|y_L3_address1   | out |    7|  ap_memory |         y_L3         |     array    |
|y_L3_ce1        | out |    1|  ap_memory |         y_L3         |     array    |
|y_L3_q1         |  in |   16|  ap_memory |         y_L3         |     array    |
|DNN_out_TDATA   | out |   64|    axis    |    DNN_out_V_data    |    pointer   |
|DNN_out_TREADY  |  in |    1|    axis    |    DNN_out_V_data    |    pointer   |
|DNN_out_TVALID  | out |    1|    axis    |   DNN_out_V_last_V   |    pointer   |
|DNN_out_TLAST   | out |    1|    axis    |   DNN_out_V_last_V   |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %DNN_out_V_data, i1* %DNN_out_V_last_V, [5 x i8]* @p_str10, i32 0, i32 0, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [dnn/dnn.cpp:537]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %reconstruction ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.42ns)   --->   "%icmp_ln537 = icmp eq i6 %i_0, -12" [dnn/dnn.cpp:537]   --->   Operation 9 'icmp' 'icmp_ln537' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [dnn/dnn.cpp:537]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln537, label %2, label %reconstruction" [dnn/dnn.cpp:537]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i6 %i_0 to i7" [dnn/dnn.cpp:537]   --->   Operation 13 'zext' 'zext_ln537' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln542 = zext i6 %i_0 to i64" [dnn/dnn.cpp:542]   --->   Operation 14 'zext' 'zext_ln542' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%y_L3_addr = getelementptr [104 x half]* %y_L3, i64 0, i64 %zext_ln542" [dnn/dnn.cpp:542]   --->   Operation 15 'getelementptr' 'y_L3_addr' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.25ns)   --->   "%y_L3_load = load half* %y_L3_addr, align 2" [dnn/dnn.cpp:542]   --->   Operation 16 'load' 'y_L3_load' <Predicate = (!icmp_ln537)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_2 : Operation 17 [1/1] (1.87ns)   --->   "%add_ln542 = add i7 %zext_ln537, 52" [dnn/dnn.cpp:542]   --->   Operation 17 'add' 'add_ln542' <Predicate = (!icmp_ln537)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln542_1 = zext i7 %add_ln542 to i64" [dnn/dnn.cpp:542]   --->   Operation 18 'zext' 'zext_ln542_1' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%y_L3_addr_1 = getelementptr [104 x half]* %y_L3, i64 0, i64 %zext_ln542_1" [dnn/dnn.cpp:542]   --->   Operation 19 'getelementptr' 'y_L3_addr_1' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%y_L3_load_1 = load half* %y_L3_addr_1, align 2" [dnn/dnn.cpp:542]   --->   Operation 20 'load' 'y_L3_load_1' <Predicate = (!icmp_ln537)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_2 : Operation 21 [1/1] (1.42ns)   --->   "%tmp_last_V = icmp eq i6 %i_0, -13" [dnn/dnn.cpp:548]   --->   Operation 21 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln537)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%y_L3_load = load half* %y_L3_addr, align 2" [dnn/dnn.cpp:542]   --->   Operation 22 'load' 'y_L3_load' <Predicate = (!icmp_ln537)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_3 : Operation 23 [2/2] (3.52ns)   --->   "%tmp_data_M_real = fpext half %y_L3_load to float" [dnn/dnn.cpp:542]   --->   Operation 23 'hptosp' 'tmp_data_M_real' <Predicate = (!icmp_ln537)> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%y_L3_load_1 = load half* %y_L3_addr_1, align 2" [dnn/dnn.cpp:542]   --->   Operation 24 'load' 'y_L3_load_1' <Predicate = (!icmp_ln537)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_3 : Operation 25 [2/2] (3.52ns)   --->   "%tmp_data_M_imag = fpext half %y_L3_load_1 to float" [dnn/dnn.cpp:542]   --->   Operation 25 'hptosp' 'tmp_data_M_imag' <Predicate = (!icmp_ln537)> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str8) nounwind" [dnn/dnn.cpp:537]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str8)" [dnn/dnn.cpp:537]   --->   Operation 27 'specregionbegin' 'tmp' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dnn/dnn.cpp:539]   --->   Operation 28 'specpipeline' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (3.52ns)   --->   "%tmp_data_M_real = fpext half %y_L3_load to float" [dnn/dnn.cpp:542]   --->   Operation 29 'hptosp' 'tmp_data_M_real' <Predicate = (!icmp_ln537)> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 30 [1/2] (3.52ns)   --->   "%tmp_data_M_imag = fpext half %y_L3_load_1 to float" [dnn/dnn.cpp:542]   --->   Operation 30 'hptosp' 'tmp_data_M_imag' <Predicate = (!icmp_ln537)> <Delay = 3.52> <Core = "Half2Float">   --->   Core 93 'Half2Float' <Latency = 1> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'hptosp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln162 = bitcast float %tmp_data_M_real to i32" [dnn/dnn.cpp:551]   --->   Operation 31 'bitcast' 'bitcast_ln162' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln162_1 = bitcast float %tmp_data_M_imag to i32" [dnn/dnn.cpp:551]   --->   Operation 32 'bitcast' 'bitcast_ln162_1' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln162_1, i32 %bitcast_ln162)" [dnn/dnn.cpp:551]   --->   Operation 33 'bitconcatenate' 'tmp_data' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P(i64* %DNN_out_V_data, i1* %DNN_out_V_last_V, i64 %tmp_data, i1 %tmp_last_V)" [dnn/dnn.cpp:551]   --->   Operation 34 'write' <Predicate = (!icmp_ln537)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str8, i32 %tmp)" [dnn/dnn.cpp:552]   --->   Operation 35 'specregionend' 'empty_11' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [dnn/dnn.cpp:537]   --->   Operation 36 'br' <Predicate = (!icmp_ln537)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [dnn/dnn.cpp:554]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_L3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ DNN_out_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DNN_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000]
br_ln537           (br               ) [ 011110]
i_0                (phi              ) [ 001000]
icmp_ln537         (icmp             ) [ 001110]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011110]
br_ln537           (br               ) [ 000000]
zext_ln537         (zext             ) [ 000000]
zext_ln542         (zext             ) [ 000000]
y_L3_addr          (getelementptr    ) [ 001100]
add_ln542          (add              ) [ 000000]
zext_ln542_1       (zext             ) [ 000000]
y_L3_addr_1        (getelementptr    ) [ 001100]
tmp_last_V         (icmp             ) [ 001110]
y_L3_load          (load             ) [ 001010]
y_L3_load_1        (load             ) [ 001010]
specloopname_ln537 (specloopname     ) [ 000000]
tmp                (specregionbegin  ) [ 000000]
specpipeline_ln539 (specpipeline     ) [ 000000]
tmp_data_M_real    (hptosp           ) [ 000000]
tmp_data_M_imag    (hptosp           ) [ 000000]
bitcast_ln162      (bitcast          ) [ 000000]
bitcast_ln162_1    (bitcast          ) [ 000000]
tmp_data           (bitconcatenate   ) [ 000000]
write_ln551        (write            ) [ 000000]
empty_11           (specregionend    ) [ 000000]
br_ln537           (br               ) [ 011110]
ret_ln554          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_L3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_L3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DNN_out_V_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DNN_out_V_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DNN_out_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DNN_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln551_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="0" index="3" bw="64" slack="0"/>
<pin id="55" dir="0" index="4" bw="1" slack="2"/>
<pin id="56" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln551/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="y_L3_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_L3_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="7" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="80" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="81" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="0"/>
<pin id="83" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_L3_load/2 y_L3_load_1/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="y_L3_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="7" slack="0"/>
<pin id="77" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_L3_addr_1/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="i_0_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="1"/>
<pin id="87" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_0_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="hptosp(533) " fcode="hptosp"/>
<opset="tmp_data_M_real/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="hptosp(533) " fcode="hptosp"/>
<opset="tmp_data_M_imag/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln537_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln537/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln537_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln537/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln542_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln542/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln542_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="7" slack="0"/>
<pin id="128" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln542/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln542_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln542_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_last_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="bitcast_ln162_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln162/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bitcast_ln162_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln162_1/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_data_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data/4 "/>
</bind>
</comp>

<comp id="159" class="1005" name="icmp_ln537_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln537 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="0"/>
<pin id="165" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="168" class="1005" name="y_L3_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="y_L3_addr "/>
</bind>
</comp>

<comp id="173" class="1005" name="y_L3_addr_1_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="1"/>
<pin id="175" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="y_L3_addr_1 "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_last_V_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="2"/>
<pin id="180" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="183" class="1005" name="y_L3_load_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="1"/>
<pin id="185" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_L3_load "/>
</bind>
</comp>

<comp id="188" class="1005" name="y_L3_load_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="1"/>
<pin id="190" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_L3_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="46" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="73" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="67" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="67" pin="7"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="89" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="89" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="89" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="89" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="129"><net_src comp="116" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="140"><net_src comp="89" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="96" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="100" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="142" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="158"><net_src comp="150" pin="3"/><net_sink comp="50" pin=3"/></net>

<net id="162"><net_src comp="104" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="110" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="171"><net_src comp="60" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="176"><net_src comp="73" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="181"><net_src comp="136" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="50" pin=4"/></net>

<net id="186"><net_src comp="67" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="191"><net_src comp="67" pin="7"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="100" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DNN_out_V_data | {4 }
	Port: DNN_out_V_last_V | {4 }
 - Input state : 
	Port: reconstruct_complex_ : y_L3 | {2 3 }
	Port: reconstruct_complex_ : DNN_out_V_data | {}
	Port: reconstruct_complex_ : DNN_out_V_last_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln537 : 1
		i : 1
		br_ln537 : 2
		zext_ln537 : 1
		zext_ln542 : 1
		y_L3_addr : 2
		y_L3_load : 3
		add_ln542 : 2
		zext_ln542_1 : 3
		y_L3_addr_1 : 4
		y_L3_load_1 : 5
		tmp_last_V : 1
	State 3
		tmp_data_M_real : 1
		tmp_data_M_imag : 1
	State 4
		bitcast_ln162 : 1
		bitcast_ln162_1 : 1
		tmp_data : 2
		write_ln551 : 3
		empty_11 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|  hptosp  |        grp_fu_96        |    0    |    52   |    9    |
|          |        grp_fu_100       |    0    |    52   |    9    |
|----------|-------------------------|---------|---------|---------|
|    add   |         i_fu_110        |    0    |    0    |    15   |
|          |     add_ln542_fu_125    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln537_fu_104    |    0    |    0    |    11   |
|          |    tmp_last_V_fu_136    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln551_write_fu_50 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln537_fu_116    |    0    |    0    |    0    |
|   zext   |    zext_ln542_fu_120    |    0    |    0    |    0    |
|          |   zext_ln542_1_fu_131   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|     tmp_data_fu_150     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |   104   |    70   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_0_reg_85    |    6   |
|     i_reg_163     |    6   |
| icmp_ln537_reg_159|    1   |
| tmp_last_V_reg_178|    1   |
|y_L3_addr_1_reg_173|    7   |
| y_L3_addr_reg_168 |    7   |
|y_L3_load_1_reg_188|   16   |
| y_L3_load_reg_183 |   16   |
+-------------------+--------+
|       Total       |   60   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_67 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_96    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_100    |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   78   ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   104  |   70   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   60   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   164  |   106  |
+-----------+--------+--------+--------+--------+
