0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.sim/sim_1/behav/xsim/glbl.v,1621945062,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sim_1/imports/new/my_pe.v,1622800016,verilog,,C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sources_1/new/pe_array_op.v,,my_pe,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../term_project_v0.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0;../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../term_project_v0.srcs/sources_1/ip/clk_wiz_0;C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sim_1/new/tb_pe_array.v,1623992507,verilog,,,,tb_pe_array,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../term_project_v0.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0;../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../term_project_v0.srcs/sources_1/ip/clk_wiz_0;C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1623227446,verilog,,C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sim_1/imports/new/my_pe.v,,clk_wiz_0,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../term_project_v0.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0;../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../term_project_v0.srcs/sources_1/ip/clk_wiz_0;C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1623227446,verilog,,C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../term_project_v0.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0;../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../term_project_v0.srcs/sources_1/ip/clk_wiz_0;C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sources_1/ip/floating_point_MAC/sim/floating_point_MAC.vhd,1621945064,vhdl,,,,floating_point_mac,,,,,,,,
C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sources_1/new/pe_array.v,1623989020,verilog,,C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sim_1/new/tb_pe_array.v,,pe_array_v1,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../term_project_v0.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0;../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../term_project_v0.srcs/sources_1/ip/clk_wiz_0;C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sources_1/new/pe_array_op.v,1623994147,verilog,,C:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/28_Verilog_V0/term_project_v0.srcs/sim_1/new/tb_pe_array.v,,pe_array_v2,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../term_project_v0.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0;../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../term_project_v0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../term_project_v0.srcs/sources_1/ip/clk_wiz_0;C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
