

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s'
================================================================
* Date:           Thu Jul  4 19:00:13 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.637 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      145|      145|  0.725 us|  0.725 us|  145|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                    |                                                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                      |                                  Module                                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_468  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s  |        2|        2|  10.000 ns|  10.000 ns|    2|    2|       no|
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      144|      144|         4|          -|          -|    36|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    25|     8614|    50663|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       65|    -|
|Register             |        -|     -|      268|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    25|     8882|    50755|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|        1|       11|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+------+-------+-----+
    |                                      Instance                                      |                                  Module                                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_468  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s  |        0|  25|  8614|  50663|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                               |                                                                         |        0|  25|  8614|  50663|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_864_p2   |         +|   0|  0|  13|           6|           1|
    |ap_block_state2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln79_fu_858_p2  |      icmp|   0|  0|  10|           6|           6|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  27|          14|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |indvar_flatten_fu_458  |   9|          2|    6|         12|
    |layer10_out_write      |   9|          2|    1|          2|
    |layer9_out_blk_n       |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  65|         14|   11|         24|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                              | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                        |   3|   0|    3|          0|
    |ap_done_reg                                                                                      |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_468_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_458                                                                            |   6|   0|    6|          0|
    |ref_tmp_i_10_reg_1120                                                                            |  16|   0|   16|          0|
    |ref_tmp_i_11_reg_1125                                                                            |  16|   0|   16|          0|
    |ref_tmp_i_12_reg_1130                                                                            |  16|   0|   16|          0|
    |ref_tmp_i_1_reg_1070                                                                             |  16|   0|   16|          0|
    |ref_tmp_i_2_reg_1075                                                                             |  16|   0|   16|          0|
    |ref_tmp_i_3_reg_1080                                                                             |  16|   0|   16|          0|
    |ref_tmp_i_4_reg_1085                                                                             |  16|   0|   16|          0|
    |ref_tmp_i_5_reg_1090                                                                             |  16|   0|   16|          0|
    |ref_tmp_i_6_reg_1095                                                                             |  16|   0|   16|          0|
    |ref_tmp_i_7_reg_1100                                                                             |  16|   0|   16|          0|
    |ref_tmp_i_8_reg_1105                                                                             |  16|   0|   16|          0|
    |ref_tmp_i_9_reg_1110                                                                             |  16|   0|   16|          0|
    |ref_tmp_i_s_reg_1115                                                                             |  16|   0|   16|          0|
    |start_once_reg                                                                                   |   1|   0|    1|          0|
    |trunc_ln87_1_reg_1065                                                                            |  16|   0|   16|          0|
    |trunc_ln87_reg_1055                                                                              |  16|   0|   16|          0|
    |trunc_ln87_s_reg_1060                                                                            |  16|   0|   16|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                            | 268|   0|  268|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,24u>,config10>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,24u>,config10>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,24u>,config10>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,24u>,config10>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,24u>,config10>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,24u>,config10>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,24u>,config10>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,24u>,config10>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,24u>,config10>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,24u>,config10>|  return value|
|layer9_out_dout             |   in|  256|     ap_fifo|                                                                layer9_out|       pointer|
|layer9_out_num_data_valid   |   in|    7|     ap_fifo|                                                                layer9_out|       pointer|
|layer9_out_fifo_cap         |   in|    7|     ap_fifo|                                                                layer9_out|       pointer|
|layer9_out_empty_n          |   in|    1|     ap_fifo|                                                                layer9_out|       pointer|
|layer9_out_read             |  out|    1|     ap_fifo|                                                                layer9_out|       pointer|
|layer10_out_din             |  out|  384|     ap_fifo|                                                               layer10_out|       pointer|
|layer10_out_num_data_valid  |   in|    5|     ap_fifo|                                                               layer10_out|       pointer|
|layer10_out_fifo_cap        |   in|    5|     ap_fifo|                                                               layer10_out|       pointer|
|layer10_out_full_n          |   in|    1|     ap_fifo|                                                               layer10_out|       pointer|
|layer10_out_write           |  out|    1|     ap_fifo|                                                               layer10_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

