// Seed: 1993576125
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output tri id_2,
    input wire id_3,
    output tri id_4,
    input uwire id_5,
    output wor id_6,
    output tri0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri id_10,
    output wire id_11,
    input tri0 id_12
);
  wire id_14;
  assign module_1.id_6 = 0;
endmodule
module module_0 #(
    parameter id_8 = 32'd50
) (
    output uwire id_0,
    input wire id_1,
    output supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    output tri id_6,
    output uwire id_7
    , id_12,
    input wor _id_8,
    input uwire id_9,
    input wor id_10
);
  logic [1 : ""] id_13;
  ;
  wire [1 'b0 : id_8] module_1;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_7,
      id_4,
      id_0,
      id_4,
      id_2,
      id_6,
      id_1,
      id_1,
      id_9,
      id_0,
      id_4
  );
  assign id_12 = id_1;
endmodule
