$date
	Thu May 14 19:02:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4_tb $end
$scope module mux01 $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % out $end
$var wire 2 & sel [1:0] $end
$upscope $end
$upscope $end
$scope module mux4_tb $end
$var reg 1 ! A $end
$upscope $end
$scope module mux4_tb $end
$var reg 1 " B $end
$upscope $end
$scope module mux4_tb $end
$var reg 1 # C $end
$upscope $end
$scope module mux4_tb $end
$var reg 1 $ D $end
$upscope $end
$scope module mux4_tb $end
$var reg 2 ' sel [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#50
1%
1#
1!
#100
1%
0#
1"
0!
b1 &
b1 '
#150
0%
0"
#200
1%
1#
b10 &
b10 '
#250
0%
0#
#300
1%
1$
b11 &
b11 '
#350
0%
0$
1#
1"
1!
#400
