
robot_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f1c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  08009100  08009100  00019100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094b4  080094b4  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  080094b4  080094b4  000194b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080094bc  080094bc  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094bc  080094bc  000194bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080094c0  080094c0  000194c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  080094c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005b4  200001f4  080096b8  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007a8  080096b8  000207a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a29a  00000000  00000000  00020267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b97  00000000  00000000  0003a501  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014b0  00000000  00000000  0003e098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ff2  00000000  00000000  0003f548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028e65  00000000  00000000  0004053a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b714  00000000  00000000  0006939f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001058a4  00000000  00000000  00084ab3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000643c  00000000  00000000  0018a358  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  00190794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f4 	.word	0x200001f4
 80001fc:	00000000 	.word	0x00000000
 8000200:	080090e4 	.word	0x080090e4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f8 	.word	0x200001f8
 800021c:	080090e4 	.word	0x080090e4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b970 	b.w	8000ef0 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	460d      	mov	r5, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	460f      	mov	r7, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4694      	mov	ip, r2
 8000c3c:	d965      	bls.n	8000d0a <__udivmoddi4+0xe2>
 8000c3e:	fab2 f382 	clz	r3, r2
 8000c42:	b143      	cbz	r3, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c48:	f1c3 0220 	rsb	r2, r3, #32
 8000c4c:	409f      	lsls	r7, r3
 8000c4e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c52:	4317      	orrs	r7, r2
 8000c54:	409c      	lsls	r4, r3
 8000c56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5a:	fa1f f58c 	uxth.w	r5, ip
 8000c5e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c62:	0c22      	lsrs	r2, r4, #16
 8000c64:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c68:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c6c:	fb01 f005 	mul.w	r0, r1, r5
 8000c70:	4290      	cmp	r0, r2
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c74:	eb1c 0202 	adds.w	r2, ip, r2
 8000c78:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c7c:	f080 811c 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000c80:	4290      	cmp	r0, r2
 8000c82:	f240 8119 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000c86:	3902      	subs	r1, #2
 8000c88:	4462      	add	r2, ip
 8000c8a:	1a12      	subs	r2, r2, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9a:	fb00 f505 	mul.w	r5, r0, r5
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x90>
 8000ca2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x294>
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x294>
 8000cb4:	4464      	add	r4, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cbc:	1b64      	subs	r4, r4, r5
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11e      	cbz	r6, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40dc      	lsrs	r4, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0xbc>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80ed 	beq.w	8000eb2 <__udivmoddi4+0x28a>
 8000cd8:	2100      	movs	r1, #0
 8000cda:	e9c6 0500 	strd	r0, r5, [r6]
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce4:	fab3 f183 	clz	r1, r3
 8000ce8:	2900      	cmp	r1, #0
 8000cea:	d149      	bne.n	8000d80 <__udivmoddi4+0x158>
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	d302      	bcc.n	8000cf6 <__udivmoddi4+0xce>
 8000cf0:	4282      	cmp	r2, r0
 8000cf2:	f200 80f8 	bhi.w	8000ee6 <__udivmoddi4+0x2be>
 8000cf6:	1a84      	subs	r4, r0, r2
 8000cf8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d0e2      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	e9c6 4700 	strd	r4, r7, [r6]
 8000d08:	e7df      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d0a:	b902      	cbnz	r2, 8000d0e <__udivmoddi4+0xe6>
 8000d0c:	deff      	udf	#255	; 0xff
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 8090 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d18:	1a8a      	subs	r2, r1, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	2101      	movs	r1, #1
 8000d24:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d28:	fb07 2015 	mls	r0, r7, r5, r2
 8000d2c:	0c22      	lsrs	r2, r4, #16
 8000d2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d32:	fb0e f005 	mul.w	r0, lr, r5
 8000d36:	4290      	cmp	r0, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d3e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4290      	cmp	r0, r2
 8000d46:	f200 80cb 	bhi.w	8000ee0 <__udivmoddi4+0x2b8>
 8000d4a:	4645      	mov	r5, r8
 8000d4c:	1a12      	subs	r2, r2, r0
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d54:	fb07 2210 	mls	r2, r7, r0, r2
 8000d58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d5c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x14e>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x14c>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f200 80bb 	bhi.w	8000eea <__udivmoddi4+0x2c2>
 8000d74:	4610      	mov	r0, r2
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d7e:	e79f      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d80:	f1c1 0720 	rsb	r7, r1, #32
 8000d84:	408b      	lsls	r3, r1
 8000d86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d92:	fa20 f307 	lsr.w	r3, r0, r7
 8000d96:	40fd      	lsrs	r5, r7
 8000d98:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9c:	4323      	orrs	r3, r4
 8000d9e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da2:	fa1f fe8c 	uxth.w	lr, ip
 8000da6:	fb09 5518 	mls	r5, r9, r8, r5
 8000daa:	0c1c      	lsrs	r4, r3, #16
 8000dac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db0:	fb08 f50e 	mul.w	r5, r8, lr
 8000db4:	42a5      	cmp	r5, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	fa00 f001 	lsl.w	r0, r0, r1
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc8:	f080 8088 	bcs.w	8000edc <__udivmoddi4+0x2b4>
 8000dcc:	42a5      	cmp	r5, r4
 8000dce:	f240 8085 	bls.w	8000edc <__udivmoddi4+0x2b4>
 8000dd2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd6:	4464      	add	r4, ip
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	b29d      	uxth	r5, r3
 8000ddc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de0:	fb09 4413 	mls	r4, r9, r3, r4
 8000de4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000de8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000df8:	d26c      	bcs.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfa:	45a6      	cmp	lr, r4
 8000dfc:	d96a      	bls.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfe:	3b02      	subs	r3, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e06:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	42ac      	cmp	r4, r5
 8000e10:	46c8      	mov	r8, r9
 8000e12:	46ae      	mov	lr, r5
 8000e14:	d356      	bcc.n	8000ec4 <__udivmoddi4+0x29c>
 8000e16:	d053      	beq.n	8000ec0 <__udivmoddi4+0x298>
 8000e18:	b156      	cbz	r6, 8000e30 <__udivmoddi4+0x208>
 8000e1a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e1e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e22:	fa04 f707 	lsl.w	r7, r4, r7
 8000e26:	40ca      	lsrs	r2, r1
 8000e28:	40cc      	lsrs	r4, r1
 8000e2a:	4317      	orrs	r7, r2
 8000e2c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e30:	4618      	mov	r0, r3
 8000e32:	2100      	movs	r1, #0
 8000e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e38:	f1c3 0120 	rsb	r1, r3, #32
 8000e3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e40:	fa20 f201 	lsr.w	r2, r0, r1
 8000e44:	fa25 f101 	lsr.w	r1, r5, r1
 8000e48:	409d      	lsls	r5, r3
 8000e4a:	432a      	orrs	r2, r5
 8000e4c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1510 	mls	r5, r7, r0, r1
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e62:	fb00 f50e 	mul.w	r5, r0, lr
 8000e66:	428d      	cmp	r5, r1
 8000e68:	fa04 f403 	lsl.w	r4, r4, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x258>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e76:	d22f      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e78:	428d      	cmp	r5, r1
 8000e7a:	d92d      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1b49      	subs	r1, r1, r5
 8000e82:	b292      	uxth	r2, r2
 8000e84:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e88:	fb07 1115 	mls	r1, r7, r5, r1
 8000e8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e90:	fb05 f10e 	mul.w	r1, r5, lr
 8000e94:	4291      	cmp	r1, r2
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x282>
 8000e98:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ea0:	d216      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea2:	4291      	cmp	r1, r2
 8000ea4:	d914      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea6:	3d02      	subs	r5, #2
 8000ea8:	4462      	add	r2, ip
 8000eaa:	1a52      	subs	r2, r2, r1
 8000eac:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb0:	e738      	b.n	8000d24 <__udivmoddi4+0xfc>
 8000eb2:	4631      	mov	r1, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e708      	b.n	8000cca <__udivmoddi4+0xa2>
 8000eb8:	4639      	mov	r1, r7
 8000eba:	e6e6      	b.n	8000c8a <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x90>
 8000ec0:	4548      	cmp	r0, r9
 8000ec2:	d2a9      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	e7a3      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ed0:	4645      	mov	r5, r8
 8000ed2:	e7ea      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ed4:	462b      	mov	r3, r5
 8000ed6:	e794      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed8:	4640      	mov	r0, r8
 8000eda:	e7d1      	b.n	8000e80 <__udivmoddi4+0x258>
 8000edc:	46d0      	mov	r8, sl
 8000ede:	e77b      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ee0:	3d02      	subs	r5, #2
 8000ee2:	4462      	add	r2, ip
 8000ee4:	e732      	b.n	8000d4c <__udivmoddi4+0x124>
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	e70a      	b.n	8000d00 <__udivmoddi4+0xd8>
 8000eea:	4464      	add	r4, ip
 8000eec:	3802      	subs	r0, #2
 8000eee:	e742      	b.n	8000d76 <__udivmoddi4+0x14e>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <SystemClock_Config>:




void SystemClock_Config(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b094      	sub	sp, #80	; 0x50
 8000ef8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000efa:	f107 0318 	add.w	r3, r7, #24
 8000efe:	2238      	movs	r2, #56	; 0x38
 8000f00:	2100      	movs	r1, #0
 8000f02:	4618      	mov	r0, r3
 8000f04:	f006 f99d 	bl	8007242 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f08:	1d3b      	adds	r3, r7, #4
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	605a      	str	r2, [r3, #4]
 8000f10:	609a      	str	r2, [r3, #8]
 8000f12:	60da      	str	r2, [r3, #12]
 8000f14:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000f16:	2000      	movs	r0, #0
 8000f18:	f001 fdbe 	bl	8002a98 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f24:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f26:	2340      	movs	r3, #64	; 0x40
 8000f28:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000f32:	2304      	movs	r3, #4
 8000f34:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000f36:	2355      	movs	r3, #85	; 0x55
 8000f38:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f42:	2302      	movs	r3, #2
 8000f44:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f46:	f107 0318 	add.w	r3, r7, #24
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f001 fe58 	bl	8002c00 <HAL_RCC_OscConfig>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000f56:	f000 ff3f 	bl	8001dd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f5a:	230f      	movs	r3, #15
 8000f5c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f62:	2300      	movs	r3, #0
 8000f64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f66:	2300      	movs	r3, #0
 8000f68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f6e:	1d3b      	adds	r3, r7, #4
 8000f70:	2104      	movs	r1, #4
 8000f72:	4618      	mov	r0, r3
 8000f74:	f002 f956 	bl	8003224 <HAL_RCC_ClockConfig>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000f7e:	f000 ff2b 	bl	8001dd8 <Error_Handler>
  }
}
 8000f82:	bf00      	nop
 8000f84:	3750      	adds	r7, #80	; 0x50
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
	...

08000f8c <MX_GPIO_Init>:

#include "gpio_configuration.h"


void MX_GPIO_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b08a      	sub	sp, #40	; 0x28
 8000f90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f92:	f107 0314 	add.w	r3, r7, #20
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	60da      	str	r2, [r3, #12]
 8000fa0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa2:	4b2f      	ldr	r3, [pc, #188]	; (8001060 <MX_GPIO_Init+0xd4>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa6:	4a2e      	ldr	r2, [pc, #184]	; (8001060 <MX_GPIO_Init+0xd4>)
 8000fa8:	f043 0304 	orr.w	r3, r3, #4
 8000fac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fae:	4b2c      	ldr	r3, [pc, #176]	; (8001060 <MX_GPIO_Init+0xd4>)
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb2:	f003 0304 	and.w	r3, r3, #4
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fba:	4b29      	ldr	r3, [pc, #164]	; (8001060 <MX_GPIO_Init+0xd4>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fbe:	4a28      	ldr	r2, [pc, #160]	; (8001060 <MX_GPIO_Init+0xd4>)
 8000fc0:	f043 0320 	orr.w	r3, r3, #32
 8000fc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fc6:	4b26      	ldr	r3, [pc, #152]	; (8001060 <MX_GPIO_Init+0xd4>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fca:	f003 0320 	and.w	r3, r3, #32
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd2:	4b23      	ldr	r3, [pc, #140]	; (8001060 <MX_GPIO_Init+0xd4>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd6:	4a22      	ldr	r2, [pc, #136]	; (8001060 <MX_GPIO_Init+0xd4>)
 8000fd8:	f043 0301 	orr.w	r3, r3, #1
 8000fdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fde:	4b20      	ldr	r3, [pc, #128]	; (8001060 <MX_GPIO_Init+0xd4>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe2:	f003 0301 	and.w	r3, r3, #1
 8000fe6:	60bb      	str	r3, [r7, #8]
 8000fe8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fea:	4b1d      	ldr	r3, [pc, #116]	; (8001060 <MX_GPIO_Init+0xd4>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fee:	4a1c      	ldr	r2, [pc, #112]	; (8001060 <MX_GPIO_Init+0xd4>)
 8000ff0:	f043 0302 	orr.w	r3, r3, #2
 8000ff4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ff6:	4b1a      	ldr	r3, [pc, #104]	; (8001060 <MX_GPIO_Init+0xd4>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|LD2_Pin, GPIO_PIN_RESET);
 8001002:	2200      	movs	r2, #0
 8001004:	2123      	movs	r1, #35	; 0x23
 8001006:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800100a:	f001 fd2d 	bl	8002a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800100e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001012:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001014:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001018:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101a:	2300      	movs	r3, #0
 800101c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	4619      	mov	r1, r3
 8001024:	480f      	ldr	r0, [pc, #60]	; (8001064 <MX_GPIO_Init+0xd8>)
 8001026:	f001 fb9d 	bl	8002764 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD2_Pin;
 800102a:	2323      	movs	r3, #35	; 0x23
 800102c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102e:	2301      	movs	r3, #1
 8001030:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001036:	2300      	movs	r3, #0
 8001038:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103a:	f107 0314 	add.w	r3, r7, #20
 800103e:	4619      	mov	r1, r3
 8001040:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001044:	f001 fb8e 	bl	8002764 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001048:	2200      	movs	r2, #0
 800104a:	2100      	movs	r1, #0
 800104c:	2028      	movs	r0, #40	; 0x28
 800104e:	f001 fb61 	bl	8002714 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001052:	2028      	movs	r0, #40	; 0x28
 8001054:	f001 fb78 	bl	8002748 <HAL_NVIC_EnableIRQ>

}
 8001058:	bf00      	nop
 800105a:	3728      	adds	r7, #40	; 0x28
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	40021000 	.word	0x40021000
 8001064:	48000800 	.word	0x48000800

08001068 <MX_TIM1_Init>:




void MX_TIM1_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b09c      	sub	sp, #112	; 0x70
 800106c:	af00      	add	r7, sp, #0


  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800106e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800107c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001088:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]
 8001098:	615a      	str	r2, [r3, #20]
 800109a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800109c:	1d3b      	adds	r3, r7, #4
 800109e:	2234      	movs	r2, #52	; 0x34
 80010a0:	2100      	movs	r1, #0
 80010a2:	4618      	mov	r0, r3
 80010a4:	f006 f8cd 	bl	8007242 <memset>

  htim1.Instance = TIM1;
 80010a8:	4b57      	ldr	r3, [pc, #348]	; (8001208 <MX_TIM1_Init+0x1a0>)
 80010aa:	4a58      	ldr	r2, [pc, #352]	; (800120c <MX_TIM1_Init+0x1a4>)
 80010ac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 170000-1;
 80010ae:	4b56      	ldr	r3, [pc, #344]	; (8001208 <MX_TIM1_Init+0x1a0>)
 80010b0:	4a57      	ldr	r2, [pc, #348]	; (8001210 <MX_TIM1_Init+0x1a8>)
 80010b2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010b4:	4b54      	ldr	r3, [pc, #336]	; (8001208 <MX_TIM1_Init+0x1a0>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 80010ba:	4b53      	ldr	r3, [pc, #332]	; (8001208 <MX_TIM1_Init+0x1a0>)
 80010bc:	2263      	movs	r2, #99	; 0x63
 80010be:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010c0:	4b51      	ldr	r3, [pc, #324]	; (8001208 <MX_TIM1_Init+0x1a0>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010c6:	4b50      	ldr	r3, [pc, #320]	; (8001208 <MX_TIM1_Init+0x1a0>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010cc:	4b4e      	ldr	r3, [pc, #312]	; (8001208 <MX_TIM1_Init+0x1a0>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010d2:	484d      	ldr	r0, [pc, #308]	; (8001208 <MX_TIM1_Init+0x1a0>)
 80010d4:	f002 fd42 	bl	8003b5c <HAL_TIM_Base_Init>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80010de:	f000 fe7b 	bl	8001dd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010e6:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010e8:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80010ec:	4619      	mov	r1, r3
 80010ee:	4846      	ldr	r0, [pc, #280]	; (8001208 <MX_TIM1_Init+0x1a0>)
 80010f0:	f003 fb80 	bl	80047f4 <HAL_TIM_ConfigClockSource>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80010fa:	f000 fe6d 	bl	8001dd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010fe:	4842      	ldr	r0, [pc, #264]	; (8001208 <MX_TIM1_Init+0x1a0>)
 8001100:	f002 fe6c 	bl	8003ddc <HAL_TIM_PWM_Init>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800110a:	f000 fe65 	bl	8001dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800110e:	2300      	movs	r3, #0
 8001110:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001112:	2300      	movs	r3, #0
 8001114:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001116:	2300      	movs	r3, #0
 8001118:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800111a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800111e:	4619      	mov	r1, r3
 8001120:	4839      	ldr	r0, [pc, #228]	; (8001208 <MX_TIM1_Init+0x1a0>)
 8001122:	f004 f945 	bl	80053b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 800112c:	f000 fe54 	bl	8001dd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001130:	2360      	movs	r3, #96	; 0x60
 8001132:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001138:	2300      	movs	r3, #0
 800113a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800113c:	2300      	movs	r3, #0
 800113e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001140:	2300      	movs	r3, #0
 8001142:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001144:	2300      	movs	r3, #0
 8001146:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001148:	2300      	movs	r3, #0
 800114a:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800114c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001150:	2200      	movs	r2, #0
 8001152:	4619      	mov	r1, r3
 8001154:	482c      	ldr	r0, [pc, #176]	; (8001208 <MX_TIM1_Init+0x1a0>)
 8001156:	f003 fa39 	bl	80045cc <HAL_TIM_PWM_ConfigChannel>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8001160:	f000 fe3a 	bl	8001dd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001164:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001168:	2204      	movs	r2, #4
 800116a:	4619      	mov	r1, r3
 800116c:	4826      	ldr	r0, [pc, #152]	; (8001208 <MX_TIM1_Init+0x1a0>)
 800116e:	f003 fa2d 	bl	80045cc <HAL_TIM_PWM_ConfigChannel>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8001178:	f000 fe2e 	bl	8001dd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800117c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001180:	2208      	movs	r2, #8
 8001182:	4619      	mov	r1, r3
 8001184:	4820      	ldr	r0, [pc, #128]	; (8001208 <MX_TIM1_Init+0x1a0>)
 8001186:	f003 fa21 	bl	80045cc <HAL_TIM_PWM_ConfigChannel>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001190:	f000 fe22 	bl	8001dd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001194:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001198:	220c      	movs	r2, #12
 800119a:	4619      	mov	r1, r3
 800119c:	481a      	ldr	r0, [pc, #104]	; (8001208 <MX_TIM1_Init+0x1a0>)
 800119e:	f003 fa15 	bl	80045cc <HAL_TIM_PWM_ConfigChannel>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80011a8:	f000 fe16 	bl	8001dd8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011b0:	2300      	movs	r3, #0
 80011b2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011b4:	2300      	movs	r3, #0
 80011b6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011bc:	2300      	movs	r3, #0
 80011be:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011c4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80011ca:	2300      	movs	r3, #0
 80011cc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80011ce:	2300      	movs	r3, #0
 80011d0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80011d6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80011dc:	2300      	movs	r3, #0
 80011de:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011e0:	2300      	movs	r3, #0
 80011e2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011e4:	1d3b      	adds	r3, r7, #4
 80011e6:	4619      	mov	r1, r3
 80011e8:	4807      	ldr	r0, [pc, #28]	; (8001208 <MX_TIM1_Init+0x1a0>)
 80011ea:	f004 f977 	bl	80054dc <HAL_TIMEx_ConfigBreakDeadTime>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_TIM1_Init+0x190>
  {
    Error_Handler();
 80011f4:	f000 fdf0 	bl	8001dd8 <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 80011f8:	4803      	ldr	r0, [pc, #12]	; (8001208 <MX_TIM1_Init+0x1a0>)
 80011fa:	f000 ffdf 	bl	80021bc <HAL_TIM_MspPostInit>

}
 80011fe:	bf00      	nop
 8001200:	3770      	adds	r7, #112	; 0x70
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000210 	.word	0x20000210
 800120c:	40012c00 	.word	0x40012c00
 8001210:	0002980f 	.word	0x0002980f

08001214 <MX_TIM3_Init>:

void MX_TIM3_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b08c      	sub	sp, #48	; 0x30
 8001218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800121a:	f107 030c 	add.w	r3, r7, #12
 800121e:	2224      	movs	r2, #36	; 0x24
 8001220:	2100      	movs	r1, #0
 8001222:	4618      	mov	r0, r3
 8001224:	f006 f80d 	bl	8007242 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001228:	463b      	mov	r3, r7
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001232:	4b21      	ldr	r3, [pc, #132]	; (80012b8 <MX_TIM3_Init+0xa4>)
 8001234:	4a21      	ldr	r2, [pc, #132]	; (80012bc <MX_TIM3_Init+0xa8>)
 8001236:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001238:	4b1f      	ldr	r3, [pc, #124]	; (80012b8 <MX_TIM3_Init+0xa4>)
 800123a:	2200      	movs	r2, #0
 800123c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800123e:	4b1e      	ldr	r3, [pc, #120]	; (80012b8 <MX_TIM3_Init+0xa4>)
 8001240:	2200      	movs	r2, #0
 8001242:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001244:	4b1c      	ldr	r3, [pc, #112]	; (80012b8 <MX_TIM3_Init+0xa4>)
 8001246:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800124a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800124c:	4b1a      	ldr	r3, [pc, #104]	; (80012b8 <MX_TIM3_Init+0xa4>)
 800124e:	2200      	movs	r2, #0
 8001250:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001252:	4b19      	ldr	r3, [pc, #100]	; (80012b8 <MX_TIM3_Init+0xa4>)
 8001254:	2200      	movs	r2, #0
 8001256:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001258:	2303      	movs	r3, #3
 800125a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800125c:	2300      	movs	r3, #0
 800125e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001260:	2301      	movs	r3, #1
 8001262:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001264:	2300      	movs	r3, #0
 8001266:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800126c:	2300      	movs	r3, #0
 800126e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001270:	2301      	movs	r3, #1
 8001272:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001274:	2300      	movs	r3, #0
 8001276:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800127c:	f107 030c 	add.w	r3, r7, #12
 8001280:	4619      	mov	r1, r3
 8001282:	480d      	ldr	r0, [pc, #52]	; (80012b8 <MX_TIM3_Init+0xa4>)
 8001284:	f002 ff1e 	bl	80040c4 <HAL_TIM_Encoder_Init>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800128e:	f000 fda3 	bl	8001dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001292:	2300      	movs	r3, #0
 8001294:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001296:	2300      	movs	r3, #0
 8001298:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800129a:	463b      	mov	r3, r7
 800129c:	4619      	mov	r1, r3
 800129e:	4806      	ldr	r0, [pc, #24]	; (80012b8 <MX_TIM3_Init+0xa4>)
 80012a0:	f004 f886 	bl	80053b0 <HAL_TIMEx_MasterConfigSynchronization>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80012aa:	f000 fd95 	bl	8001dd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012ae:	bf00      	nop
 80012b0:	3730      	adds	r7, #48	; 0x30
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	2000025c 	.word	0x2000025c
 80012bc:	40000400 	.word	0x40000400

080012c0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM4_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08c      	sub	sp, #48	; 0x30
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012c6:	f107 030c 	add.w	r3, r7, #12
 80012ca:	2224      	movs	r2, #36	; 0x24
 80012cc:	2100      	movs	r1, #0
 80012ce:	4618      	mov	r0, r3
 80012d0:	f005 ffb7 	bl	8007242 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d4:	463b      	mov	r3, r7
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	605a      	str	r2, [r3, #4]
 80012dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80012de:	4b21      	ldr	r3, [pc, #132]	; (8001364 <MX_TIM4_Init+0xa4>)
 80012e0:	4a21      	ldr	r2, [pc, #132]	; (8001368 <MX_TIM4_Init+0xa8>)
 80012e2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80012e4:	4b1f      	ldr	r3, [pc, #124]	; (8001364 <MX_TIM4_Init+0xa4>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ea:	4b1e      	ldr	r3, [pc, #120]	; (8001364 <MX_TIM4_Init+0xa4>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80012f0:	4b1c      	ldr	r3, [pc, #112]	; (8001364 <MX_TIM4_Init+0xa4>)
 80012f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012f6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012f8:	4b1a      	ldr	r3, [pc, #104]	; (8001364 <MX_TIM4_Init+0xa4>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012fe:	4b19      	ldr	r3, [pc, #100]	; (8001364 <MX_TIM4_Init+0xa4>)
 8001300:	2280      	movs	r2, #128	; 0x80
 8001302:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001304:	2303      	movs	r3, #3
 8001306:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001308:	2300      	movs	r3, #0
 800130a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800130c:	2301      	movs	r3, #1
 800130e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001310:	2300      	movs	r3, #0
 8001312:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001314:	230a      	movs	r3, #10
 8001316:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001318:	2300      	movs	r3, #0
 800131a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800131c:	2301      	movs	r3, #1
 800131e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001320:	2300      	movs	r3, #0
 8001322:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001328:	f107 030c 	add.w	r3, r7, #12
 800132c:	4619      	mov	r1, r3
 800132e:	480d      	ldr	r0, [pc, #52]	; (8001364 <MX_TIM4_Init+0xa4>)
 8001330:	f002 fec8 	bl	80040c4 <HAL_TIM_Encoder_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800133a:	f000 fd4d 	bl	8001dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800133e:	2300      	movs	r3, #0
 8001340:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001342:	2300      	movs	r3, #0
 8001344:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001346:	463b      	mov	r3, r7
 8001348:	4619      	mov	r1, r3
 800134a:	4806      	ldr	r0, [pc, #24]	; (8001364 <MX_TIM4_Init+0xa4>)
 800134c:	f004 f830 	bl	80053b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001356:	f000 fd3f 	bl	8001dd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800135a:	bf00      	nop
 800135c:	3730      	adds	r7, #48	; 0x30
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	200002a8 	.word	0x200002a8
 8001368:	40000800 	.word	0x40000800

0800136c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM5_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b08c      	sub	sp, #48	; 0x30
 8001370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001372:	f107 030c 	add.w	r3, r7, #12
 8001376:	2224      	movs	r2, #36	; 0x24
 8001378:	2100      	movs	r1, #0
 800137a:	4618      	mov	r0, r3
 800137c:	f005 ff61 	bl	8007242 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001380:	463b      	mov	r3, r7
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800138a:	4b21      	ldr	r3, [pc, #132]	; (8001410 <MX_TIM5_Init+0xa4>)
 800138c:	4a21      	ldr	r2, [pc, #132]	; (8001414 <MX_TIM5_Init+0xa8>)
 800138e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001390:	4b1f      	ldr	r3, [pc, #124]	; (8001410 <MX_TIM5_Init+0xa4>)
 8001392:	2200      	movs	r2, #0
 8001394:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001396:	4b1e      	ldr	r3, [pc, #120]	; (8001410 <MX_TIM5_Init+0xa4>)
 8001398:	2200      	movs	r2, #0
 800139a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4.294967295E9;
 800139c:	4b1c      	ldr	r3, [pc, #112]	; (8001410 <MX_TIM5_Init+0xa4>)
 800139e:	f04f 32ff 	mov.w	r2, #4294967295
 80013a2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013a4:	4b1a      	ldr	r3, [pc, #104]	; (8001410 <MX_TIM5_Init+0xa4>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013aa:	4b19      	ldr	r3, [pc, #100]	; (8001410 <MX_TIM5_Init+0xa4>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80013b0:	2303      	movs	r3, #3
 80013b2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80013b4:	2300      	movs	r3, #0
 80013b6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013b8:	2301      	movs	r3, #1
 80013ba:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013bc:	2300      	movs	r3, #0
 80013be:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80013c4:	2300      	movs	r3, #0
 80013c6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013c8:	2301      	movs	r3, #1
 80013ca:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80013cc:	2300      	movs	r3, #0
 80013ce:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80013d0:	2300      	movs	r3, #0
 80013d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80013d4:	f107 030c 	add.w	r3, r7, #12
 80013d8:	4619      	mov	r1, r3
 80013da:	480d      	ldr	r0, [pc, #52]	; (8001410 <MX_TIM5_Init+0xa4>)
 80013dc:	f002 fe72 	bl	80040c4 <HAL_TIM_Encoder_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 80013e6:	f000 fcf7 	bl	8001dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ea:	2300      	movs	r3, #0
 80013ec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ee:	2300      	movs	r3, #0
 80013f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80013f2:	463b      	mov	r3, r7
 80013f4:	4619      	mov	r1, r3
 80013f6:	4806      	ldr	r0, [pc, #24]	; (8001410 <MX_TIM5_Init+0xa4>)
 80013f8:	f003 ffda 	bl	80053b0 <HAL_TIMEx_MasterConfigSynchronization>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8001402:	f000 fce9 	bl	8001dd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001406:	bf00      	nop
 8001408:	3730      	adds	r7, #48	; 0x30
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	200002f4 	.word	0x200002f4
 8001414:	40000c00 	.word	0x40000c00

08001418 <MX_TIM7_Init>:

void MX_TIM7_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800141e:	1d3b      	adds	r3, r7, #4
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001428:	4b15      	ldr	r3, [pc, #84]	; (8001480 <MX_TIM7_Init+0x68>)
 800142a:	4a16      	ldr	r2, [pc, #88]	; (8001484 <MX_TIM7_Init+0x6c>)
 800142c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 17000-1;
 800142e:	4b14      	ldr	r3, [pc, #80]	; (8001480 <MX_TIM7_Init+0x68>)
 8001430:	f244 2267 	movw	r2, #16999	; 0x4267
 8001434:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001436:	4b12      	ldr	r3, [pc, #72]	; (8001480 <MX_TIM7_Init+0x68>)
 8001438:	2200      	movs	r2, #0
 800143a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 800143c:	4b10      	ldr	r3, [pc, #64]	; (8001480 <MX_TIM7_Init+0x68>)
 800143e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001442:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001444:	4b0e      	ldr	r3, [pc, #56]	; (8001480 <MX_TIM7_Init+0x68>)
 8001446:	2200      	movs	r2, #0
 8001448:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800144a:	480d      	ldr	r0, [pc, #52]	; (8001480 <MX_TIM7_Init+0x68>)
 800144c:	f002 fb86 	bl	8003b5c <HAL_TIM_Base_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8001456:	f000 fcbf 	bl	8001dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800145a:	2300      	movs	r3, #0
 800145c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001462:	1d3b      	adds	r3, r7, #4
 8001464:	4619      	mov	r1, r3
 8001466:	4806      	ldr	r0, [pc, #24]	; (8001480 <MX_TIM7_Init+0x68>)
 8001468:	f003 ffa2 	bl	80053b0 <HAL_TIMEx_MasterConfigSynchronization>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8001472:	f000 fcb1 	bl	8001dd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001476:	bf00      	nop
 8001478:	3710      	adds	r7, #16
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	20000340 	.word	0x20000340
 8001484:	40001400 	.word	0x40001400

08001488 <MX_TIM8_Init>:

void MX_TIM8_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08c      	sub	sp, #48	; 0x30
 800148c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800148e:	f107 030c 	add.w	r3, r7, #12
 8001492:	2224      	movs	r2, #36	; 0x24
 8001494:	2100      	movs	r1, #0
 8001496:	4618      	mov	r0, r3
 8001498:	f005 fed3 	bl	8007242 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800149c:	463b      	mov	r3, r7
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80014a6:	4b23      	ldr	r3, [pc, #140]	; (8001534 <MX_TIM8_Init+0xac>)
 80014a8:	4a23      	ldr	r2, [pc, #140]	; (8001538 <MX_TIM8_Init+0xb0>)
 80014aa:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80014ac:	4b21      	ldr	r3, [pc, #132]	; (8001534 <MX_TIM8_Init+0xac>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b2:	4b20      	ldr	r3, [pc, #128]	; (8001534 <MX_TIM8_Init+0xac>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80014b8:	4b1e      	ldr	r3, [pc, #120]	; (8001534 <MX_TIM8_Init+0xac>)
 80014ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014be:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014c0:	4b1c      	ldr	r3, [pc, #112]	; (8001534 <MX_TIM8_Init+0xac>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80014c6:	4b1b      	ldr	r3, [pc, #108]	; (8001534 <MX_TIM8_Init+0xac>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014cc:	4b19      	ldr	r3, [pc, #100]	; (8001534 <MX_TIM8_Init+0xac>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014d2:	2303      	movs	r3, #3
 80014d4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014d6:	2300      	movs	r3, #0
 80014d8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014da:	2301      	movs	r3, #1
 80014dc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014de:	2300      	movs	r3, #0
 80014e0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014e6:	2300      	movs	r3, #0
 80014e8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014ea:	2301      	movs	r3, #1
 80014ec:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014ee:	2300      	movs	r3, #0
 80014f0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80014f6:	f107 030c 	add.w	r3, r7, #12
 80014fa:	4619      	mov	r1, r3
 80014fc:	480d      	ldr	r0, [pc, #52]	; (8001534 <MX_TIM8_Init+0xac>)
 80014fe:	f002 fde1 	bl	80040c4 <HAL_TIM_Encoder_Init>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001508:	f000 fc66 	bl	8001dd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800150c:	2300      	movs	r3, #0
 800150e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001510:	2300      	movs	r3, #0
 8001512:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001514:	2300      	movs	r3, #0
 8001516:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001518:	463b      	mov	r3, r7
 800151a:	4619      	mov	r1, r3
 800151c:	4805      	ldr	r0, [pc, #20]	; (8001534 <MX_TIM8_Init+0xac>)
 800151e:	f003 ff47 	bl	80053b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001528:	f000 fc56 	bl	8001dd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800152c:	bf00      	nop
 800152e:	3730      	adds	r7, #48	; 0x30
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	2000038c 	.word	0x2000038c
 8001538:	40013400 	.word	0x40013400

0800153c <MX_LPUART1_UART_Init>:

 UART_HandleTypeDef huart1;
 UART_HandleTypeDef hlpuart1;

void MX_LPUART1_UART_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0

  hlpuart1.Instance = LPUART1;
 8001540:	4b21      	ldr	r3, [pc, #132]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 8001542:	4a22      	ldr	r2, [pc, #136]	; (80015cc <MX_LPUART1_UART_Init+0x90>)
 8001544:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001546:	4b20      	ldr	r3, [pc, #128]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 8001548:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800154c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800154e:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001554:	4b1c      	ldr	r3, [pc, #112]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 8001556:	2200      	movs	r2, #0
 8001558:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800155a:	4b1b      	ldr	r3, [pc, #108]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 800155c:	2200      	movs	r2, #0
 800155e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001560:	4b19      	ldr	r3, [pc, #100]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 8001562:	220c      	movs	r2, #12
 8001564:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001566:	4b18      	ldr	r3, [pc, #96]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 8001568:	2200      	movs	r2, #0
 800156a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800156c:	4b16      	ldr	r3, [pc, #88]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 800156e:	2200      	movs	r2, #0
 8001570:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001572:	4b15      	ldr	r3, [pc, #84]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 8001574:	2200      	movs	r2, #0
 8001576:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001578:	4b13      	ldr	r3, [pc, #76]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 800157a:	2200      	movs	r2, #0
 800157c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800157e:	4812      	ldr	r0, [pc, #72]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 8001580:	f004 f886 	bl	8005690 <HAL_UART_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800158a:	f000 fc25 	bl	8001dd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800158e:	2100      	movs	r1, #0
 8001590:	480d      	ldr	r0, [pc, #52]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 8001592:	f004 fe21 	bl	80061d8 <HAL_UARTEx_SetTxFifoThreshold>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800159c:	f000 fc1c 	bl	8001dd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015a0:	2100      	movs	r1, #0
 80015a2:	4809      	ldr	r0, [pc, #36]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 80015a4:	f004 fe56 	bl	8006254 <HAL_UARTEx_SetRxFifoThreshold>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80015ae:	f000 fc13 	bl	8001dd8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80015b2:	4805      	ldr	r0, [pc, #20]	; (80015c8 <MX_LPUART1_UART_Init+0x8c>)
 80015b4:	f004 fdd7 	bl	8006166 <HAL_UARTEx_DisableFifoMode>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80015be:	f000 fc0b 	bl	8001dd8 <Error_Handler>
  }
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	2000046c 	.word	0x2000046c
 80015cc:	40008000 	.word	0x40008000

080015d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80015d4:	4b22      	ldr	r3, [pc, #136]	; (8001660 <MX_USART1_UART_Init+0x90>)
 80015d6:	4a23      	ldr	r2, [pc, #140]	; (8001664 <MX_USART1_UART_Init+0x94>)
 80015d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015da:	4b21      	ldr	r3, [pc, #132]	; (8001660 <MX_USART1_UART_Init+0x90>)
 80015dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015e2:	4b1f      	ldr	r3, [pc, #124]	; (8001660 <MX_USART1_UART_Init+0x90>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015e8:	4b1d      	ldr	r3, [pc, #116]	; (8001660 <MX_USART1_UART_Init+0x90>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015ee:	4b1c      	ldr	r3, [pc, #112]	; (8001660 <MX_USART1_UART_Init+0x90>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015f4:	4b1a      	ldr	r3, [pc, #104]	; (8001660 <MX_USART1_UART_Init+0x90>)
 80015f6:	220c      	movs	r2, #12
 80015f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015fa:	4b19      	ldr	r3, [pc, #100]	; (8001660 <MX_USART1_UART_Init+0x90>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001600:	4b17      	ldr	r3, [pc, #92]	; (8001660 <MX_USART1_UART_Init+0x90>)
 8001602:	2200      	movs	r2, #0
 8001604:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001606:	4b16      	ldr	r3, [pc, #88]	; (8001660 <MX_USART1_UART_Init+0x90>)
 8001608:	2200      	movs	r2, #0
 800160a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800160c:	4b14      	ldr	r3, [pc, #80]	; (8001660 <MX_USART1_UART_Init+0x90>)
 800160e:	2200      	movs	r2, #0
 8001610:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001612:	4b13      	ldr	r3, [pc, #76]	; (8001660 <MX_USART1_UART_Init+0x90>)
 8001614:	2200      	movs	r2, #0
 8001616:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001618:	4811      	ldr	r0, [pc, #68]	; (8001660 <MX_USART1_UART_Init+0x90>)
 800161a:	f004 f839 	bl	8005690 <HAL_UART_Init>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001624:	f000 fbd8 	bl	8001dd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001628:	2100      	movs	r1, #0
 800162a:	480d      	ldr	r0, [pc, #52]	; (8001660 <MX_USART1_UART_Init+0x90>)
 800162c:	f004 fdd4 	bl	80061d8 <HAL_UARTEx_SetTxFifoThreshold>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001636:	f000 fbcf 	bl	8001dd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800163a:	2100      	movs	r1, #0
 800163c:	4808      	ldr	r0, [pc, #32]	; (8001660 <MX_USART1_UART_Init+0x90>)
 800163e:	f004 fe09 	bl	8006254 <HAL_UARTEx_SetRxFifoThreshold>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001648:	f000 fbc6 	bl	8001dd8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800164c:	4804      	ldr	r0, [pc, #16]	; (8001660 <MX_USART1_UART_Init+0x90>)
 800164e:	f004 fd8a 	bl	8006166 <HAL_UARTEx_DisableFifoMode>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001658:	f000 fbbe 	bl	8001dd8 <Error_Handler>
  }

}
 800165c:	bf00      	nop
 800165e:	bd80      	pop	{r7, pc}
 8001660:	200003d8 	.word	0x200003d8
 8001664:	40013800 	.word	0x40013800

08001668 <L298N_update_pwm>:

#include "L298N_driver.h"
#include "timers_configuration.h"

void L298N_update_pwm(L298N_driver* L298_driver, uint8_t pwm_count)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	460b      	mov	r3, r1
 8001672:	70fb      	strb	r3, [r7, #3]
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, pwm_count);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d105      	bne.n	8001688 <L298N_update_pwm+0x20>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	78fa      	ldrb	r2, [r7, #3]
 8001684:	635a      	str	r2, [r3, #52]	; 0x34

}
 8001686:	e02c      	b.n	80016e2 <L298N_update_pwm+0x7a>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, pwm_count);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2b04      	cmp	r3, #4
 800168e:	d105      	bne.n	800169c <L298N_update_pwm+0x34>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	78fb      	ldrb	r3, [r7, #3]
 8001698:	6393      	str	r3, [r2, #56]	; 0x38
}
 800169a:	e022      	b.n	80016e2 <L298N_update_pwm+0x7a>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, pwm_count);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b08      	cmp	r3, #8
 80016a2:	d105      	bne.n	80016b0 <L298N_update_pwm+0x48>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	78fb      	ldrb	r3, [r7, #3]
 80016ac:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80016ae:	e018      	b.n	80016e2 <L298N_update_pwm+0x7a>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, pwm_count);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b0c      	cmp	r3, #12
 80016b6:	d105      	bne.n	80016c4 <L298N_update_pwm+0x5c>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	78fb      	ldrb	r3, [r7, #3]
 80016c0:	6413      	str	r3, [r2, #64]	; 0x40
}
 80016c2:	e00e      	b.n	80016e2 <L298N_update_pwm+0x7a>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, pwm_count);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2b10      	cmp	r3, #16
 80016ca:	d105      	bne.n	80016d8 <L298N_update_pwm+0x70>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	78fb      	ldrb	r3, [r7, #3]
 80016d4:	6493      	str	r3, [r2, #72]	; 0x48
}
 80016d6:	e004      	b.n	80016e2 <L298N_update_pwm+0x7a>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, pwm_count);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	78fb      	ldrb	r3, [r7, #3]
 80016e0:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr

080016ee <L298N_set_input_configuration>:


void L298N_set_input_configuration(L298N_driver* L298_driver, E_L298N_MODE l298n_mode)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b082      	sub	sp, #8
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
 80016f6:	460b      	mov	r3, r1
 80016f8:	70fb      	strb	r3, [r7, #3]

	if(l298n_mode == BACKWARD)
 80016fa:	78fb      	ldrb	r3, [r7, #3]
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d110      	bne.n	8001722 <L298N_set_input_configuration+0x34>
	{
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_SET);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6898      	ldr	r0, [r3, #8]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	899b      	ldrh	r3, [r3, #12]
 8001708:	2201      	movs	r2, #1
 800170a:	4619      	mov	r1, r3
 800170c:	f001 f9ac 	bl	8002a68 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6918      	ldr	r0, [r3, #16]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	8a9b      	ldrh	r3, [r3, #20]
 8001718:	2200      	movs	r2, #0
 800171a:	4619      	mov	r1, r3
 800171c:	f001 f9a4 	bl	8002a68 <HAL_GPIO_WritePin>
	{
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
	}

}
 8001720:	e026      	b.n	8001770 <L298N_set_input_configuration+0x82>
	}else if(l298n_mode == FORWARD)
 8001722:	78fb      	ldrb	r3, [r7, #3]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d110      	bne.n	800174a <L298N_set_input_configuration+0x5c>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6898      	ldr	r0, [r3, #8]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	899b      	ldrh	r3, [r3, #12]
 8001730:	2200      	movs	r2, #0
 8001732:	4619      	mov	r1, r3
 8001734:	f001 f998 	bl	8002a68 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_SET);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6918      	ldr	r0, [r3, #16]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	8a9b      	ldrh	r3, [r3, #20]
 8001740:	2201      	movs	r2, #1
 8001742:	4619      	mov	r1, r3
 8001744:	f001 f990 	bl	8002a68 <HAL_GPIO_WritePin>
}
 8001748:	e012      	b.n	8001770 <L298N_set_input_configuration+0x82>
	else if(l298n_mode == STOP)
 800174a:	78fb      	ldrb	r3, [r7, #3]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d10f      	bne.n	8001770 <L298N_set_input_configuration+0x82>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6898      	ldr	r0, [r3, #8]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	899b      	ldrh	r3, [r3, #12]
 8001758:	2200      	movs	r2, #0
 800175a:	4619      	mov	r1, r3
 800175c:	f001 f984 	bl	8002a68 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6918      	ldr	r0, [r3, #16]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	8a9b      	ldrh	r3, [r3, #20]
 8001768:	2200      	movs	r2, #0
 800176a:	4619      	mov	r1, r3
 800176c:	f001 f97c 	bl	8002a68 <HAL_GPIO_WritePin>
}
 8001770:	bf00      	nop
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <update_encoder_info>:
 *      Author: pawel
 */

#include "encoder_driver.h"

void update_encoder_info(EncoderInfo* encoder_info){
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]

	encoder_info->last_counter_value = encoder_info->counter_value;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001786:	461a      	mov	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	609a      	str	r2, [r3, #8]
	encoder_info->counter_value = __HAL_TIM_GET_COUNTER(encoder_info->encoder_timer);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001794:	b21a      	sxth	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	809a      	strh	r2, [r3, #4]

}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <init_low_pass_filter>:
 *  Created on: Mar 16, 2024
 *      Author: pawel
 */
#include "low_pass_filter.h"

void init_low_pass_filter(LowPassFilter *filter) {
 80017a6:	b480      	push	{r7}
 80017a8:	b085      	sub	sp, #20
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
    int i;
    for (i = 0; i < N; i++) {
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	e009      	b.n	80017c8 <init_low_pass_filter+0x22>
        filter->buffer[i] = 0.0f;
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	4413      	add	r3, r2
 80017bc:	f04f 0200 	mov.w	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]
    for (i = 0; i < N; i++) {
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	3301      	adds	r3, #1
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	2b09      	cmp	r3, #9
 80017cc:	ddf2      	ble.n	80017b4 <init_low_pass_filter+0xe>
    }
    filter->index = 0;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80017d4:	bf00      	nop
 80017d6:	3714      	adds	r7, #20
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <update_low_pass_filter>:

 float update_low_pass_filter(LowPassFilter *filter, float new_value){
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	ed87 0a00 	vstr	s0, [r7]
    filter->buffer[filter->index] = new_value;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	4413      	add	r3, r2
 80017f6:	683a      	ldr	r2, [r7, #0]
 80017f8:	601a      	str	r2, [r3, #0]
    filter->index = (filter->index + 1) % N;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017fe:	1c59      	adds	r1, r3, #1
 8001800:	4b19      	ldr	r3, [pc, #100]	; (8001868 <update_low_pass_filter+0x88>)
 8001802:	fb83 2301 	smull	r2, r3, r3, r1
 8001806:	109a      	asrs	r2, r3, #2
 8001808:	17cb      	asrs	r3, r1, #31
 800180a:	1ad2      	subs	r2, r2, r3
 800180c:	4613      	mov	r3, r2
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	4413      	add	r3, r2
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	1aca      	subs	r2, r1, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	629a      	str	r2, [r3, #40]	; 0x28


    float sum = 0.0f;
 800181a:	f04f 0300 	mov.w	r3, #0
 800181e:	60fb      	str	r3, [r7, #12]
    int i;
    for (i = 0; i < N; i++) {
 8001820:	2300      	movs	r3, #0
 8001822:	60bb      	str	r3, [r7, #8]
 8001824:	e00e      	b.n	8001844 <update_low_pass_filter+0x64>
        sum += filter->buffer[i];
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	4413      	add	r3, r2
 800182e:	edd3 7a00 	vldr	s15, [r3]
 8001832:	ed97 7a03 	vldr	s14, [r7, #12]
 8001836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183a:	edc7 7a03 	vstr	s15, [r7, #12]
    for (i = 0; i < N; i++) {
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	3301      	adds	r3, #1
 8001842:	60bb      	str	r3, [r7, #8]
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	2b09      	cmp	r3, #9
 8001848:	dded      	ble.n	8001826 <update_low_pass_filter+0x46>
    }
    return sum / N;
 800184a:	edd7 7a03 	vldr	s15, [r7, #12]
 800184e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001852:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001856:	eef0 7a66 	vmov.f32	s15, s13
}
 800185a:	eeb0 0a67 	vmov.f32	s0, s15
 800185e:	3714      	adds	r7, #20
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	66666667 	.word	0x66666667

0800186c <init_motor>:
#include "timers_configuration.h"
#include "engine_features.h"


void init_motor(MotorInfo *motor, TIM_HandleTypeDef *updater_tim, EncoderInfo *enc_inf_param, PIDController *pid_controller_, L298N_driver *L298N_, LowPassFilter* low_pass_filter_)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
 8001878:	603b      	str	r3, [r7, #0]
	motor->engine_updater_tim = updater_tim;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	68ba      	ldr	r2, [r7, #8]
 800187e:	621a      	str	r2, [r3, #32]
	motor->updater_timer_period = CountPeriodS(motor->engine_updater_tim);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	6a1b      	ldr	r3, [r3, #32]
 8001884:	4618      	mov	r0, r3
 8001886:	f000 f9c4 	bl	8001c12 <CountPeriodS>
 800188a:	eef0 7a40 	vmov.f32	s15, s0
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	edc3 7a02 	vstr	s15, [r3, #8]
	motor->encoder_info = enc_inf_param;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	61da      	str	r2, [r3, #28]
	motor->measured_velocity = 0;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	f04f 0200 	mov.w	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
	motor->set_velocity = 0;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	f04f 0200 	mov.w	r2, #0
 80018a8:	605a      	str	r2, [r3, #4]
	motor->L298N_driver = L298N_;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	625a      	str	r2, [r3, #36]	; 0x24
	motor->pid_controller = pid_controller_;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	683a      	ldr	r2, [r7, #0]
 80018b4:	611a      	str	r2, [r3, #16]
	motor->low_pass_filter = low_pass_filter_;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	69fa      	ldr	r2, [r7, #28]
 80018ba:	629a      	str	r2, [r3, #40]	; 0x28


}
 80018bc:	bf00      	nop
 80018be:	3710      	adds	r7, #16
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <regulate_velocity>:


void regulate_velocity(MotorInfo *motor_info)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]

	float filtered_velocity = update_low_pass_filter(motor_info->low_pass_filter, motor_info->measured_velocity);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	edd3 7a00 	vldr	s15, [r3]
 80018d6:	eeb0 0a67 	vmov.f32	s0, s15
 80018da:	4610      	mov	r0, r2
 80018dc:	f7ff ff80 	bl	80017e0 <update_low_pass_filter>
 80018e0:	ed87 0a03 	vstr	s0, [r7, #12]
	int pwm_value = pid_calculate(motor_info->pid_controller, motor_info->set_velocity, filtered_velocity);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	691a      	ldr	r2, [r3, #16]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80018ee:	edd7 0a03 	vldr	s1, [r7, #12]
 80018f2:	eeb0 0a67 	vmov.f32	s0, s15
 80018f6:	4610      	mov	r0, r2
 80018f8:	f000 f8fb 	bl	8001af2 <pid_calculate>
 80018fc:	60b8      	str	r0, [r7, #8]
//	int pwm_value = pid_calculate(motor_info->pid_controller, motor_info->set_velocity, motor_info->measured_velocity);
	motor_info->current_PWM = saturate_pwm(pwm_value);
 80018fe:	68b8      	ldr	r0, [r7, #8]
 8001900:	f000 f810 	bl	8001924 <saturate_pwm>
 8001904:	4603      	mov	r3, r0
 8001906:	461a      	mov	r2, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	731a      	strb	r2, [r3, #12]
	L298N_update_pwm(motor_info->L298N_driver, motor_info->current_PWM);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	7b1b      	ldrb	r3, [r3, #12]
 8001914:	4619      	mov	r1, r3
 8001916:	4610      	mov	r0, r2
 8001918:	f7ff fea6 	bl	8001668 <L298N_update_pwm>

}
 800191c:	bf00      	nop
 800191e:	3710      	adds	r7, #16
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}

08001924 <saturate_pwm>:

uint8_t saturate_pwm(int pwm_value){
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]


	if (pwm_value < 0){
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	da02      	bge.n	8001938 <saturate_pwm+0x14>
		pwm_value = 0;
 8001932:	2300      	movs	r3, #0
 8001934:	607b      	str	r3, [r7, #4]
 8001936:	e004      	b.n	8001942 <saturate_pwm+0x1e>
	}else if(pwm_value > 100){
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b64      	cmp	r3, #100	; 0x64
 800193c:	dd01      	ble.n	8001942 <saturate_pwm+0x1e>
		pwm_value = 100;
 800193e:	2364      	movs	r3, #100	; 0x64
 8001940:	607b      	str	r3, [r7, #4]
	}
	return (uint8_t)pwm_value;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	b2db      	uxtb	r3, r3

}
 8001946:	4618      	mov	r0, r3
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <update_position>:
//static int16_t position_change = 0;

void update_position(MotorInfo* motor_info)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b086      	sub	sp, #24
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]

	motor_info->last_position = motor_info->position;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	695a      	ldr	r2, [r3, #20]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	619a      	str	r2, [r3, #24]
	EncoderInfo* encoder_info = motor_info->encoder_info;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	69db      	ldr	r3, [r3, #28]
 8001966:	613b      	str	r3, [r7, #16]
	update_encoder_info(encoder_info);
 8001968:	6938      	ldr	r0, [r7, #16]
 800196a:	f7ff ff05 	bl	8001778 <update_encoder_info>
	int16_t encoder_diff = encoder_info->counter_value - encoder_info->last_counter_value;
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001974:	b29a      	uxth	r2, r3
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	b29b      	uxth	r3, r3
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	b29b      	uxth	r3, r3
 8001980:	81fb      	strh	r3, [r7, #14]
	int16_t position_change = 0;
 8001982:	2300      	movs	r3, #0
 8001984:	82fb      	strh	r3, [r7, #22]
	//encoder increase
	if (encoder_diff > 0){
 8001986:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800198a:	2b00      	cmp	r3, #0
 800198c:	dd21      	ble.n	80019d2 <update_position+0x80>

		if (__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder_info->encoder_timer)){
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 0310 	and.w	r3, r3, #16
 800199a:	2b10      	cmp	r3, #16
 800199c:	d116      	bne.n	80019cc <update_position+0x7a>

			uint16_t postreload_count = abs(encoder_info->counter_value - __HAL_TIM_GET_AUTORELOAD(encoder_info->encoder_timer));
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80019a4:	461a      	mov	r2, r3
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	bfb8      	it	lt
 80019b4:	425b      	neglt	r3, r3
 80019b6:	813b      	strh	r3, [r7, #8]
			position_change = -(encoder_info->last_counter_value + postreload_count); //- because its decreasing
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	b29a      	uxth	r2, r3
 80019be:	893b      	ldrh	r3, [r7, #8]
 80019c0:	4413      	add	r3, r2
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	425b      	negs	r3, r3
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	82fb      	strh	r3, [r7, #22]
 80019ca:	e024      	b.n	8001a16 <update_position+0xc4>

		}else{
			position_change = encoder_diff;
 80019cc:	89fb      	ldrh	r3, [r7, #14]
 80019ce:	82fb      	strh	r3, [r7, #22]
 80019d0:	e021      	b.n	8001a16 <update_position+0xc4>
		}
	}else if(encoder_diff < 0) //encoder decrease
 80019d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	da1d      	bge.n	8001a16 <update_position+0xc4>
	{
		if (!__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder_info->encoder_timer)){
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0310 	and.w	r3, r3, #16
 80019e6:	2b10      	cmp	r3, #16
 80019e8:	d013      	beq.n	8001a12 <update_position+0xc0>

			int16_t postreload_count = encoder_info->counter_value;
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	889b      	ldrh	r3, [r3, #4]
 80019ee:	81bb      	strh	r3, [r7, #12]
			int16_t prereload_count = __HAL_TIM_GET_AUTORELOAD(encoder_info->encoder_timer) - encoder_info->last_counter_value;
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f8:	b29a      	uxth	r2, r3
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	817b      	strh	r3, [r7, #10]
			position_change = postreload_count + prereload_count;
 8001a06:	89ba      	ldrh	r2, [r7, #12]
 8001a08:	897b      	ldrh	r3, [r7, #10]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	82fb      	strh	r3, [r7, #22]
 8001a10:	e001      	b.n	8001a16 <update_position+0xc4>

		}else{
			position_change = encoder_diff;
 8001a12:	89fb      	ldrh	r3, [r7, #14]
 8001a14:	82fb      	strh	r3, [r7, #22]
	}
//	if(position_change == 0){
//
//	}
//	float position_change_rad = convert_to_radians(position_change);
	motor_info->position = motor_info->last_position + position_change;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	ed93 7a06 	vldr	s14, [r3, #24]
 8001a1c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001a20:	ee07 3a90 	vmov	s15, r3
 8001a24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	edc3 7a05 	vstr	s15, [r3, #20]

}
 8001a32:	bf00      	nop
 8001a34:	3718      	adds	r7, #24
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <set_velocity>:

void set_velocity(MotorInfo *motor, float velocity)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	b083      	sub	sp, #12
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
 8001a42:	ed87 0a00 	vstr	s0, [r7]
	motor->set_velocity = velocity;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	683a      	ldr	r2, [r7, #0]
 8001a4a:	605a      	str	r2, [r3, #4]
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <update_measured_velocity>:

void update_measured_velocity(MotorInfo* motor)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
	float rotary_displacement_ = rotary_displacement(motor);
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f000 f810 	bl	8001a86 <rotary_displacement>
 8001a66:	ed87 0a03 	vstr	s0, [r7, #12]
	motor->measured_velocity = (float)rotary_displacement_ /motor->updater_timer_period;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a70:	edd7 6a03 	vldr	s13, [r7, #12]
 8001a74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	edc3 7a00 	vstr	s15, [r3]

}
 8001a7e:	bf00      	nop
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <rotary_displacement>:


float rotary_displacement(MotorInfo* eng_info){
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]

	return eng_info->position - eng_info->last_position;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	ed93 7a05 	vldr	s14, [r3, #20]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	edd3 7a06 	vldr	s15, [r3, #24]
 8001a9a:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8001a9e:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <pid_init>:


#include "pid_controller.h"

void pid_init(PIDController *pid_data, float kp_init, float ki_init, float kd_init, int anti_windup_limit_init)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b087      	sub	sp, #28
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6178      	str	r0, [r7, #20]
 8001ab4:	ed87 0a04 	vstr	s0, [r7, #16]
 8001ab8:	edc7 0a03 	vstr	s1, [r7, #12]
 8001abc:	ed87 1a02 	vstr	s2, [r7, #8]
 8001ac0:	6079      	str	r1, [r7, #4]
	pid_data->previous_error = 0;
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
	pid_data->total_error = 0;
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	2200      	movs	r2, #0
 8001acc:	605a      	str	r2, [r3, #4]

	pid_data->Kp = kp_init;
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	609a      	str	r2, [r3, #8]
	pid_data->Ki = ki_init;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	60da      	str	r2, [r3, #12]
	pid_data->Kd = kd_init;
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	68ba      	ldr	r2, [r7, #8]
 8001ade:	611a      	str	r2, [r3, #16]

	pid_data->anti_windup_limit = anti_windup_limit_init;
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	615a      	str	r2, [r3, #20]
}
 8001ae6:	bf00      	nop
 8001ae8:	371c      	adds	r7, #28
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr

08001af2 <pid_calculate>:
	pid_data->previous_error = 0;
}


int pid_calculate(PIDController *pid_data, float setpoint, float process_variable)
{
 8001af2:	b480      	push	{r7}
 8001af4:	b089      	sub	sp, #36	; 0x24
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	60f8      	str	r0, [r7, #12]
 8001afa:	ed87 0a02 	vstr	s0, [r7, #8]
 8001afe:	edc7 0a01 	vstr	s1, [r7, #4]
	float error;
	float p_term, i_term, d_term;


	error = setpoint - process_variable;
 8001b02:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b06:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b0e:	edc7 7a06 	vstr	s15, [r7, #24]
	pid_data->total_error += error;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	ee07 3a90 	vmov	s15, r3
 8001b1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b1e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b2a:	ee17 2a90 	vmov	r2, s15
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	605a      	str	r2, [r3, #4]

	p_term = (float)(pid_data->Kp * error);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b38:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b40:	edc7 7a05 	vstr	s15, [r7, #20]
	i_term = (float)(pid_data->Ki * pid_data->total_error);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	ee07 3a90 	vmov	s15, r3
 8001b52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b5a:	edc7 7a07 	vstr	s15, [r7, #28]
	d_term = (float)(pid_data->Kd * (error - pid_data->previous_error));
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	ed93 7a04 	vldr	s14, [r3, #16]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	ee07 3a90 	vmov	s15, r3
 8001b6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b70:	edd7 6a06 	vldr	s13, [r7, #24]
 8001b74:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001b78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b7c:	edc7 7a04 	vstr	s15, [r7, #16]

	if(i_term >= pid_data->anti_windup_limit) i_term = pid_data->anti_windup_limit;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	695b      	ldr	r3, [r3, #20]
 8001b84:	ee07 3a90 	vmov	s15, r3
 8001b88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b8c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001b90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b98:	db08      	blt.n	8001bac <pid_calculate+0xba>
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	695b      	ldr	r3, [r3, #20]
 8001b9e:	ee07 3a90 	vmov	s15, r3
 8001ba2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ba6:	edc7 7a07 	vstr	s15, [r7, #28]
 8001baa:	e016      	b.n	8001bda <pid_calculate+0xe8>
	else if(i_term <= -pid_data->anti_windup_limit) i_term = -pid_data->anti_windup_limit;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	695b      	ldr	r3, [r3, #20]
 8001bb0:	425b      	negs	r3, r3
 8001bb2:	ee07 3a90 	vmov	s15, r3
 8001bb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bba:	ed97 7a07 	vldr	s14, [r7, #28]
 8001bbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc6:	d808      	bhi.n	8001bda <pid_calculate+0xe8>
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	695b      	ldr	r3, [r3, #20]
 8001bcc:	425b      	negs	r3, r3
 8001bce:	ee07 3a90 	vmov	s15, r3
 8001bd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bd6:	edc7 7a07 	vstr	s15, [r7, #28]

	pid_data->previous_error = error;
 8001bda:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001be2:	ee17 2a90 	vmov	r2, s15
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	601a      	str	r2, [r3, #0]

	return (int)(p_term + i_term + d_term);
 8001bea:	ed97 7a05 	vldr	s14, [r7, #20]
 8001bee:	edd7 7a07 	vldr	s15, [r7, #28]
 8001bf2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bf6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c02:	ee17 3a90 	vmov	r3, s15
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3724      	adds	r7, #36	; 0x24
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <CountPeriodS>:
 */

#include "timers_feature.h"

// Funkcja obliczajca okres w sekundach
float CountPeriodS(TIM_HandleTypeDef *htim) {
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b086      	sub	sp, #24
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
    uint32_t prescaler = htim->Init.Prescaler;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	617b      	str	r3, [r7, #20]
    uint32_t period = htim->Init.Period;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	613b      	str	r3, [r7, #16]
    uint32_t clock_freq = HAL_RCC_GetHCLKFreq();
 8001c26:	f001 fc9b 	bl	8003560 <HAL_RCC_GetHCLKFreq>
 8001c2a:	60f8      	str	r0, [r7, #12]

    float period_seconds = (float)(prescaler * period) / (float)clock_freq;
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	fb02 f303 	mul.w	r3, r2, r3
 8001c34:	ee07 3a90 	vmov	s15, r3
 8001c38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	ee07 3a90 	vmov	s15, r3
 8001c42:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c4a:	edc7 7a02 	vstr	s15, [r7, #8]

    return period_seconds;
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	ee07 3a90 	vmov	s15, r3
}
 8001c54:	eeb0 0a67 	vmov.f32	s0, s15
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
	...

08001c60 <main>:
int16_t currentTime = 0;
int32_t previoust_time = 0;
int32_t difference = 0;

int main(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af02      	add	r7, sp, #8

  HAL_Init();
 8001c66:	f000 fc78 	bl	800255a <HAL_Init>
  SystemClock_Config();
 8001c6a:	f7ff f943 	bl	8000ef4 <SystemClock_Config>
  MX_GPIO_Init();
 8001c6e:	f7ff f98d 	bl	8000f8c <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001c72:	f7ff fc63 	bl	800153c <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8001c76:	f7ff fcab 	bl	80015d0 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001c7a:	f7ff f9f5 	bl	8001068 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001c7e:	f7ff fac9 	bl	8001214 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001c82:	f7ff fb1d 	bl	80012c0 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001c86:	f7ff fb71 	bl	800136c <MX_TIM5_Init>
  MX_TIM7_Init();
 8001c8a:	f7ff fbc5 	bl	8001418 <MX_TIM7_Init>
  MX_TIM8_Init();
 8001c8e:	f7ff fbfb 	bl	8001488 <MX_TIM8_Init>



  pid_init(&pid_controller, MOTOR_Kp , MOTOR_Ki, MOTOR_Kd, MOTOR_ANTI_WINDUP);
 8001c92:	2164      	movs	r1, #100	; 0x64
 8001c94:	ed9f 1a21 	vldr	s2, [pc, #132]	; 8001d1c <main+0xbc>
 8001c98:	eddf 0a21 	vldr	s1, [pc, #132]	; 8001d20 <main+0xc0>
 8001c9c:	ed9f 0a21 	vldr	s0, [pc, #132]	; 8001d24 <main+0xc4>
 8001ca0:	4821      	ldr	r0, [pc, #132]	; (8001d28 <main+0xc8>)
 8001ca2:	f7ff ff03 	bl	8001aac <pid_init>
  init_low_pass_filter(&low_pass_filter);
 8001ca6:	4821      	ldr	r0, [pc, #132]	; (8001d2c <main+0xcc>)
 8001ca8:	f7ff fd7d 	bl	80017a6 <init_low_pass_filter>
  init_motor(&motor, &htim7, &encoder_info, &pid_controller, &L298N_left_back, &low_pass_filter);
 8001cac:	4b1f      	ldr	r3, [pc, #124]	; (8001d2c <main+0xcc>)
 8001cae:	9301      	str	r3, [sp, #4]
 8001cb0:	4b1f      	ldr	r3, [pc, #124]	; (8001d30 <main+0xd0>)
 8001cb2:	9300      	str	r3, [sp, #0]
 8001cb4:	4b1c      	ldr	r3, [pc, #112]	; (8001d28 <main+0xc8>)
 8001cb6:	4a1f      	ldr	r2, [pc, #124]	; (8001d34 <main+0xd4>)
 8001cb8:	491f      	ldr	r1, [pc, #124]	; (8001d38 <main+0xd8>)
 8001cba:	4820      	ldr	r0, [pc, #128]	; (8001d3c <main+0xdc>)
 8001cbc:	f7ff fdd6 	bl	800186c <init_motor>

  /* USER CODE BEGIN 2 */


  HAL_TIM_Base_Start_IT(&htim7);
 8001cc0:	481d      	ldr	r0, [pc, #116]	; (8001d38 <main+0xd8>)
 8001cc2:	f002 f813 	bl	8003cec <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim8);
 8001cc6:	481e      	ldr	r0, [pc, #120]	; (8001d40 <main+0xe0>)
 8001cc8:	f001 ffa0 	bl	8003c0c <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001ccc:	2100      	movs	r1, #0
 8001cce:	481d      	ldr	r0, [pc, #116]	; (8001d44 <main+0xe4>)
 8001cd0:	f002 f8e6 	bl	8003ea0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001cd4:	2104      	movs	r1, #4
 8001cd6:	481b      	ldr	r0, [pc, #108]	; (8001d44 <main+0xe4>)
 8001cd8:	f002 f8e2 	bl	8003ea0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001cdc:	2108      	movs	r1, #8
 8001cde:	4819      	ldr	r0, [pc, #100]	; (8001d44 <main+0xe4>)
 8001ce0:	f002 f8de 	bl	8003ea0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001ce4:	210c      	movs	r1, #12
 8001ce6:	4817      	ldr	r0, [pc, #92]	; (8001d44 <main+0xe4>)
 8001ce8:	f002 f8da 	bl	8003ea0 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001cec:	213c      	movs	r1, #60	; 0x3c
 8001cee:	4816      	ldr	r0, [pc, #88]	; (8001d48 <main+0xe8>)
 8001cf0:	f002 fa8e 	bl	8004210 <HAL_TIM_Encoder_Start>


  L298N_set_input_configuration(&L298N_left_back, FORWARD);
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	480e      	ldr	r0, [pc, #56]	; (8001d30 <main+0xd0>)
 8001cf8:	f7ff fcf9 	bl	80016ee <L298N_set_input_configuration>
//  L298N_update_pwm(&L298N_left_back, 30);
  set_velocity(&motor, 4);
 8001cfc:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
 8001d00:	480e      	ldr	r0, [pc, #56]	; (8001d3c <main+0xdc>)
 8001d02:	f7ff fe9a 	bl	8001a3a <set_velocity>

  TIM1->CCR2 = 40;
 8001d06:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <main+0xec>)
 8001d08:	2228      	movs	r2, #40	; 0x28
 8001d0a:	639a      	str	r2, [r3, #56]	; 0x38
  TIM1->CCR3 = 40;
 8001d0c:	4b0f      	ldr	r3, [pc, #60]	; (8001d4c <main+0xec>)
 8001d0e:	2228      	movs	r2, #40	; 0x28
 8001d10:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM1->CCR4 = 40;
 8001d12:	4b0e      	ldr	r3, [pc, #56]	; (8001d4c <main+0xec>)
 8001d14:	2228      	movs	r2, #40	; 0x28
 8001d16:	641a      	str	r2, [r3, #64]	; 0x40



  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
 8001d18:	e7fe      	b.n	8001d18 <main+0xb8>
 8001d1a:	bf00      	nop
 8001d1c:	00000000 	.word	0x00000000
 8001d20:	401c28f6 	.word	0x401c28f6
 8001d24:	3d75c28f 	.word	0x3d75c28f
 8001d28:	20000530 	.word	0x20000530
 8001d2c:	20000548 	.word	0x20000548
 8001d30:	2000000c 	.word	0x2000000c
 8001d34:	20000000 	.word	0x20000000
 8001d38:	20000340 	.word	0x20000340
 8001d3c:	20000504 	.word	0x20000504
 8001d40:	2000038c 	.word	0x2000038c
 8001d44:	20000210 	.word	0x20000210
 8001d48:	200002a8 	.word	0x200002a8
 8001d4c:	40012c00 	.word	0x40012c00

08001d50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]

    if (htim->Instance == (TIM_TypeDef *)motor.engine_updater_tim->Instance) {
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001d5e:	6a1b      	ldr	r3, [r3, #32]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d129      	bne.n	8001dba <HAL_TIM_PeriodElapsedCallback+0x6a>

    	update_position(&motor);
 8001d66:	4817      	ldr	r0, [pc, #92]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001d68:	f7ff fdf3 	bl	8001952 <update_position>
    	update_measured_velocity(&motor);
 8001d6c:	4815      	ldr	r0, [pc, #84]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001d6e:	f7ff fe73 	bl	8001a58 <update_measured_velocity>
    	filtered_velocity = update_low_pass_filter(motor.low_pass_filter, motor.measured_velocity);
 8001d72:	4b14      	ldr	r3, [pc, #80]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d76:	4a13      	ldr	r2, [pc, #76]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001d78:	edd2 7a00 	vldr	s15, [r2]
 8001d7c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff fd2d 	bl	80017e0 <update_low_pass_filter>
 8001d86:	eef0 7a40 	vmov.f32	s15, s0
 8001d8a:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001d8c:	edc3 7a00 	vstr	s15, [r3]
    	period = CountPeriodS(&htim7);
 8001d90:	480e      	ldr	r0, [pc, #56]	; (8001dcc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001d92:	f7ff ff3e 	bl	8001c12 <CountPeriodS>
 8001d96:	eef0 7a40 	vmov.f32	s15, s0
 8001d9a:	4b0d      	ldr	r3, [pc, #52]	; (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001d9c:	edc3 7a00 	vstr	s15, [r3]

    	currentTime = -currentTime +1;
 8001da0:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001da2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	f1c3 0301 	rsb	r3, r3, #1
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	b21a      	sxth	r2, r3
 8001db0:	4b08      	ldr	r3, [pc, #32]	; (8001dd4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001db2:	801a      	strh	r2, [r3, #0]

      	regulate_velocity(&motor);
 8001db4:	4803      	ldr	r0, [pc, #12]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001db6:	f7ff fd85 	bl	80018c4 <regulate_velocity>
    }



//  /* USER CODE END Callback 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000504 	.word	0x20000504
 8001dc8:	20000500 	.word	0x20000500
 8001dcc:	20000340 	.word	0x20000340
 8001dd0:	20000574 	.word	0x20000574
 8001dd4:	20000578 	.word	0x20000578

08001dd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ddc:	b672      	cpsid	i
}
 8001dde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001de0:	e7fe      	b.n	8001de0 <Error_Handler+0x8>
	...

08001de4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dea:	4b0f      	ldr	r3, [pc, #60]	; (8001e28 <HAL_MspInit+0x44>)
 8001dec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dee:	4a0e      	ldr	r2, [pc, #56]	; (8001e28 <HAL_MspInit+0x44>)
 8001df0:	f043 0301 	orr.w	r3, r3, #1
 8001df4:	6613      	str	r3, [r2, #96]	; 0x60
 8001df6:	4b0c      	ldr	r3, [pc, #48]	; (8001e28 <HAL_MspInit+0x44>)
 8001df8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	607b      	str	r3, [r7, #4]
 8001e00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e02:	4b09      	ldr	r3, [pc, #36]	; (8001e28 <HAL_MspInit+0x44>)
 8001e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e06:	4a08      	ldr	r2, [pc, #32]	; (8001e28 <HAL_MspInit+0x44>)
 8001e08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e0c:	6593      	str	r3, [r2, #88]	; 0x58
 8001e0e:	4b06      	ldr	r3, [pc, #24]	; (8001e28 <HAL_MspInit+0x44>)
 8001e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e16:	603b      	str	r3, [r7, #0]
 8001e18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001e1a:	f000 fee1 	bl	8002be0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40021000 	.word	0x40021000

08001e2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b0a0      	sub	sp, #128	; 0x80
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e34:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
 8001e3e:	609a      	str	r2, [r3, #8]
 8001e40:	60da      	str	r2, [r3, #12]
 8001e42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e44:	f107 0318 	add.w	r3, r7, #24
 8001e48:	2254      	movs	r2, #84	; 0x54
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f005 f9f8 	bl	8007242 <memset>
  if(huart->Instance==LPUART1)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a3d      	ldr	r2, [pc, #244]	; (8001f4c <HAL_UART_MspInit+0x120>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d137      	bne.n	8001ecc <HAL_UART_MspInit+0xa0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001e5c:	2320      	movs	r3, #32
 8001e5e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001e60:	2300      	movs	r3, #0
 8001e62:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e64:	f107 0318 	add.w	r3, r7, #24
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f001 fc29 	bl	80036c0 <HAL_RCCEx_PeriphCLKConfig>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e74:	f7ff ffb0 	bl	8001dd8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001e78:	4b35      	ldr	r3, [pc, #212]	; (8001f50 <HAL_UART_MspInit+0x124>)
 8001e7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e7c:	4a34      	ldr	r2, [pc, #208]	; (8001f50 <HAL_UART_MspInit+0x124>)
 8001e7e:	f043 0301 	orr.w	r3, r3, #1
 8001e82:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001e84:	4b32      	ldr	r3, [pc, #200]	; (8001f50 <HAL_UART_MspInit+0x124>)
 8001e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	617b      	str	r3, [r7, #20]
 8001e8e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e90:	4b2f      	ldr	r3, [pc, #188]	; (8001f50 <HAL_UART_MspInit+0x124>)
 8001e92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e94:	4a2e      	ldr	r2, [pc, #184]	; (8001f50 <HAL_UART_MspInit+0x124>)
 8001e96:	f043 0301 	orr.w	r3, r3, #1
 8001e9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e9c:	4b2c      	ldr	r3, [pc, #176]	; (8001f50 <HAL_UART_MspInit+0x124>)
 8001e9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea0:	f003 0301 	and.w	r3, r3, #1
 8001ea4:	613b      	str	r3, [r7, #16]
 8001ea6:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001ea8:	230c      	movs	r3, #12
 8001eaa:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eac:	2302      	movs	r3, #2
 8001eae:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001eb8:	230c      	movs	r3, #12
 8001eba:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ebc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ec6:	f000 fc4d 	bl	8002764 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001eca:	e03a      	b.n	8001f42 <HAL_UART_MspInit+0x116>
  else if(huart->Instance==USART1)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a20      	ldr	r2, [pc, #128]	; (8001f54 <HAL_UART_MspInit+0x128>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d135      	bne.n	8001f42 <HAL_UART_MspInit+0x116>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001eda:	2300      	movs	r3, #0
 8001edc:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ede:	f107 0318 	add.w	r3, r7, #24
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f001 fbec 	bl	80036c0 <HAL_RCCEx_PeriphCLKConfig>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8001eee:	f7ff ff73 	bl	8001dd8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ef2:	4b17      	ldr	r3, [pc, #92]	; (8001f50 <HAL_UART_MspInit+0x124>)
 8001ef4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ef6:	4a16      	ldr	r2, [pc, #88]	; (8001f50 <HAL_UART_MspInit+0x124>)
 8001ef8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001efc:	6613      	str	r3, [r2, #96]	; 0x60
 8001efe:	4b14      	ldr	r3, [pc, #80]	; (8001f50 <HAL_UART_MspInit+0x124>)
 8001f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f06:	60fb      	str	r3, [r7, #12]
 8001f08:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f0a:	4b11      	ldr	r3, [pc, #68]	; (8001f50 <HAL_UART_MspInit+0x124>)
 8001f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f0e:	4a10      	ldr	r2, [pc, #64]	; (8001f50 <HAL_UART_MspInit+0x124>)
 8001f10:	f043 0304 	orr.w	r3, r3, #4
 8001f14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f16:	4b0e      	ldr	r3, [pc, #56]	; (8001f50 <HAL_UART_MspInit+0x124>)
 8001f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f1a:	f003 0304 	and.w	r3, r3, #4
 8001f1e:	60bb      	str	r3, [r7, #8]
 8001f20:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001f22:	2330      	movs	r3, #48	; 0x30
 8001f24:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f26:	2302      	movs	r3, #2
 8001f28:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f32:	2307      	movs	r3, #7
 8001f34:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f36:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4806      	ldr	r0, [pc, #24]	; (8001f58 <HAL_UART_MspInit+0x12c>)
 8001f3e:	f000 fc11 	bl	8002764 <HAL_GPIO_Init>
}
 8001f42:	bf00      	nop
 8001f44:	3780      	adds	r7, #128	; 0x80
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40008000 	.word	0x40008000
 8001f50:	40021000 	.word	0x40021000
 8001f54:	40013800 	.word	0x40013800
 8001f58:	48000800 	.word	0x48000800

08001f5c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a16      	ldr	r2, [pc, #88]	; (8001fc4 <HAL_TIM_Base_MspInit+0x68>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d10c      	bne.n	8001f88 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f6e:	4b16      	ldr	r3, [pc, #88]	; (8001fc8 <HAL_TIM_Base_MspInit+0x6c>)
 8001f70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f72:	4a15      	ldr	r2, [pc, #84]	; (8001fc8 <HAL_TIM_Base_MspInit+0x6c>)
 8001f74:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f78:	6613      	str	r3, [r2, #96]	; 0x60
 8001f7a:	4b13      	ldr	r3, [pc, #76]	; (8001fc8 <HAL_TIM_Base_MspInit+0x6c>)
 8001f7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001f86:	e018      	b.n	8001fba <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM7)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a0f      	ldr	r2, [pc, #60]	; (8001fcc <HAL_TIM_Base_MspInit+0x70>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d113      	bne.n	8001fba <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001f92:	4b0d      	ldr	r3, [pc, #52]	; (8001fc8 <HAL_TIM_Base_MspInit+0x6c>)
 8001f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f96:	4a0c      	ldr	r2, [pc, #48]	; (8001fc8 <HAL_TIM_Base_MspInit+0x6c>)
 8001f98:	f043 0320 	orr.w	r3, r3, #32
 8001f9c:	6593      	str	r3, [r2, #88]	; 0x58
 8001f9e:	4b0a      	ldr	r3, [pc, #40]	; (8001fc8 <HAL_TIM_Base_MspInit+0x6c>)
 8001fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa2:	f003 0320 	and.w	r3, r3, #32
 8001fa6:	60bb      	str	r3, [r7, #8]
 8001fa8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8001faa:	2200      	movs	r2, #0
 8001fac:	2100      	movs	r1, #0
 8001fae:	2037      	movs	r0, #55	; 0x37
 8001fb0:	f000 fbb0 	bl	8002714 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8001fb4:	2037      	movs	r0, #55	; 0x37
 8001fb6:	f000 fbc7 	bl	8002748 <HAL_NVIC_EnableIRQ>
}
 8001fba:	bf00      	nop
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40012c00 	.word	0x40012c00
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	40001400 	.word	0x40001400

08001fd0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b090      	sub	sp, #64	; 0x40
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a6c      	ldr	r2, [pc, #432]	; (80021a0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d129      	bne.n	8002046 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ff2:	4b6c      	ldr	r3, [pc, #432]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff6:	4a6b      	ldr	r2, [pc, #428]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001ff8:	f043 0302 	orr.w	r3, r3, #2
 8001ffc:	6593      	str	r3, [r2, #88]	; 0x58
 8001ffe:	4b69      	ldr	r3, [pc, #420]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	62bb      	str	r3, [r7, #40]	; 0x28
 8002008:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800200a:	4b66      	ldr	r3, [pc, #408]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800200c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200e:	4a65      	ldr	r2, [pc, #404]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002016:	4b63      	ldr	r3, [pc, #396]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	627b      	str	r3, [r7, #36]	; 0x24
 8002020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8002022:	2350      	movs	r3, #80	; 0x50
 8002024:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002026:	2302      	movs	r3, #2
 8002028:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202a:	2300      	movs	r3, #0
 800202c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202e:	2300      	movs	r3, #0
 8002030:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002032:	2302      	movs	r3, #2
 8002034:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002036:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800203a:	4619      	mov	r1, r3
 800203c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002040:	f000 fb90 	bl	8002764 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002044:	e0a7      	b.n	8002196 <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM4)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a57      	ldr	r2, [pc, #348]	; (80021a8 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d12a      	bne.n	80020a6 <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002050:	4b54      	ldr	r3, [pc, #336]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002054:	4a53      	ldr	r2, [pc, #332]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002056:	f043 0304 	orr.w	r3, r3, #4
 800205a:	6593      	str	r3, [r2, #88]	; 0x58
 800205c:	4b51      	ldr	r3, [pc, #324]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800205e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	623b      	str	r3, [r7, #32]
 8002066:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002068:	4b4e      	ldr	r3, [pc, #312]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800206a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800206c:	4a4d      	ldr	r2, [pc, #308]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800206e:	f043 0301 	orr.w	r3, r3, #1
 8002072:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002074:	4b4b      	ldr	r3, [pc, #300]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	61fb      	str	r3, [r7, #28]
 800207e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002080:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002084:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002086:	2302      	movs	r3, #2
 8002088:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208e:	2300      	movs	r3, #0
 8002090:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002092:	230a      	movs	r3, #10
 8002094:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002096:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800209a:	4619      	mov	r1, r3
 800209c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020a0:	f000 fb60 	bl	8002764 <HAL_GPIO_Init>
}
 80020a4:	e077      	b.n	8002196 <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM5)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a40      	ldr	r2, [pc, #256]	; (80021ac <HAL_TIM_Encoder_MspInit+0x1dc>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d145      	bne.n	800213c <HAL_TIM_Encoder_MspInit+0x16c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80020b0:	4b3c      	ldr	r3, [pc, #240]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020b4:	4a3b      	ldr	r2, [pc, #236]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020b6:	f043 0308 	orr.w	r3, r3, #8
 80020ba:	6593      	str	r3, [r2, #88]	; 0x58
 80020bc:	4b39      	ldr	r3, [pc, #228]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c0:	f003 0308 	and.w	r3, r3, #8
 80020c4:	61bb      	str	r3, [r7, #24]
 80020c6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020c8:	4b36      	ldr	r3, [pc, #216]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020cc:	4a35      	ldr	r2, [pc, #212]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020ce:	f043 0302 	orr.w	r3, r3, #2
 80020d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020d4:	4b33      	ldr	r3, [pc, #204]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	617b      	str	r3, [r7, #20]
 80020de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020e0:	4b30      	ldr	r3, [pc, #192]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020e4:	4a2f      	ldr	r2, [pc, #188]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020e6:	f043 0304 	orr.w	r3, r3, #4
 80020ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020ec:	4b2d      	ldr	r3, [pc, #180]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020f0:	f003 0304 	and.w	r3, r3, #4
 80020f4:	613b      	str	r3, [r7, #16]
 80020f6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020f8:	2304      	movs	r3, #4
 80020fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fc:	2302      	movs	r3, #2
 80020fe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002104:	2300      	movs	r3, #0
 8002106:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002108:	2302      	movs	r3, #2
 800210a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800210c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002110:	4619      	mov	r1, r3
 8002112:	4827      	ldr	r0, [pc, #156]	; (80021b0 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8002114:	f000 fb26 	bl	8002764 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002118:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800211c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211e:	2302      	movs	r3, #2
 8002120:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002126:	2300      	movs	r3, #0
 8002128:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 800212a:	2301      	movs	r3, #1
 800212c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800212e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002132:	4619      	mov	r1, r3
 8002134:	481f      	ldr	r0, [pc, #124]	; (80021b4 <HAL_TIM_Encoder_MspInit+0x1e4>)
 8002136:	f000 fb15 	bl	8002764 <HAL_GPIO_Init>
}
 800213a:	e02c      	b.n	8002196 <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM8)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a1d      	ldr	r2, [pc, #116]	; (80021b8 <HAL_TIM_Encoder_MspInit+0x1e8>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d127      	bne.n	8002196 <HAL_TIM_Encoder_MspInit+0x1c6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002146:	4b17      	ldr	r3, [pc, #92]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002148:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800214a:	4a16      	ldr	r2, [pc, #88]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800214c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002150:	6613      	str	r3, [r2, #96]	; 0x60
 8002152:	4b14      	ldr	r3, [pc, #80]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002154:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002156:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800215e:	4b11      	ldr	r3, [pc, #68]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002162:	4a10      	ldr	r2, [pc, #64]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002164:	f043 0304 	orr.w	r3, r3, #4
 8002168:	64d3      	str	r3, [r2, #76]	; 0x4c
 800216a:	4b0e      	ldr	r3, [pc, #56]	; (80021a4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800216c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800216e:	f003 0304 	and.w	r3, r3, #4
 8002172:	60bb      	str	r3, [r7, #8]
 8002174:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002176:	23c0      	movs	r3, #192	; 0xc0
 8002178:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217a:	2302      	movs	r3, #2
 800217c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002182:	2300      	movs	r3, #0
 8002184:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002186:	2304      	movs	r3, #4
 8002188:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800218a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800218e:	4619      	mov	r1, r3
 8002190:	4808      	ldr	r0, [pc, #32]	; (80021b4 <HAL_TIM_Encoder_MspInit+0x1e4>)
 8002192:	f000 fae7 	bl	8002764 <HAL_GPIO_Init>
}
 8002196:	bf00      	nop
 8002198:	3740      	adds	r7, #64	; 0x40
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40000400 	.word	0x40000400
 80021a4:	40021000 	.word	0x40021000
 80021a8:	40000800 	.word	0x40000800
 80021ac:	40000c00 	.word	0x40000c00
 80021b0:	48000400 	.word	0x48000400
 80021b4:	48000800 	.word	0x48000800
 80021b8:	40013400 	.word	0x40013400

080021bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b088      	sub	sp, #32
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c4:	f107 030c 	add.w	r3, r7, #12
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	605a      	str	r2, [r3, #4]
 80021ce:	609a      	str	r2, [r3, #8]
 80021d0:	60da      	str	r2, [r3, #12]
 80021d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a11      	ldr	r2, [pc, #68]	; (8002220 <HAL_TIM_MspPostInit+0x64>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d11b      	bne.n	8002216 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021de:	4b11      	ldr	r3, [pc, #68]	; (8002224 <HAL_TIM_MspPostInit+0x68>)
 80021e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e2:	4a10      	ldr	r2, [pc, #64]	; (8002224 <HAL_TIM_MspPostInit+0x68>)
 80021e4:	f043 0304 	orr.w	r3, r3, #4
 80021e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021ea:	4b0e      	ldr	r3, [pc, #56]	; (8002224 <HAL_TIM_MspPostInit+0x68>)
 80021ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ee:	f003 0304 	and.w	r3, r3, #4
 80021f2:	60bb      	str	r3, [r7, #8]
 80021f4:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80021f6:	230f      	movs	r3, #15
 80021f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fa:	2302      	movs	r3, #2
 80021fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fe:	2300      	movs	r3, #0
 8002200:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002202:	2300      	movs	r3, #0
 8002204:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002206:	2302      	movs	r3, #2
 8002208:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800220a:	f107 030c 	add.w	r3, r7, #12
 800220e:	4619      	mov	r1, r3
 8002210:	4805      	ldr	r0, [pc, #20]	; (8002228 <HAL_TIM_MspPostInit+0x6c>)
 8002212:	f000 faa7 	bl	8002764 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002216:	bf00      	nop
 8002218:	3720      	adds	r7, #32
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	40012c00 	.word	0x40012c00
 8002224:	40021000 	.word	0x40021000
 8002228:	48000800 	.word	0x48000800

0800222c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08c      	sub	sp, #48	; 0x30
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002234:	2300      	movs	r3, #0
 8002236:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8002238:	2300      	movs	r3, #0
 800223a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800223c:	4b2c      	ldr	r3, [pc, #176]	; (80022f0 <HAL_InitTick+0xc4>)
 800223e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002240:	4a2b      	ldr	r2, [pc, #172]	; (80022f0 <HAL_InitTick+0xc4>)
 8002242:	f043 0310 	orr.w	r3, r3, #16
 8002246:	6593      	str	r3, [r2, #88]	; 0x58
 8002248:	4b29      	ldr	r3, [pc, #164]	; (80022f0 <HAL_InitTick+0xc4>)
 800224a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800224c:	f003 0310 	and.w	r3, r3, #16
 8002250:	60bb      	str	r3, [r7, #8]
 8002252:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002254:	f107 020c 	add.w	r2, r7, #12
 8002258:	f107 0310 	add.w	r3, r7, #16
 800225c:	4611      	mov	r1, r2
 800225e:	4618      	mov	r0, r3
 8002260:	f001 f9b6 	bl	80035d0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002264:	f001 f988 	bl	8003578 <HAL_RCC_GetPCLK1Freq>
 8002268:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800226a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800226c:	4a21      	ldr	r2, [pc, #132]	; (80022f4 <HAL_InitTick+0xc8>)
 800226e:	fba2 2303 	umull	r2, r3, r2, r3
 8002272:	0c9b      	lsrs	r3, r3, #18
 8002274:	3b01      	subs	r3, #1
 8002276:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002278:	4b1f      	ldr	r3, [pc, #124]	; (80022f8 <HAL_InitTick+0xcc>)
 800227a:	4a20      	ldr	r2, [pc, #128]	; (80022fc <HAL_InitTick+0xd0>)
 800227c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800227e:	4b1e      	ldr	r3, [pc, #120]	; (80022f8 <HAL_InitTick+0xcc>)
 8002280:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002284:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002286:	4a1c      	ldr	r2, [pc, #112]	; (80022f8 <HAL_InitTick+0xcc>)
 8002288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800228c:	4b1a      	ldr	r3, [pc, #104]	; (80022f8 <HAL_InitTick+0xcc>)
 800228e:	2200      	movs	r2, #0
 8002290:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002292:	4b19      	ldr	r3, [pc, #100]	; (80022f8 <HAL_InitTick+0xcc>)
 8002294:	2200      	movs	r2, #0
 8002296:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8002298:	4817      	ldr	r0, [pc, #92]	; (80022f8 <HAL_InitTick+0xcc>)
 800229a:	f001 fc5f 	bl	8003b5c <HAL_TIM_Base_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80022a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d11b      	bne.n	80022e4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80022ac:	4812      	ldr	r0, [pc, #72]	; (80022f8 <HAL_InitTick+0xcc>)
 80022ae:	f001 fd1d 	bl	8003cec <HAL_TIM_Base_Start_IT>
 80022b2:	4603      	mov	r3, r0
 80022b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80022b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d111      	bne.n	80022e4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80022c0:	2036      	movs	r0, #54	; 0x36
 80022c2:	f000 fa41 	bl	8002748 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2b0f      	cmp	r3, #15
 80022ca:	d808      	bhi.n	80022de <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80022cc:	2200      	movs	r2, #0
 80022ce:	6879      	ldr	r1, [r7, #4]
 80022d0:	2036      	movs	r0, #54	; 0x36
 80022d2:	f000 fa1f 	bl	8002714 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022d6:	4a0a      	ldr	r2, [pc, #40]	; (8002300 <HAL_InitTick+0xd4>)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6013      	str	r3, [r2, #0]
 80022dc:	e002      	b.n	80022e4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80022e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3730      	adds	r7, #48	; 0x30
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40021000 	.word	0x40021000
 80022f4:	431bde83 	.word	0x431bde83
 80022f8:	2000057c 	.word	0x2000057c
 80022fc:	40001000 	.word	0x40001000
 8002300:	20000028 	.word	0x20000028

08002304 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002308:	e7fe      	b.n	8002308 <NMI_Handler+0x4>

0800230a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800230a:	b480      	push	{r7}
 800230c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800230e:	e7fe      	b.n	800230e <HardFault_Handler+0x4>

08002310 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002314:	e7fe      	b.n	8002314 <MemManage_Handler+0x4>

08002316 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002316:	b480      	push	{r7}
 8002318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800231a:	e7fe      	b.n	800231a <BusFault_Handler+0x4>

0800231c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002320:	e7fe      	b.n	8002320 <UsageFault_Handler+0x4>

08002322 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002322:	b480      	push	{r7}
 8002324:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002326:	bf00      	nop
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002334:	4802      	ldr	r0, [pc, #8]	; (8002340 <TIM6_DAC_IRQHandler+0x10>)
 8002336:	f001 fff9 	bl	800432c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	2000057c 	.word	0x2000057c

08002344 <TIM7_DAC_IRQHandler>:

void TIM7_DAC_IRQHandler(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002348:	4802      	ldr	r0, [pc, #8]	; (8002354 <TIM7_DAC_IRQHandler+0x10>)
 800234a:	f001 ffef 	bl	800432c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000340 	.word	0x20000340

08002358 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
	return 1;
 800235c:	2301      	movs	r3, #1
}
 800235e:	4618      	mov	r0, r3
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <_kill>:

int _kill(int pid, int sig)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002372:	f004 ffb9 	bl	80072e8 <__errno>
 8002376:	4603      	mov	r3, r0
 8002378:	2216      	movs	r2, #22
 800237a:	601a      	str	r2, [r3, #0]
	return -1;
 800237c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002380:	4618      	mov	r0, r3
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <_exit>:

void _exit (int status)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002390:	f04f 31ff 	mov.w	r1, #4294967295
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f7ff ffe7 	bl	8002368 <_kill>
	while (1) {}		/* Make sure we hang here */
 800239a:	e7fe      	b.n	800239a <_exit+0x12>

0800239c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023a8:	2300      	movs	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	e00a      	b.n	80023c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80023ae:	f3af 8000 	nop.w
 80023b2:	4601      	mov	r1, r0
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	1c5a      	adds	r2, r3, #1
 80023b8:	60ba      	str	r2, [r7, #8]
 80023ba:	b2ca      	uxtb	r2, r1
 80023bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	3301      	adds	r3, #1
 80023c2:	617b      	str	r3, [r7, #20]
 80023c4:	697a      	ldr	r2, [r7, #20]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	dbf0      	blt.n	80023ae <_read+0x12>
	}

return len;
 80023cc:	687b      	ldr	r3, [r7, #4]
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3718      	adds	r7, #24
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b086      	sub	sp, #24
 80023da:	af00      	add	r7, sp, #0
 80023dc:	60f8      	str	r0, [r7, #12]
 80023de:	60b9      	str	r1, [r7, #8]
 80023e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023e2:	2300      	movs	r3, #0
 80023e4:	617b      	str	r3, [r7, #20]
 80023e6:	e009      	b.n	80023fc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	1c5a      	adds	r2, r3, #1
 80023ec:	60ba      	str	r2, [r7, #8]
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	3301      	adds	r3, #1
 80023fa:	617b      	str	r3, [r7, #20]
 80023fc:	697a      	ldr	r2, [r7, #20]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	429a      	cmp	r2, r3
 8002402:	dbf1      	blt.n	80023e8 <_write+0x12>
	}
	return len;
 8002404:	687b      	ldr	r3, [r7, #4]
}
 8002406:	4618      	mov	r0, r3
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <_close>:

int _close(int file)
{
 800240e:	b480      	push	{r7}
 8002410:	b083      	sub	sp, #12
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
	return -1;
 8002416:	f04f 33ff 	mov.w	r3, #4294967295
}
 800241a:	4618      	mov	r0, r3
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr

08002426 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002426:	b480      	push	{r7}
 8002428:	b083      	sub	sp, #12
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
 800242e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002436:	605a      	str	r2, [r3, #4]
	return 0;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	370c      	adds	r7, #12
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr

08002446 <_isatty>:

int _isatty(int file)
{
 8002446:	b480      	push	{r7}
 8002448:	b083      	sub	sp, #12
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
	return 1;
 800244e:	2301      	movs	r3, #1
}
 8002450:	4618      	mov	r0, r3
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
	return 0;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
	...

08002478 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b086      	sub	sp, #24
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002480:	4a14      	ldr	r2, [pc, #80]	; (80024d4 <_sbrk+0x5c>)
 8002482:	4b15      	ldr	r3, [pc, #84]	; (80024d8 <_sbrk+0x60>)
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800248c:	4b13      	ldr	r3, [pc, #76]	; (80024dc <_sbrk+0x64>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d102      	bne.n	800249a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002494:	4b11      	ldr	r3, [pc, #68]	; (80024dc <_sbrk+0x64>)
 8002496:	4a12      	ldr	r2, [pc, #72]	; (80024e0 <_sbrk+0x68>)
 8002498:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800249a:	4b10      	ldr	r3, [pc, #64]	; (80024dc <_sbrk+0x64>)
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4413      	add	r3, r2
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d207      	bcs.n	80024b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024a8:	f004 ff1e 	bl	80072e8 <__errno>
 80024ac:	4603      	mov	r3, r0
 80024ae:	220c      	movs	r2, #12
 80024b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024b2:	f04f 33ff 	mov.w	r3, #4294967295
 80024b6:	e009      	b.n	80024cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024b8:	4b08      	ldr	r3, [pc, #32]	; (80024dc <_sbrk+0x64>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024be:	4b07      	ldr	r3, [pc, #28]	; (80024dc <_sbrk+0x64>)
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4413      	add	r3, r2
 80024c6:	4a05      	ldr	r2, [pc, #20]	; (80024dc <_sbrk+0x64>)
 80024c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024ca:	68fb      	ldr	r3, [r7, #12]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3718      	adds	r7, #24
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	20020000 	.word	0x20020000
 80024d8:	00000400 	.word	0x00000400
 80024dc:	200005c8 	.word	0x200005c8
 80024e0:	200007a8 	.word	0x200007a8

080024e4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80024e8:	4b06      	ldr	r3, [pc, #24]	; (8002504 <SystemInit+0x20>)
 80024ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024ee:	4a05      	ldr	r2, [pc, #20]	; (8002504 <SystemInit+0x20>)
 80024f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	e000ed00 	.word	0xe000ed00

08002508 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002508:	480d      	ldr	r0, [pc, #52]	; (8002540 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800250a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800250c:	f7ff ffea 	bl	80024e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002510:	480c      	ldr	r0, [pc, #48]	; (8002544 <LoopForever+0x6>)
  ldr r1, =_edata
 8002512:	490d      	ldr	r1, [pc, #52]	; (8002548 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002514:	4a0d      	ldr	r2, [pc, #52]	; (800254c <LoopForever+0xe>)
  movs r3, #0
 8002516:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002518:	e002      	b.n	8002520 <LoopCopyDataInit>

0800251a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800251a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800251c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800251e:	3304      	adds	r3, #4

08002520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002524:	d3f9      	bcc.n	800251a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002526:	4a0a      	ldr	r2, [pc, #40]	; (8002550 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002528:	4c0a      	ldr	r4, [pc, #40]	; (8002554 <LoopForever+0x16>)
  movs r3, #0
 800252a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800252c:	e001      	b.n	8002532 <LoopFillZerobss>

0800252e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800252e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002530:	3204      	adds	r2, #4

08002532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002534:	d3fb      	bcc.n	800252e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002536:	f004 fedd 	bl	80072f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800253a:	f7ff fb91 	bl	8001c60 <main>

0800253e <LoopForever>:

LoopForever:
    b LoopForever
 800253e:	e7fe      	b.n	800253e <LoopForever>
  ldr   r0, =_estack
 8002540:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002548:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 800254c:	080094c4 	.word	0x080094c4
  ldr r2, =_sbss
 8002550:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8002554:	200007a8 	.word	0x200007a8

08002558 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002558:	e7fe      	b.n	8002558 <ADC1_2_IRQHandler>

0800255a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b082      	sub	sp, #8
 800255e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002560:	2300      	movs	r3, #0
 8002562:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002564:	2003      	movs	r0, #3
 8002566:	f000 f8ca 	bl	80026fe <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800256a:	200f      	movs	r0, #15
 800256c:	f7ff fe5e 	bl	800222c <HAL_InitTick>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d002      	beq.n	800257c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	71fb      	strb	r3, [r7, #7]
 800257a:	e001      	b.n	8002580 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800257c:	f7ff fc32 	bl	8001de4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002580:	79fb      	ldrb	r3, [r7, #7]

}
 8002582:	4618      	mov	r0, r3
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
	...

0800258c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return uwTick;
 8002590:	4b03      	ldr	r3, [pc, #12]	; (80025a0 <HAL_GetTick+0x14>)
 8002592:	681b      	ldr	r3, [r3, #0]
 }
 8002594:	4618      	mov	r0, r3
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	200005cc 	.word	0x200005cc

080025a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f003 0307 	and.w	r3, r3, #7
 80025b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025b4:	4b0c      	ldr	r3, [pc, #48]	; (80025e8 <__NVIC_SetPriorityGrouping+0x44>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025c0:	4013      	ands	r3, r2
 80025c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025d6:	4a04      	ldr	r2, [pc, #16]	; (80025e8 <__NVIC_SetPriorityGrouping+0x44>)
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	60d3      	str	r3, [r2, #12]
}
 80025dc:	bf00      	nop
 80025de:	3714      	adds	r7, #20
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr
 80025e8:	e000ed00 	.word	0xe000ed00

080025ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025f0:	4b04      	ldr	r3, [pc, #16]	; (8002604 <__NVIC_GetPriorityGrouping+0x18>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	0a1b      	lsrs	r3, r3, #8
 80025f6:	f003 0307 	and.w	r3, r3, #7
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr
 8002604:	e000ed00 	.word	0xe000ed00

08002608 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002616:	2b00      	cmp	r3, #0
 8002618:	db0b      	blt.n	8002632 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800261a:	79fb      	ldrb	r3, [r7, #7]
 800261c:	f003 021f 	and.w	r2, r3, #31
 8002620:	4907      	ldr	r1, [pc, #28]	; (8002640 <__NVIC_EnableIRQ+0x38>)
 8002622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002626:	095b      	lsrs	r3, r3, #5
 8002628:	2001      	movs	r0, #1
 800262a:	fa00 f202 	lsl.w	r2, r0, r2
 800262e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002632:	bf00      	nop
 8002634:	370c      	adds	r7, #12
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	e000e100 	.word	0xe000e100

08002644 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	6039      	str	r1, [r7, #0]
 800264e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002654:	2b00      	cmp	r3, #0
 8002656:	db0a      	blt.n	800266e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	b2da      	uxtb	r2, r3
 800265c:	490c      	ldr	r1, [pc, #48]	; (8002690 <__NVIC_SetPriority+0x4c>)
 800265e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002662:	0112      	lsls	r2, r2, #4
 8002664:	b2d2      	uxtb	r2, r2
 8002666:	440b      	add	r3, r1
 8002668:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800266c:	e00a      	b.n	8002684 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	b2da      	uxtb	r2, r3
 8002672:	4908      	ldr	r1, [pc, #32]	; (8002694 <__NVIC_SetPriority+0x50>)
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	f003 030f 	and.w	r3, r3, #15
 800267a:	3b04      	subs	r3, #4
 800267c:	0112      	lsls	r2, r2, #4
 800267e:	b2d2      	uxtb	r2, r2
 8002680:	440b      	add	r3, r1
 8002682:	761a      	strb	r2, [r3, #24]
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	e000e100 	.word	0xe000e100
 8002694:	e000ed00 	.word	0xe000ed00

08002698 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002698:	b480      	push	{r7}
 800269a:	b089      	sub	sp, #36	; 0x24
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	f1c3 0307 	rsb	r3, r3, #7
 80026b2:	2b04      	cmp	r3, #4
 80026b4:	bf28      	it	cs
 80026b6:	2304      	movcs	r3, #4
 80026b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	3304      	adds	r3, #4
 80026be:	2b06      	cmp	r3, #6
 80026c0:	d902      	bls.n	80026c8 <NVIC_EncodePriority+0x30>
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	3b03      	subs	r3, #3
 80026c6:	e000      	b.n	80026ca <NVIC_EncodePriority+0x32>
 80026c8:	2300      	movs	r3, #0
 80026ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026cc:	f04f 32ff 	mov.w	r2, #4294967295
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	43da      	mvns	r2, r3
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	401a      	ands	r2, r3
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026e0:	f04f 31ff 	mov.w	r1, #4294967295
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ea:	43d9      	mvns	r1, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f0:	4313      	orrs	r3, r2
         );
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3724      	adds	r7, #36	; 0x24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr

080026fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	b082      	sub	sp, #8
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f7ff ff4c 	bl	80025a4 <__NVIC_SetPriorityGrouping>
}
 800270c:	bf00      	nop
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
 8002720:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002722:	f7ff ff63 	bl	80025ec <__NVIC_GetPriorityGrouping>
 8002726:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002728:	687a      	ldr	r2, [r7, #4]
 800272a:	68b9      	ldr	r1, [r7, #8]
 800272c:	6978      	ldr	r0, [r7, #20]
 800272e:	f7ff ffb3 	bl	8002698 <NVIC_EncodePriority>
 8002732:	4602      	mov	r2, r0
 8002734:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002738:	4611      	mov	r1, r2
 800273a:	4618      	mov	r0, r3
 800273c:	f7ff ff82 	bl	8002644 <__NVIC_SetPriority>
}
 8002740:	bf00      	nop
 8002742:	3718      	adds	r7, #24
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	4603      	mov	r3, r0
 8002750:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002756:	4618      	mov	r0, r3
 8002758:	f7ff ff56 	bl	8002608 <__NVIC_EnableIRQ>
}
 800275c:	bf00      	nop
 800275e:	3708      	adds	r7, #8
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002764:	b480      	push	{r7}
 8002766:	b087      	sub	sp, #28
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800276e:	2300      	movs	r3, #0
 8002770:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002772:	e15a      	b.n	8002a2a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	2101      	movs	r1, #1
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	fa01 f303 	lsl.w	r3, r1, r3
 8002780:	4013      	ands	r3, r2
 8002782:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2b00      	cmp	r3, #0
 8002788:	f000 814c 	beq.w	8002a24 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f003 0303 	and.w	r3, r3, #3
 8002794:	2b01      	cmp	r3, #1
 8002796:	d005      	beq.n	80027a4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d130      	bne.n	8002806 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	2203      	movs	r2, #3
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	43db      	mvns	r3, r3
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	4013      	ands	r3, r2
 80027ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	68da      	ldr	r2, [r3, #12]
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	693a      	ldr	r2, [r7, #16]
 80027d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027da:	2201      	movs	r2, #1
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	fa02 f303 	lsl.w	r3, r2, r3
 80027e2:	43db      	mvns	r3, r3
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	4013      	ands	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	091b      	lsrs	r3, r3, #4
 80027f0:	f003 0201 	and.w	r2, r3, #1
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	693a      	ldr	r2, [r7, #16]
 8002804:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f003 0303 	and.w	r3, r3, #3
 800280e:	2b03      	cmp	r3, #3
 8002810:	d017      	beq.n	8002842 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	2203      	movs	r2, #3
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
 8002822:	43db      	mvns	r3, r3
 8002824:	693a      	ldr	r2, [r7, #16]
 8002826:	4013      	ands	r3, r2
 8002828:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	4313      	orrs	r3, r2
 800283a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f003 0303 	and.w	r3, r3, #3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d123      	bne.n	8002896 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	08da      	lsrs	r2, r3, #3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	3208      	adds	r2, #8
 8002856:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800285a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	220f      	movs	r2, #15
 8002866:	fa02 f303 	lsl.w	r3, r2, r3
 800286a:	43db      	mvns	r3, r3
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	4013      	ands	r3, r2
 8002870:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	691a      	ldr	r2, [r3, #16]
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	f003 0307 	and.w	r3, r3, #7
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	4313      	orrs	r3, r2
 8002886:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	08da      	lsrs	r2, r3, #3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	3208      	adds	r2, #8
 8002890:	6939      	ldr	r1, [r7, #16]
 8002892:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	2203      	movs	r2, #3
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	43db      	mvns	r3, r3
 80028a8:	693a      	ldr	r2, [r7, #16]
 80028aa:	4013      	ands	r3, r2
 80028ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f003 0203 	and.w	r2, r3, #3
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	fa02 f303 	lsl.w	r3, r2, r3
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	f000 80a6 	beq.w	8002a24 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028d8:	4b5b      	ldr	r3, [pc, #364]	; (8002a48 <HAL_GPIO_Init+0x2e4>)
 80028da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028dc:	4a5a      	ldr	r2, [pc, #360]	; (8002a48 <HAL_GPIO_Init+0x2e4>)
 80028de:	f043 0301 	orr.w	r3, r3, #1
 80028e2:	6613      	str	r3, [r2, #96]	; 0x60
 80028e4:	4b58      	ldr	r3, [pc, #352]	; (8002a48 <HAL_GPIO_Init+0x2e4>)
 80028e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	60bb      	str	r3, [r7, #8]
 80028ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028f0:	4a56      	ldr	r2, [pc, #344]	; (8002a4c <HAL_GPIO_Init+0x2e8>)
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	089b      	lsrs	r3, r3, #2
 80028f6:	3302      	adds	r3, #2
 80028f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	f003 0303 	and.w	r3, r3, #3
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	220f      	movs	r2, #15
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	43db      	mvns	r3, r3
 800290e:	693a      	ldr	r2, [r7, #16]
 8002910:	4013      	ands	r3, r2
 8002912:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800291a:	d01f      	beq.n	800295c <HAL_GPIO_Init+0x1f8>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	4a4c      	ldr	r2, [pc, #304]	; (8002a50 <HAL_GPIO_Init+0x2ec>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d019      	beq.n	8002958 <HAL_GPIO_Init+0x1f4>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4a4b      	ldr	r2, [pc, #300]	; (8002a54 <HAL_GPIO_Init+0x2f0>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d013      	beq.n	8002954 <HAL_GPIO_Init+0x1f0>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4a4a      	ldr	r2, [pc, #296]	; (8002a58 <HAL_GPIO_Init+0x2f4>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d00d      	beq.n	8002950 <HAL_GPIO_Init+0x1ec>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a49      	ldr	r2, [pc, #292]	; (8002a5c <HAL_GPIO_Init+0x2f8>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d007      	beq.n	800294c <HAL_GPIO_Init+0x1e8>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a48      	ldr	r2, [pc, #288]	; (8002a60 <HAL_GPIO_Init+0x2fc>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d101      	bne.n	8002948 <HAL_GPIO_Init+0x1e4>
 8002944:	2305      	movs	r3, #5
 8002946:	e00a      	b.n	800295e <HAL_GPIO_Init+0x1fa>
 8002948:	2306      	movs	r3, #6
 800294a:	e008      	b.n	800295e <HAL_GPIO_Init+0x1fa>
 800294c:	2304      	movs	r3, #4
 800294e:	e006      	b.n	800295e <HAL_GPIO_Init+0x1fa>
 8002950:	2303      	movs	r3, #3
 8002952:	e004      	b.n	800295e <HAL_GPIO_Init+0x1fa>
 8002954:	2302      	movs	r3, #2
 8002956:	e002      	b.n	800295e <HAL_GPIO_Init+0x1fa>
 8002958:	2301      	movs	r3, #1
 800295a:	e000      	b.n	800295e <HAL_GPIO_Init+0x1fa>
 800295c:	2300      	movs	r3, #0
 800295e:	697a      	ldr	r2, [r7, #20]
 8002960:	f002 0203 	and.w	r2, r2, #3
 8002964:	0092      	lsls	r2, r2, #2
 8002966:	4093      	lsls	r3, r2
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	4313      	orrs	r3, r2
 800296c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800296e:	4937      	ldr	r1, [pc, #220]	; (8002a4c <HAL_GPIO_Init+0x2e8>)
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	089b      	lsrs	r3, r3, #2
 8002974:	3302      	adds	r3, #2
 8002976:	693a      	ldr	r2, [r7, #16]
 8002978:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800297c:	4b39      	ldr	r3, [pc, #228]	; (8002a64 <HAL_GPIO_Init+0x300>)
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	43db      	mvns	r3, r3
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	4013      	ands	r3, r2
 800298a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d003      	beq.n	80029a0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002998:	693a      	ldr	r2, [r7, #16]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	4313      	orrs	r3, r2
 800299e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029a0:	4a30      	ldr	r2, [pc, #192]	; (8002a64 <HAL_GPIO_Init+0x300>)
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029a6:	4b2f      	ldr	r3, [pc, #188]	; (8002a64 <HAL_GPIO_Init+0x300>)
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	43db      	mvns	r3, r3
 80029b0:	693a      	ldr	r2, [r7, #16]
 80029b2:	4013      	ands	r3, r2
 80029b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d003      	beq.n	80029ca <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029ca:	4a26      	ldr	r2, [pc, #152]	; (8002a64 <HAL_GPIO_Init+0x300>)
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80029d0:	4b24      	ldr	r3, [pc, #144]	; (8002a64 <HAL_GPIO_Init+0x300>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	43db      	mvns	r3, r3
 80029da:	693a      	ldr	r2, [r7, #16]
 80029dc:	4013      	ands	r3, r2
 80029de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d003      	beq.n	80029f4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029f4:	4a1b      	ldr	r2, [pc, #108]	; (8002a64 <HAL_GPIO_Init+0x300>)
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80029fa:	4b1a      	ldr	r3, [pc, #104]	; (8002a64 <HAL_GPIO_Init+0x300>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	43db      	mvns	r3, r3
 8002a04:	693a      	ldr	r2, [r7, #16]
 8002a06:	4013      	ands	r3, r2
 8002a08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d003      	beq.n	8002a1e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a1e:	4a11      	ldr	r2, [pc, #68]	; (8002a64 <HAL_GPIO_Init+0x300>)
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	3301      	adds	r3, #1
 8002a28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	fa22 f303 	lsr.w	r3, r2, r3
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f47f ae9d 	bne.w	8002774 <HAL_GPIO_Init+0x10>
  }
}
 8002a3a:	bf00      	nop
 8002a3c:	bf00      	nop
 8002a3e:	371c      	adds	r7, #28
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	40021000 	.word	0x40021000
 8002a4c:	40010000 	.word	0x40010000
 8002a50:	48000400 	.word	0x48000400
 8002a54:	48000800 	.word	0x48000800
 8002a58:	48000c00 	.word	0x48000c00
 8002a5c:	48001000 	.word	0x48001000
 8002a60:	48001400 	.word	0x48001400
 8002a64:	40010400 	.word	0x40010400

08002a68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	460b      	mov	r3, r1
 8002a72:	807b      	strh	r3, [r7, #2]
 8002a74:	4613      	mov	r3, r2
 8002a76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a78:	787b      	ldrb	r3, [r7, #1]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d003      	beq.n	8002a86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a7e:	887a      	ldrh	r2, [r7, #2]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a84:	e002      	b.n	8002a8c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a86:	887a      	ldrh	r2, [r7, #2]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d141      	bne.n	8002b2a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002aa6:	4b4b      	ldr	r3, [pc, #300]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002aae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ab2:	d131      	bne.n	8002b18 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ab4:	4b47      	ldr	r3, [pc, #284]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ab6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002aba:	4a46      	ldr	r2, [pc, #280]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002abc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ac0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ac4:	4b43      	ldr	r3, [pc, #268]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002acc:	4a41      	ldr	r2, [pc, #260]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ace:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ad2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ad4:	4b40      	ldr	r3, [pc, #256]	; (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2232      	movs	r2, #50	; 0x32
 8002ada:	fb02 f303 	mul.w	r3, r2, r3
 8002ade:	4a3f      	ldr	r2, [pc, #252]	; (8002bdc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae4:	0c9b      	lsrs	r3, r3, #18
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002aea:	e002      	b.n	8002af2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	3b01      	subs	r3, #1
 8002af0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002af2:	4b38      	ldr	r3, [pc, #224]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002afa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002afe:	d102      	bne.n	8002b06 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1f2      	bne.n	8002aec <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b06:	4b33      	ldr	r3, [pc, #204]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b08:	695b      	ldr	r3, [r3, #20]
 8002b0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b12:	d158      	bne.n	8002bc6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e057      	b.n	8002bc8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b18:	4b2e      	ldr	r3, [pc, #184]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b1e:	4a2d      	ldr	r2, [pc, #180]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b24:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002b28:	e04d      	b.n	8002bc6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b30:	d141      	bne.n	8002bb6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b32:	4b28      	ldr	r3, [pc, #160]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b3e:	d131      	bne.n	8002ba4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b40:	4b24      	ldr	r3, [pc, #144]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b46:	4a23      	ldr	r2, [pc, #140]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b4c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b50:	4b20      	ldr	r3, [pc, #128]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b58:	4a1e      	ldr	r2, [pc, #120]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b5e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b60:	4b1d      	ldr	r3, [pc, #116]	; (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2232      	movs	r2, #50	; 0x32
 8002b66:	fb02 f303 	mul.w	r3, r2, r3
 8002b6a:	4a1c      	ldr	r2, [pc, #112]	; (8002bdc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b70:	0c9b      	lsrs	r3, r3, #18
 8002b72:	3301      	adds	r3, #1
 8002b74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b76:	e002      	b.n	8002b7e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b7e:	4b15      	ldr	r3, [pc, #84]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b8a:	d102      	bne.n	8002b92 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d1f2      	bne.n	8002b78 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b92:	4b10      	ldr	r3, [pc, #64]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b9e:	d112      	bne.n	8002bc6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	e011      	b.n	8002bc8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ba4:	4b0b      	ldr	r3, [pc, #44]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ba6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002baa:	4a0a      	ldr	r2, [pc, #40]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bb0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002bb4:	e007      	b.n	8002bc6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002bb6:	4b07      	ldr	r3, [pc, #28]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002bbe:	4a05      	ldr	r2, [pc, #20]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bc0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bc4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002bc6:	2300      	movs	r3, #0
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3714      	adds	r7, #20
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr
 8002bd4:	40007000 	.word	0x40007000
 8002bd8:	20000024 	.word	0x20000024
 8002bdc:	431bde83 	.word	0x431bde83

08002be0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002be4:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	4a04      	ldr	r2, [pc, #16]	; (8002bfc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002bea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bee:	6093      	str	r3, [r2, #8]
}
 8002bf0:	bf00      	nop
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	40007000 	.word	0x40007000

08002c00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b088      	sub	sp, #32
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d101      	bne.n	8002c12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e2fe      	b.n	8003210 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d075      	beq.n	8002d0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c1e:	4b97      	ldr	r3, [pc, #604]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f003 030c 	and.w	r3, r3, #12
 8002c26:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c28:	4b94      	ldr	r3, [pc, #592]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	f003 0303 	and.w	r3, r3, #3
 8002c30:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	2b0c      	cmp	r3, #12
 8002c36:	d102      	bne.n	8002c3e <HAL_RCC_OscConfig+0x3e>
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	2b03      	cmp	r3, #3
 8002c3c:	d002      	beq.n	8002c44 <HAL_RCC_OscConfig+0x44>
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	2b08      	cmp	r3, #8
 8002c42:	d10b      	bne.n	8002c5c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c44:	4b8d      	ldr	r3, [pc, #564]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d05b      	beq.n	8002d08 <HAL_RCC_OscConfig+0x108>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d157      	bne.n	8002d08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e2d9      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c64:	d106      	bne.n	8002c74 <HAL_RCC_OscConfig+0x74>
 8002c66:	4b85      	ldr	r3, [pc, #532]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a84      	ldr	r2, [pc, #528]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002c6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c70:	6013      	str	r3, [r2, #0]
 8002c72:	e01d      	b.n	8002cb0 <HAL_RCC_OscConfig+0xb0>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c7c:	d10c      	bne.n	8002c98 <HAL_RCC_OscConfig+0x98>
 8002c7e:	4b7f      	ldr	r3, [pc, #508]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a7e      	ldr	r2, [pc, #504]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002c84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c88:	6013      	str	r3, [r2, #0]
 8002c8a:	4b7c      	ldr	r3, [pc, #496]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a7b      	ldr	r2, [pc, #492]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c94:	6013      	str	r3, [r2, #0]
 8002c96:	e00b      	b.n	8002cb0 <HAL_RCC_OscConfig+0xb0>
 8002c98:	4b78      	ldr	r3, [pc, #480]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a77      	ldr	r2, [pc, #476]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002c9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ca2:	6013      	str	r3, [r2, #0]
 8002ca4:	4b75      	ldr	r3, [pc, #468]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a74      	ldr	r2, [pc, #464]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002caa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d013      	beq.n	8002ce0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb8:	f7ff fc68 	bl	800258c <HAL_GetTick>
 8002cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cbe:	e008      	b.n	8002cd2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc0:	f7ff fc64 	bl	800258c <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	2b64      	cmp	r3, #100	; 0x64
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e29e      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cd2:	4b6a      	ldr	r3, [pc, #424]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d0f0      	beq.n	8002cc0 <HAL_RCC_OscConfig+0xc0>
 8002cde:	e014      	b.n	8002d0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce0:	f7ff fc54 	bl	800258c <HAL_GetTick>
 8002ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ce6:	e008      	b.n	8002cfa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ce8:	f7ff fc50 	bl	800258c <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	2b64      	cmp	r3, #100	; 0x64
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e28a      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cfa:	4b60      	ldr	r3, [pc, #384]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1f0      	bne.n	8002ce8 <HAL_RCC_OscConfig+0xe8>
 8002d06:	e000      	b.n	8002d0a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d075      	beq.n	8002e02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d16:	4b59      	ldr	r3, [pc, #356]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f003 030c 	and.w	r3, r3, #12
 8002d1e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d20:	4b56      	ldr	r3, [pc, #344]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	f003 0303 	and.w	r3, r3, #3
 8002d28:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002d2a:	69bb      	ldr	r3, [r7, #24]
 8002d2c:	2b0c      	cmp	r3, #12
 8002d2e:	d102      	bne.n	8002d36 <HAL_RCC_OscConfig+0x136>
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d002      	beq.n	8002d3c <HAL_RCC_OscConfig+0x13c>
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	2b04      	cmp	r3, #4
 8002d3a:	d11f      	bne.n	8002d7c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d3c:	4b4f      	ldr	r3, [pc, #316]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d005      	beq.n	8002d54 <HAL_RCC_OscConfig+0x154>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d101      	bne.n	8002d54 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e25d      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d54:	4b49      	ldr	r3, [pc, #292]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	061b      	lsls	r3, r3, #24
 8002d62:	4946      	ldr	r1, [pc, #280]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002d64:	4313      	orrs	r3, r2
 8002d66:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d68:	4b45      	ldr	r3, [pc, #276]	; (8002e80 <HAL_RCC_OscConfig+0x280>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7ff fa5d 	bl	800222c <HAL_InitTick>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d043      	beq.n	8002e00 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e249      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d023      	beq.n	8002dcc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d84:	4b3d      	ldr	r3, [pc, #244]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a3c      	ldr	r2, [pc, #240]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002d8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d90:	f7ff fbfc 	bl	800258c <HAL_GetTick>
 8002d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d96:	e008      	b.n	8002daa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d98:	f7ff fbf8 	bl	800258c <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d901      	bls.n	8002daa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e232      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002daa:	4b34      	ldr	r3, [pc, #208]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d0f0      	beq.n	8002d98 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002db6:	4b31      	ldr	r3, [pc, #196]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	061b      	lsls	r3, r3, #24
 8002dc4:	492d      	ldr	r1, [pc, #180]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	604b      	str	r3, [r1, #4]
 8002dca:	e01a      	b.n	8002e02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dcc:	4b2b      	ldr	r3, [pc, #172]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a2a      	ldr	r2, [pc, #168]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002dd2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002dd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd8:	f7ff fbd8 	bl	800258c <HAL_GetTick>
 8002ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dde:	e008      	b.n	8002df2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002de0:	f7ff fbd4 	bl	800258c <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e20e      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002df2:	4b22      	ldr	r3, [pc, #136]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1f0      	bne.n	8002de0 <HAL_RCC_OscConfig+0x1e0>
 8002dfe:	e000      	b.n	8002e02 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e00:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0308 	and.w	r3, r3, #8
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d041      	beq.n	8002e92 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	695b      	ldr	r3, [r3, #20]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d01c      	beq.n	8002e50 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e16:	4b19      	ldr	r3, [pc, #100]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e1c:	4a17      	ldr	r2, [pc, #92]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002e1e:	f043 0301 	orr.w	r3, r3, #1
 8002e22:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e26:	f7ff fbb1 	bl	800258c <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e2e:	f7ff fbad 	bl	800258c <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e1e7      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e40:	4b0e      	ldr	r3, [pc, #56]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d0ef      	beq.n	8002e2e <HAL_RCC_OscConfig+0x22e>
 8002e4e:	e020      	b.n	8002e92 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e50:	4b0a      	ldr	r3, [pc, #40]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002e52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e56:	4a09      	ldr	r2, [pc, #36]	; (8002e7c <HAL_RCC_OscConfig+0x27c>)
 8002e58:	f023 0301 	bic.w	r3, r3, #1
 8002e5c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e60:	f7ff fb94 	bl	800258c <HAL_GetTick>
 8002e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e66:	e00d      	b.n	8002e84 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e68:	f7ff fb90 	bl	800258c <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d906      	bls.n	8002e84 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e1ca      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
 8002e7a:	bf00      	nop
 8002e7c:	40021000 	.word	0x40021000
 8002e80:	20000028 	.word	0x20000028
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e84:	4b8c      	ldr	r3, [pc, #560]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002e86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1ea      	bne.n	8002e68 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0304 	and.w	r3, r3, #4
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 80a6 	beq.w	8002fec <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ea4:	4b84      	ldr	r3, [pc, #528]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002ea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ea8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d101      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x2b4>
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e000      	b.n	8002eb6 <HAL_RCC_OscConfig+0x2b6>
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00d      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eba:	4b7f      	ldr	r3, [pc, #508]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002ebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ebe:	4a7e      	ldr	r2, [pc, #504]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002ec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ec4:	6593      	str	r3, [r2, #88]	; 0x58
 8002ec6:	4b7c      	ldr	r3, [pc, #496]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ed6:	4b79      	ldr	r3, [pc, #484]	; (80030bc <HAL_RCC_OscConfig+0x4bc>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d118      	bne.n	8002f14 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ee2:	4b76      	ldr	r3, [pc, #472]	; (80030bc <HAL_RCC_OscConfig+0x4bc>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a75      	ldr	r2, [pc, #468]	; (80030bc <HAL_RCC_OscConfig+0x4bc>)
 8002ee8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002eee:	f7ff fb4d 	bl	800258c <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ef6:	f7ff fb49 	bl	800258c <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e183      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f08:	4b6c      	ldr	r3, [pc, #432]	; (80030bc <HAL_RCC_OscConfig+0x4bc>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d0f0      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d108      	bne.n	8002f2e <HAL_RCC_OscConfig+0x32e>
 8002f1c:	4b66      	ldr	r3, [pc, #408]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f22:	4a65      	ldr	r2, [pc, #404]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002f24:	f043 0301 	orr.w	r3, r3, #1
 8002f28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f2c:	e024      	b.n	8002f78 <HAL_RCC_OscConfig+0x378>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	2b05      	cmp	r3, #5
 8002f34:	d110      	bne.n	8002f58 <HAL_RCC_OscConfig+0x358>
 8002f36:	4b60      	ldr	r3, [pc, #384]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f3c:	4a5e      	ldr	r2, [pc, #376]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002f3e:	f043 0304 	orr.w	r3, r3, #4
 8002f42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f46:	4b5c      	ldr	r3, [pc, #368]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f4c:	4a5a      	ldr	r2, [pc, #360]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002f4e:	f043 0301 	orr.w	r3, r3, #1
 8002f52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f56:	e00f      	b.n	8002f78 <HAL_RCC_OscConfig+0x378>
 8002f58:	4b57      	ldr	r3, [pc, #348]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f5e:	4a56      	ldr	r2, [pc, #344]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002f60:	f023 0301 	bic.w	r3, r3, #1
 8002f64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f68:	4b53      	ldr	r3, [pc, #332]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f6e:	4a52      	ldr	r2, [pc, #328]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002f70:	f023 0304 	bic.w	r3, r3, #4
 8002f74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d016      	beq.n	8002fae <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f80:	f7ff fb04 	bl	800258c <HAL_GetTick>
 8002f84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f86:	e00a      	b.n	8002f9e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f88:	f7ff fb00 	bl	800258c <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e138      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f9e:	4b46      	ldr	r3, [pc, #280]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d0ed      	beq.n	8002f88 <HAL_RCC_OscConfig+0x388>
 8002fac:	e015      	b.n	8002fda <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fae:	f7ff faed 	bl	800258c <HAL_GetTick>
 8002fb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fb4:	e00a      	b.n	8002fcc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fb6:	f7ff fae9 	bl	800258c <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d901      	bls.n	8002fcc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e121      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fcc:	4b3a      	ldr	r3, [pc, #232]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1ed      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002fda:	7ffb      	ldrb	r3, [r7, #31]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d105      	bne.n	8002fec <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fe0:	4b35      	ldr	r3, [pc, #212]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe4:	4a34      	ldr	r2, [pc, #208]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8002fe6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fea:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0320 	and.w	r3, r3, #32
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d03c      	beq.n	8003072 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	699b      	ldr	r3, [r3, #24]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d01c      	beq.n	800303a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003000:	4b2d      	ldr	r3, [pc, #180]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8003002:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003006:	4a2c      	ldr	r2, [pc, #176]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8003008:	f043 0301 	orr.w	r3, r3, #1
 800300c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003010:	f7ff fabc 	bl	800258c <HAL_GetTick>
 8003014:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003016:	e008      	b.n	800302a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003018:	f7ff fab8 	bl	800258c <HAL_GetTick>
 800301c:	4602      	mov	r2, r0
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	2b02      	cmp	r3, #2
 8003024:	d901      	bls.n	800302a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e0f2      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800302a:	4b23      	ldr	r3, [pc, #140]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 800302c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d0ef      	beq.n	8003018 <HAL_RCC_OscConfig+0x418>
 8003038:	e01b      	b.n	8003072 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800303a:	4b1f      	ldr	r3, [pc, #124]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 800303c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003040:	4a1d      	ldr	r2, [pc, #116]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8003042:	f023 0301 	bic.w	r3, r3, #1
 8003046:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800304a:	f7ff fa9f 	bl	800258c <HAL_GetTick>
 800304e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003050:	e008      	b.n	8003064 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003052:	f7ff fa9b 	bl	800258c <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	2b02      	cmp	r3, #2
 800305e:	d901      	bls.n	8003064 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	e0d5      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003064:	4b14      	ldr	r3, [pc, #80]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8003066:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1ef      	bne.n	8003052 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	69db      	ldr	r3, [r3, #28]
 8003076:	2b00      	cmp	r3, #0
 8003078:	f000 80c9 	beq.w	800320e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800307c:	4b0e      	ldr	r3, [pc, #56]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f003 030c 	and.w	r3, r3, #12
 8003084:	2b0c      	cmp	r3, #12
 8003086:	f000 8083 	beq.w	8003190 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	69db      	ldr	r3, [r3, #28]
 800308e:	2b02      	cmp	r3, #2
 8003090:	d15e      	bne.n	8003150 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003092:	4b09      	ldr	r3, [pc, #36]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a08      	ldr	r2, [pc, #32]	; (80030b8 <HAL_RCC_OscConfig+0x4b8>)
 8003098:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800309c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800309e:	f7ff fa75 	bl	800258c <HAL_GetTick>
 80030a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030a4:	e00c      	b.n	80030c0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030a6:	f7ff fa71 	bl	800258c <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d905      	bls.n	80030c0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e0ab      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
 80030b8:	40021000 	.word	0x40021000
 80030bc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030c0:	4b55      	ldr	r3, [pc, #340]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d1ec      	bne.n	80030a6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030cc:	4b52      	ldr	r3, [pc, #328]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 80030ce:	68da      	ldr	r2, [r3, #12]
 80030d0:	4b52      	ldr	r3, [pc, #328]	; (800321c <HAL_RCC_OscConfig+0x61c>)
 80030d2:	4013      	ands	r3, r2
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	6a11      	ldr	r1, [r2, #32]
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80030dc:	3a01      	subs	r2, #1
 80030de:	0112      	lsls	r2, r2, #4
 80030e0:	4311      	orrs	r1, r2
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80030e6:	0212      	lsls	r2, r2, #8
 80030e8:	4311      	orrs	r1, r2
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80030ee:	0852      	lsrs	r2, r2, #1
 80030f0:	3a01      	subs	r2, #1
 80030f2:	0552      	lsls	r2, r2, #21
 80030f4:	4311      	orrs	r1, r2
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80030fa:	0852      	lsrs	r2, r2, #1
 80030fc:	3a01      	subs	r2, #1
 80030fe:	0652      	lsls	r2, r2, #25
 8003100:	4311      	orrs	r1, r2
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003106:	06d2      	lsls	r2, r2, #27
 8003108:	430a      	orrs	r2, r1
 800310a:	4943      	ldr	r1, [pc, #268]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 800310c:	4313      	orrs	r3, r2
 800310e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003110:	4b41      	ldr	r3, [pc, #260]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a40      	ldr	r2, [pc, #256]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 8003116:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800311a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800311c:	4b3e      	ldr	r3, [pc, #248]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	4a3d      	ldr	r2, [pc, #244]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 8003122:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003126:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003128:	f7ff fa30 	bl	800258c <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800312e:	e008      	b.n	8003142 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003130:	f7ff fa2c 	bl	800258c <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e066      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003142:	4b35      	ldr	r3, [pc, #212]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d0f0      	beq.n	8003130 <HAL_RCC_OscConfig+0x530>
 800314e:	e05e      	b.n	800320e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003150:	4b31      	ldr	r3, [pc, #196]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a30      	ldr	r2, [pc, #192]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 8003156:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800315a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800315c:	f7ff fa16 	bl	800258c <HAL_GetTick>
 8003160:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003162:	e008      	b.n	8003176 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003164:	f7ff fa12 	bl	800258c <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	2b02      	cmp	r3, #2
 8003170:	d901      	bls.n	8003176 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e04c      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003176:	4b28      	ldr	r3, [pc, #160]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1f0      	bne.n	8003164 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003182:	4b25      	ldr	r3, [pc, #148]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	4924      	ldr	r1, [pc, #144]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 8003188:	4b25      	ldr	r3, [pc, #148]	; (8003220 <HAL_RCC_OscConfig+0x620>)
 800318a:	4013      	ands	r3, r2
 800318c:	60cb      	str	r3, [r1, #12]
 800318e:	e03e      	b.n	800320e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	69db      	ldr	r3, [r3, #28]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d101      	bne.n	800319c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e039      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800319c:	4b1e      	ldr	r3, [pc, #120]	; (8003218 <HAL_RCC_OscConfig+0x618>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	f003 0203 	and.w	r2, r3, #3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a1b      	ldr	r3, [r3, #32]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d12c      	bne.n	800320a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ba:	3b01      	subs	r3, #1
 80031bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031be:	429a      	cmp	r2, r3
 80031c0:	d123      	bne.n	800320a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d11b      	bne.n	800320a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031dc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80031de:	429a      	cmp	r2, r3
 80031e0:	d113      	bne.n	800320a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ec:	085b      	lsrs	r3, r3, #1
 80031ee:	3b01      	subs	r3, #1
 80031f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d109      	bne.n	800320a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003200:	085b      	lsrs	r3, r3, #1
 8003202:	3b01      	subs	r3, #1
 8003204:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003206:	429a      	cmp	r2, r3
 8003208:	d001      	beq.n	800320e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e000      	b.n	8003210 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800320e:	2300      	movs	r3, #0
}
 8003210:	4618      	mov	r0, r3
 8003212:	3720      	adds	r7, #32
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	40021000 	.word	0x40021000
 800321c:	019f800c 	.word	0x019f800c
 8003220:	feeefffc 	.word	0xfeeefffc

08003224 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b086      	sub	sp, #24
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800322e:	2300      	movs	r3, #0
 8003230:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d101      	bne.n	800323c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e11e      	b.n	800347a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800323c:	4b91      	ldr	r3, [pc, #580]	; (8003484 <HAL_RCC_ClockConfig+0x260>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 030f 	and.w	r3, r3, #15
 8003244:	683a      	ldr	r2, [r7, #0]
 8003246:	429a      	cmp	r2, r3
 8003248:	d910      	bls.n	800326c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800324a:	4b8e      	ldr	r3, [pc, #568]	; (8003484 <HAL_RCC_ClockConfig+0x260>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f023 020f 	bic.w	r2, r3, #15
 8003252:	498c      	ldr	r1, [pc, #560]	; (8003484 <HAL_RCC_ClockConfig+0x260>)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	4313      	orrs	r3, r2
 8003258:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800325a:	4b8a      	ldr	r3, [pc, #552]	; (8003484 <HAL_RCC_ClockConfig+0x260>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 030f 	and.w	r3, r3, #15
 8003262:	683a      	ldr	r2, [r7, #0]
 8003264:	429a      	cmp	r2, r3
 8003266:	d001      	beq.n	800326c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e106      	b.n	800347a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0301 	and.w	r3, r3, #1
 8003274:	2b00      	cmp	r3, #0
 8003276:	d073      	beq.n	8003360 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	2b03      	cmp	r3, #3
 800327e:	d129      	bne.n	80032d4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003280:	4b81      	ldr	r3, [pc, #516]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d101      	bne.n	8003290 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e0f4      	b.n	800347a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003290:	f000 f9d0 	bl	8003634 <RCC_GetSysClockFreqFromPLLSource>
 8003294:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	4a7c      	ldr	r2, [pc, #496]	; (800348c <HAL_RCC_ClockConfig+0x268>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d93f      	bls.n	800331e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800329e:	4b7a      	ldr	r3, [pc, #488]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d009      	beq.n	80032be <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d033      	beq.n	800331e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d12f      	bne.n	800331e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80032be:	4b72      	ldr	r3, [pc, #456]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032c6:	4a70      	ldr	r2, [pc, #448]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 80032c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032cc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80032ce:	2380      	movs	r3, #128	; 0x80
 80032d0:	617b      	str	r3, [r7, #20]
 80032d2:	e024      	b.n	800331e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d107      	bne.n	80032ec <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032dc:	4b6a      	ldr	r3, [pc, #424]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d109      	bne.n	80032fc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e0c6      	b.n	800347a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032ec:	4b66      	ldr	r3, [pc, #408]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d101      	bne.n	80032fc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e0be      	b.n	800347a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80032fc:	f000 f8ce 	bl	800349c <HAL_RCC_GetSysClockFreq>
 8003300:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	4a61      	ldr	r2, [pc, #388]	; (800348c <HAL_RCC_ClockConfig+0x268>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d909      	bls.n	800331e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800330a:	4b5f      	ldr	r3, [pc, #380]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003312:	4a5d      	ldr	r2, [pc, #372]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 8003314:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003318:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800331a:	2380      	movs	r3, #128	; 0x80
 800331c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800331e:	4b5a      	ldr	r3, [pc, #360]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f023 0203 	bic.w	r2, r3, #3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	4957      	ldr	r1, [pc, #348]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 800332c:	4313      	orrs	r3, r2
 800332e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003330:	f7ff f92c 	bl	800258c <HAL_GetTick>
 8003334:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003336:	e00a      	b.n	800334e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003338:	f7ff f928 	bl	800258c <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	f241 3288 	movw	r2, #5000	; 0x1388
 8003346:	4293      	cmp	r3, r2
 8003348:	d901      	bls.n	800334e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e095      	b.n	800347a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800334e:	4b4e      	ldr	r3, [pc, #312]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f003 020c 	and.w	r2, r3, #12
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	429a      	cmp	r2, r3
 800335e:	d1eb      	bne.n	8003338 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0302 	and.w	r3, r3, #2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d023      	beq.n	80033b4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 0304 	and.w	r3, r3, #4
 8003374:	2b00      	cmp	r3, #0
 8003376:	d005      	beq.n	8003384 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003378:	4b43      	ldr	r3, [pc, #268]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	4a42      	ldr	r2, [pc, #264]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 800337e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003382:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0308 	and.w	r3, r3, #8
 800338c:	2b00      	cmp	r3, #0
 800338e:	d007      	beq.n	80033a0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003390:	4b3d      	ldr	r3, [pc, #244]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003398:	4a3b      	ldr	r2, [pc, #236]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 800339a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800339e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033a0:	4b39      	ldr	r3, [pc, #228]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	4936      	ldr	r1, [pc, #216]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	608b      	str	r3, [r1, #8]
 80033b2:	e008      	b.n	80033c6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	2b80      	cmp	r3, #128	; 0x80
 80033b8:	d105      	bne.n	80033c6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80033ba:	4b33      	ldr	r3, [pc, #204]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	4a32      	ldr	r2, [pc, #200]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 80033c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033c4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033c6:	4b2f      	ldr	r3, [pc, #188]	; (8003484 <HAL_RCC_ClockConfig+0x260>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 030f 	and.w	r3, r3, #15
 80033ce:	683a      	ldr	r2, [r7, #0]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d21d      	bcs.n	8003410 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033d4:	4b2b      	ldr	r3, [pc, #172]	; (8003484 <HAL_RCC_ClockConfig+0x260>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f023 020f 	bic.w	r2, r3, #15
 80033dc:	4929      	ldr	r1, [pc, #164]	; (8003484 <HAL_RCC_ClockConfig+0x260>)
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80033e4:	f7ff f8d2 	bl	800258c <HAL_GetTick>
 80033e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ea:	e00a      	b.n	8003402 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033ec:	f7ff f8ce 	bl	800258c <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e03b      	b.n	800347a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003402:	4b20      	ldr	r3, [pc, #128]	; (8003484 <HAL_RCC_ClockConfig+0x260>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 030f 	and.w	r3, r3, #15
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	429a      	cmp	r2, r3
 800340e:	d1ed      	bne.n	80033ec <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0304 	and.w	r3, r3, #4
 8003418:	2b00      	cmp	r3, #0
 800341a:	d008      	beq.n	800342e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800341c:	4b1a      	ldr	r3, [pc, #104]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	4917      	ldr	r1, [pc, #92]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 800342a:	4313      	orrs	r3, r2
 800342c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0308 	and.w	r3, r3, #8
 8003436:	2b00      	cmp	r3, #0
 8003438:	d009      	beq.n	800344e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800343a:	4b13      	ldr	r3, [pc, #76]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	00db      	lsls	r3, r3, #3
 8003448:	490f      	ldr	r1, [pc, #60]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 800344a:	4313      	orrs	r3, r2
 800344c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800344e:	f000 f825 	bl	800349c <HAL_RCC_GetSysClockFreq>
 8003452:	4602      	mov	r2, r0
 8003454:	4b0c      	ldr	r3, [pc, #48]	; (8003488 <HAL_RCC_ClockConfig+0x264>)
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	091b      	lsrs	r3, r3, #4
 800345a:	f003 030f 	and.w	r3, r3, #15
 800345e:	490c      	ldr	r1, [pc, #48]	; (8003490 <HAL_RCC_ClockConfig+0x26c>)
 8003460:	5ccb      	ldrb	r3, [r1, r3]
 8003462:	f003 031f 	and.w	r3, r3, #31
 8003466:	fa22 f303 	lsr.w	r3, r2, r3
 800346a:	4a0a      	ldr	r2, [pc, #40]	; (8003494 <HAL_RCC_ClockConfig+0x270>)
 800346c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800346e:	4b0a      	ldr	r3, [pc, #40]	; (8003498 <HAL_RCC_ClockConfig+0x274>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4618      	mov	r0, r3
 8003474:	f7fe feda 	bl	800222c <HAL_InitTick>
 8003478:	4603      	mov	r3, r0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3718      	adds	r7, #24
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	40022000 	.word	0x40022000
 8003488:	40021000 	.word	0x40021000
 800348c:	04c4b400 	.word	0x04c4b400
 8003490:	08009100 	.word	0x08009100
 8003494:	20000024 	.word	0x20000024
 8003498:	20000028 	.word	0x20000028

0800349c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800349c:	b480      	push	{r7}
 800349e:	b087      	sub	sp, #28
 80034a0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80034a2:	4b2c      	ldr	r3, [pc, #176]	; (8003554 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f003 030c 	and.w	r3, r3, #12
 80034aa:	2b04      	cmp	r3, #4
 80034ac:	d102      	bne.n	80034b4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80034ae:	4b2a      	ldr	r3, [pc, #168]	; (8003558 <HAL_RCC_GetSysClockFreq+0xbc>)
 80034b0:	613b      	str	r3, [r7, #16]
 80034b2:	e047      	b.n	8003544 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80034b4:	4b27      	ldr	r3, [pc, #156]	; (8003554 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f003 030c 	and.w	r3, r3, #12
 80034bc:	2b08      	cmp	r3, #8
 80034be:	d102      	bne.n	80034c6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034c0:	4b26      	ldr	r3, [pc, #152]	; (800355c <HAL_RCC_GetSysClockFreq+0xc0>)
 80034c2:	613b      	str	r3, [r7, #16]
 80034c4:	e03e      	b.n	8003544 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80034c6:	4b23      	ldr	r3, [pc, #140]	; (8003554 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f003 030c 	and.w	r3, r3, #12
 80034ce:	2b0c      	cmp	r3, #12
 80034d0:	d136      	bne.n	8003540 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034d2:	4b20      	ldr	r3, [pc, #128]	; (8003554 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	f003 0303 	and.w	r3, r3, #3
 80034da:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034dc:	4b1d      	ldr	r3, [pc, #116]	; (8003554 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	091b      	lsrs	r3, r3, #4
 80034e2:	f003 030f 	and.w	r3, r3, #15
 80034e6:	3301      	adds	r3, #1
 80034e8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2b03      	cmp	r3, #3
 80034ee:	d10c      	bne.n	800350a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034f0:	4a1a      	ldr	r2, [pc, #104]	; (800355c <HAL_RCC_GetSysClockFreq+0xc0>)
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f8:	4a16      	ldr	r2, [pc, #88]	; (8003554 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034fa:	68d2      	ldr	r2, [r2, #12]
 80034fc:	0a12      	lsrs	r2, r2, #8
 80034fe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003502:	fb02 f303 	mul.w	r3, r2, r3
 8003506:	617b      	str	r3, [r7, #20]
      break;
 8003508:	e00c      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800350a:	4a13      	ldr	r2, [pc, #76]	; (8003558 <HAL_RCC_GetSysClockFreq+0xbc>)
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003512:	4a10      	ldr	r2, [pc, #64]	; (8003554 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003514:	68d2      	ldr	r2, [r2, #12]
 8003516:	0a12      	lsrs	r2, r2, #8
 8003518:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800351c:	fb02 f303 	mul.w	r3, r2, r3
 8003520:	617b      	str	r3, [r7, #20]
      break;
 8003522:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003524:	4b0b      	ldr	r3, [pc, #44]	; (8003554 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	0e5b      	lsrs	r3, r3, #25
 800352a:	f003 0303 	and.w	r3, r3, #3
 800352e:	3301      	adds	r3, #1
 8003530:	005b      	lsls	r3, r3, #1
 8003532:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	fbb2 f3f3 	udiv	r3, r2, r3
 800353c:	613b      	str	r3, [r7, #16]
 800353e:	e001      	b.n	8003544 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003540:	2300      	movs	r3, #0
 8003542:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003544:	693b      	ldr	r3, [r7, #16]
}
 8003546:	4618      	mov	r0, r3
 8003548:	371c      	adds	r7, #28
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	40021000 	.word	0x40021000
 8003558:	00f42400 	.word	0x00f42400
 800355c:	016e3600 	.word	0x016e3600

08003560 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003564:	4b03      	ldr	r3, [pc, #12]	; (8003574 <HAL_RCC_GetHCLKFreq+0x14>)
 8003566:	681b      	ldr	r3, [r3, #0]
}
 8003568:	4618      	mov	r0, r3
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	20000024 	.word	0x20000024

08003578 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800357c:	f7ff fff0 	bl	8003560 <HAL_RCC_GetHCLKFreq>
 8003580:	4602      	mov	r2, r0
 8003582:	4b06      	ldr	r3, [pc, #24]	; (800359c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	0a1b      	lsrs	r3, r3, #8
 8003588:	f003 0307 	and.w	r3, r3, #7
 800358c:	4904      	ldr	r1, [pc, #16]	; (80035a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800358e:	5ccb      	ldrb	r3, [r1, r3]
 8003590:	f003 031f 	and.w	r3, r3, #31
 8003594:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003598:	4618      	mov	r0, r3
 800359a:	bd80      	pop	{r7, pc}
 800359c:	40021000 	.word	0x40021000
 80035a0:	08009110 	.word	0x08009110

080035a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80035a8:	f7ff ffda 	bl	8003560 <HAL_RCC_GetHCLKFreq>
 80035ac:	4602      	mov	r2, r0
 80035ae:	4b06      	ldr	r3, [pc, #24]	; (80035c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	0adb      	lsrs	r3, r3, #11
 80035b4:	f003 0307 	and.w	r3, r3, #7
 80035b8:	4904      	ldr	r1, [pc, #16]	; (80035cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80035ba:	5ccb      	ldrb	r3, [r1, r3]
 80035bc:	f003 031f 	and.w	r3, r3, #31
 80035c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	40021000 	.word	0x40021000
 80035cc:	08009110 	.word	0x08009110

080035d0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	220f      	movs	r2, #15
 80035de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80035e0:	4b12      	ldr	r3, [pc, #72]	; (800362c <HAL_RCC_GetClockConfig+0x5c>)
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f003 0203 	and.w	r2, r3, #3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80035ec:	4b0f      	ldr	r3, [pc, #60]	; (800362c <HAL_RCC_GetClockConfig+0x5c>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80035f8:	4b0c      	ldr	r3, [pc, #48]	; (800362c <HAL_RCC_GetClockConfig+0x5c>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003604:	4b09      	ldr	r3, [pc, #36]	; (800362c <HAL_RCC_GetClockConfig+0x5c>)
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	08db      	lsrs	r3, r3, #3
 800360a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003612:	4b07      	ldr	r3, [pc, #28]	; (8003630 <HAL_RCC_GetClockConfig+0x60>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 020f 	and.w	r2, r3, #15
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	601a      	str	r2, [r3, #0]
}
 800361e:	bf00      	nop
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	40021000 	.word	0x40021000
 8003630:	40022000 	.word	0x40022000

08003634 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003634:	b480      	push	{r7}
 8003636:	b087      	sub	sp, #28
 8003638:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800363a:	4b1e      	ldr	r3, [pc, #120]	; (80036b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	f003 0303 	and.w	r3, r3, #3
 8003642:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003644:	4b1b      	ldr	r3, [pc, #108]	; (80036b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	091b      	lsrs	r3, r3, #4
 800364a:	f003 030f 	and.w	r3, r3, #15
 800364e:	3301      	adds	r3, #1
 8003650:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	2b03      	cmp	r3, #3
 8003656:	d10c      	bne.n	8003672 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003658:	4a17      	ldr	r2, [pc, #92]	; (80036b8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003660:	4a14      	ldr	r2, [pc, #80]	; (80036b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003662:	68d2      	ldr	r2, [r2, #12]
 8003664:	0a12      	lsrs	r2, r2, #8
 8003666:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800366a:	fb02 f303 	mul.w	r3, r2, r3
 800366e:	617b      	str	r3, [r7, #20]
    break;
 8003670:	e00c      	b.n	800368c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003672:	4a12      	ldr	r2, [pc, #72]	; (80036bc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	fbb2 f3f3 	udiv	r3, r2, r3
 800367a:	4a0e      	ldr	r2, [pc, #56]	; (80036b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800367c:	68d2      	ldr	r2, [r2, #12]
 800367e:	0a12      	lsrs	r2, r2, #8
 8003680:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003684:	fb02 f303 	mul.w	r3, r2, r3
 8003688:	617b      	str	r3, [r7, #20]
    break;
 800368a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800368c:	4b09      	ldr	r3, [pc, #36]	; (80036b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	0e5b      	lsrs	r3, r3, #25
 8003692:	f003 0303 	and.w	r3, r3, #3
 8003696:	3301      	adds	r3, #1
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800369c:	697a      	ldr	r2, [r7, #20]
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80036a6:	687b      	ldr	r3, [r7, #4]
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	371c      	adds	r7, #28
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr
 80036b4:	40021000 	.word	0x40021000
 80036b8:	016e3600 	.word	0x016e3600
 80036bc:	00f42400 	.word	0x00f42400

080036c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80036c8:	2300      	movs	r3, #0
 80036ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80036cc:	2300      	movs	r3, #0
 80036ce:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f000 8098 	beq.w	800380e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036de:	2300      	movs	r3, #0
 80036e0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036e2:	4b43      	ldr	r3, [pc, #268]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10d      	bne.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036ee:	4b40      	ldr	r3, [pc, #256]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f2:	4a3f      	ldr	r2, [pc, #252]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036f8:	6593      	str	r3, [r2, #88]	; 0x58
 80036fa:	4b3d      	ldr	r3, [pc, #244]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003702:	60bb      	str	r3, [r7, #8]
 8003704:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003706:	2301      	movs	r3, #1
 8003708:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800370a:	4b3a      	ldr	r3, [pc, #232]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a39      	ldr	r2, [pc, #228]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003714:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003716:	f7fe ff39 	bl	800258c <HAL_GetTick>
 800371a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800371c:	e009      	b.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800371e:	f7fe ff35 	bl	800258c <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	2b02      	cmp	r3, #2
 800372a:	d902      	bls.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	74fb      	strb	r3, [r7, #19]
        break;
 8003730:	e005      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003732:	4b30      	ldr	r3, [pc, #192]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800373a:	2b00      	cmp	r3, #0
 800373c:	d0ef      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800373e:	7cfb      	ldrb	r3, [r7, #19]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d159      	bne.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003744:	4b2a      	ldr	r3, [pc, #168]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800374a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800374e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d01e      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800375a:	697a      	ldr	r2, [r7, #20]
 800375c:	429a      	cmp	r2, r3
 800375e:	d019      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003760:	4b23      	ldr	r3, [pc, #140]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003766:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800376a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800376c:	4b20      	ldr	r3, [pc, #128]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800376e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003772:	4a1f      	ldr	r2, [pc, #124]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003774:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003778:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800377c:	4b1c      	ldr	r3, [pc, #112]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800377e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003782:	4a1b      	ldr	r2, [pc, #108]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003784:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003788:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800378c:	4a18      	ldr	r2, [pc, #96]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	f003 0301 	and.w	r3, r3, #1
 800379a:	2b00      	cmp	r3, #0
 800379c:	d016      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800379e:	f7fe fef5 	bl	800258c <HAL_GetTick>
 80037a2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037a4:	e00b      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037a6:	f7fe fef1 	bl	800258c <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d902      	bls.n	80037be <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	74fb      	strb	r3, [r7, #19]
            break;
 80037bc:	e006      	b.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037be:	4b0c      	ldr	r3, [pc, #48]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d0ec      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80037cc:	7cfb      	ldrb	r3, [r7, #19]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d10b      	bne.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037d2:	4b07      	ldr	r3, [pc, #28]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037e0:	4903      	ldr	r1, [pc, #12]	; (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80037e8:	e008      	b.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80037ea:	7cfb      	ldrb	r3, [r7, #19]
 80037ec:	74bb      	strb	r3, [r7, #18]
 80037ee:	e005      	b.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80037f0:	40021000 	.word	0x40021000
 80037f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037f8:	7cfb      	ldrb	r3, [r7, #19]
 80037fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037fc:	7c7b      	ldrb	r3, [r7, #17]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d105      	bne.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003802:	4ba7      	ldr	r3, [pc, #668]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003806:	4aa6      	ldr	r2, [pc, #664]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003808:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800380c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0301 	and.w	r3, r3, #1
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00a      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800381a:	4ba1      	ldr	r3, [pc, #644]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800381c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003820:	f023 0203 	bic.w	r2, r3, #3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	499d      	ldr	r1, [pc, #628]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800382a:	4313      	orrs	r3, r2
 800382c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0302 	and.w	r3, r3, #2
 8003838:	2b00      	cmp	r3, #0
 800383a:	d00a      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800383c:	4b98      	ldr	r3, [pc, #608]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800383e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003842:	f023 020c 	bic.w	r2, r3, #12
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	4995      	ldr	r1, [pc, #596]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800384c:	4313      	orrs	r3, r2
 800384e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0304 	and.w	r3, r3, #4
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00a      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800385e:	4b90      	ldr	r3, [pc, #576]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003864:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	498c      	ldr	r1, [pc, #560]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800386e:	4313      	orrs	r3, r2
 8003870:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0308 	and.w	r3, r3, #8
 800387c:	2b00      	cmp	r3, #0
 800387e:	d00a      	beq.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003880:	4b87      	ldr	r3, [pc, #540]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003882:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003886:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	4984      	ldr	r1, [pc, #528]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003890:	4313      	orrs	r3, r2
 8003892:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 0310 	and.w	r3, r3, #16
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00a      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80038a2:	4b7f      	ldr	r3, [pc, #508]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	695b      	ldr	r3, [r3, #20]
 80038b0:	497b      	ldr	r1, [pc, #492]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 0320 	and.w	r3, r3, #32
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d00a      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80038c4:	4b76      	ldr	r3, [pc, #472]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	4973      	ldr	r1, [pc, #460]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038d4:	4313      	orrs	r3, r2
 80038d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d00a      	beq.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038e6:	4b6e      	ldr	r3, [pc, #440]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	69db      	ldr	r3, [r3, #28]
 80038f4:	496a      	ldr	r1, [pc, #424]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038f6:	4313      	orrs	r3, r2
 80038f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003904:	2b00      	cmp	r3, #0
 8003906:	d00a      	beq.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003908:	4b65      	ldr	r3, [pc, #404]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800390a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800390e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a1b      	ldr	r3, [r3, #32]
 8003916:	4962      	ldr	r1, [pc, #392]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003918:	4313      	orrs	r3, r2
 800391a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00a      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800392a:	4b5d      	ldr	r3, [pc, #372]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800392c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003930:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003938:	4959      	ldr	r1, [pc, #356]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800393a:	4313      	orrs	r3, r2
 800393c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00a      	beq.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800394c:	4b54      	ldr	r3, [pc, #336]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800394e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003952:	f023 0203 	bic.w	r2, r3, #3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800395a:	4951      	ldr	r1, [pc, #324]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800395c:	4313      	orrs	r3, r2
 800395e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00a      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800396e:	4b4c      	ldr	r3, [pc, #304]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003970:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003974:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800397c:	4948      	ldr	r1, [pc, #288]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800397e:	4313      	orrs	r3, r2
 8003980:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800398c:	2b00      	cmp	r3, #0
 800398e:	d015      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003990:	4b43      	ldr	r3, [pc, #268]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003996:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399e:	4940      	ldr	r1, [pc, #256]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039ae:	d105      	bne.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039b0:	4b3b      	ldr	r3, [pc, #236]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	4a3a      	ldr	r2, [pc, #232]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039ba:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d015      	beq.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80039c8:	4b35      	ldr	r3, [pc, #212]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039d6:	4932      	ldr	r1, [pc, #200]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039e6:	d105      	bne.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039e8:	4b2d      	ldr	r3, [pc, #180]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	4a2c      	ldr	r2, [pc, #176]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039f2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d015      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003a00:	4b27      	ldr	r3, [pc, #156]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a06:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a0e:	4924      	ldr	r1, [pc, #144]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a1a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a1e:	d105      	bne.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a20:	4b1f      	ldr	r3, [pc, #124]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	4a1e      	ldr	r2, [pc, #120]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a2a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d015      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a38:	4b19      	ldr	r3, [pc, #100]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a3e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a46:	4916      	ldr	r1, [pc, #88]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a56:	d105      	bne.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a58:	4b11      	ldr	r3, [pc, #68]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	4a10      	ldr	r2, [pc, #64]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a62:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d019      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a70:	4b0b      	ldr	r3, [pc, #44]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a76:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7e:	4908      	ldr	r1, [pc, #32]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a80:	4313      	orrs	r3, r2
 8003a82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a8e:	d109      	bne.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a90:	4b03      	ldr	r3, [pc, #12]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	4a02      	ldr	r2, [pc, #8]	; (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a9a:	60d3      	str	r3, [r2, #12]
 8003a9c:	e002      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003a9e:	bf00      	nop
 8003aa0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d015      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003ab0:	4b29      	ldr	r3, [pc, #164]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003abe:	4926      	ldr	r1, [pc, #152]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003ace:	d105      	bne.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003ad0:	4b21      	ldr	r3, [pc, #132]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	4a20      	ldr	r2, [pc, #128]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ad6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ada:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d015      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003ae8:	4b1b      	ldr	r3, [pc, #108]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aee:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003af6:	4918      	ldr	r1, [pc, #96]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b06:	d105      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003b08:	4b13      	ldr	r3, [pc, #76]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	4a12      	ldr	r2, [pc, #72]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b12:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d015      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003b20:	4b0d      	ldr	r3, [pc, #52]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b22:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003b26:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b2e:	490a      	ldr	r1, [pc, #40]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b3a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b3e:	d105      	bne.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b40:	4b05      	ldr	r3, [pc, #20]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	4a04      	ldr	r2, [pc, #16]	; (8003b58 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b4a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003b4c:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3718      	adds	r7, #24
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	40021000 	.word	0x40021000

08003b5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d101      	bne.n	8003b6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e049      	b.n	8003c02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d106      	bne.n	8003b88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f7fe f9ea 	bl	8001f5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2202      	movs	r2, #2
 8003b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	3304      	adds	r3, #4
 8003b98:	4619      	mov	r1, r3
 8003b9a:	4610      	mov	r0, r2
 8003b9c:	f000 ff68 	bl	8004a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
	...

08003c0c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d001      	beq.n	8003c24 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e04c      	b.n	8003cbe <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2202      	movs	r2, #2
 8003c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a26      	ldr	r2, [pc, #152]	; (8003ccc <HAL_TIM_Base_Start+0xc0>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d022      	beq.n	8003c7c <HAL_TIM_Base_Start+0x70>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c3e:	d01d      	beq.n	8003c7c <HAL_TIM_Base_Start+0x70>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a22      	ldr	r2, [pc, #136]	; (8003cd0 <HAL_TIM_Base_Start+0xc4>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d018      	beq.n	8003c7c <HAL_TIM_Base_Start+0x70>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a21      	ldr	r2, [pc, #132]	; (8003cd4 <HAL_TIM_Base_Start+0xc8>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d013      	beq.n	8003c7c <HAL_TIM_Base_Start+0x70>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a1f      	ldr	r2, [pc, #124]	; (8003cd8 <HAL_TIM_Base_Start+0xcc>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d00e      	beq.n	8003c7c <HAL_TIM_Base_Start+0x70>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a1e      	ldr	r2, [pc, #120]	; (8003cdc <HAL_TIM_Base_Start+0xd0>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d009      	beq.n	8003c7c <HAL_TIM_Base_Start+0x70>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a1c      	ldr	r2, [pc, #112]	; (8003ce0 <HAL_TIM_Base_Start+0xd4>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d004      	beq.n	8003c7c <HAL_TIM_Base_Start+0x70>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a1b      	ldr	r2, [pc, #108]	; (8003ce4 <HAL_TIM_Base_Start+0xd8>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d115      	bne.n	8003ca8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	689a      	ldr	r2, [r3, #8]
 8003c82:	4b19      	ldr	r3, [pc, #100]	; (8003ce8 <HAL_TIM_Base_Start+0xdc>)
 8003c84:	4013      	ands	r3, r2
 8003c86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2b06      	cmp	r3, #6
 8003c8c:	d015      	beq.n	8003cba <HAL_TIM_Base_Start+0xae>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c94:	d011      	beq.n	8003cba <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f042 0201 	orr.w	r2, r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ca6:	e008      	b.n	8003cba <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f042 0201 	orr.w	r2, r2, #1
 8003cb6:	601a      	str	r2, [r3, #0]
 8003cb8:	e000      	b.n	8003cbc <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3714      	adds	r7, #20
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	40012c00 	.word	0x40012c00
 8003cd0:	40000400 	.word	0x40000400
 8003cd4:	40000800 	.word	0x40000800
 8003cd8:	40000c00 	.word	0x40000c00
 8003cdc:	40013400 	.word	0x40013400
 8003ce0:	40014000 	.word	0x40014000
 8003ce4:	40015000 	.word	0x40015000
 8003ce8:	00010007 	.word	0x00010007

08003cec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b085      	sub	sp, #20
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d001      	beq.n	8003d04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e054      	b.n	8003dae <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2202      	movs	r2, #2
 8003d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	68da      	ldr	r2, [r3, #12]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0201 	orr.w	r2, r2, #1
 8003d1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a26      	ldr	r2, [pc, #152]	; (8003dbc <HAL_TIM_Base_Start_IT+0xd0>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d022      	beq.n	8003d6c <HAL_TIM_Base_Start_IT+0x80>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d2e:	d01d      	beq.n	8003d6c <HAL_TIM_Base_Start_IT+0x80>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a22      	ldr	r2, [pc, #136]	; (8003dc0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d018      	beq.n	8003d6c <HAL_TIM_Base_Start_IT+0x80>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a21      	ldr	r2, [pc, #132]	; (8003dc4 <HAL_TIM_Base_Start_IT+0xd8>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d013      	beq.n	8003d6c <HAL_TIM_Base_Start_IT+0x80>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a1f      	ldr	r2, [pc, #124]	; (8003dc8 <HAL_TIM_Base_Start_IT+0xdc>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d00e      	beq.n	8003d6c <HAL_TIM_Base_Start_IT+0x80>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a1e      	ldr	r2, [pc, #120]	; (8003dcc <HAL_TIM_Base_Start_IT+0xe0>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d009      	beq.n	8003d6c <HAL_TIM_Base_Start_IT+0x80>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a1c      	ldr	r2, [pc, #112]	; (8003dd0 <HAL_TIM_Base_Start_IT+0xe4>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d004      	beq.n	8003d6c <HAL_TIM_Base_Start_IT+0x80>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a1b      	ldr	r2, [pc, #108]	; (8003dd4 <HAL_TIM_Base_Start_IT+0xe8>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d115      	bne.n	8003d98 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	689a      	ldr	r2, [r3, #8]
 8003d72:	4b19      	ldr	r3, [pc, #100]	; (8003dd8 <HAL_TIM_Base_Start_IT+0xec>)
 8003d74:	4013      	ands	r3, r2
 8003d76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2b06      	cmp	r3, #6
 8003d7c:	d015      	beq.n	8003daa <HAL_TIM_Base_Start_IT+0xbe>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d84:	d011      	beq.n	8003daa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f042 0201 	orr.w	r2, r2, #1
 8003d94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d96:	e008      	b.n	8003daa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f042 0201 	orr.w	r2, r2, #1
 8003da6:	601a      	str	r2, [r3, #0]
 8003da8:	e000      	b.n	8003dac <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003daa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3714      	adds	r7, #20
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr
 8003dba:	bf00      	nop
 8003dbc:	40012c00 	.word	0x40012c00
 8003dc0:	40000400 	.word	0x40000400
 8003dc4:	40000800 	.word	0x40000800
 8003dc8:	40000c00 	.word	0x40000c00
 8003dcc:	40013400 	.word	0x40013400
 8003dd0:	40014000 	.word	0x40014000
 8003dd4:	40015000 	.word	0x40015000
 8003dd8:	00010007 	.word	0x00010007

08003ddc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d101      	bne.n	8003dee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e049      	b.n	8003e82 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d106      	bne.n	8003e08 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 f841 	bl	8003e8a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	3304      	adds	r3, #4
 8003e18:	4619      	mov	r1, r3
 8003e1a:	4610      	mov	r0, r2
 8003e1c:	f000 fe28 	bl	8004a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3708      	adds	r7, #8
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}

08003e8a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b083      	sub	sp, #12
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
	...

08003ea0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d109      	bne.n	8003ec4 <HAL_TIM_PWM_Start+0x24>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	bf14      	ite	ne
 8003ebc:	2301      	movne	r3, #1
 8003ebe:	2300      	moveq	r3, #0
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	e03c      	b.n	8003f3e <HAL_TIM_PWM_Start+0x9e>
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	2b04      	cmp	r3, #4
 8003ec8:	d109      	bne.n	8003ede <HAL_TIM_PWM_Start+0x3e>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	bf14      	ite	ne
 8003ed6:	2301      	movne	r3, #1
 8003ed8:	2300      	moveq	r3, #0
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	e02f      	b.n	8003f3e <HAL_TIM_PWM_Start+0x9e>
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	2b08      	cmp	r3, #8
 8003ee2:	d109      	bne.n	8003ef8 <HAL_TIM_PWM_Start+0x58>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	bf14      	ite	ne
 8003ef0:	2301      	movne	r3, #1
 8003ef2:	2300      	moveq	r3, #0
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	e022      	b.n	8003f3e <HAL_TIM_PWM_Start+0x9e>
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	2b0c      	cmp	r3, #12
 8003efc:	d109      	bne.n	8003f12 <HAL_TIM_PWM_Start+0x72>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	bf14      	ite	ne
 8003f0a:	2301      	movne	r3, #1
 8003f0c:	2300      	moveq	r3, #0
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	e015      	b.n	8003f3e <HAL_TIM_PWM_Start+0x9e>
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2b10      	cmp	r3, #16
 8003f16:	d109      	bne.n	8003f2c <HAL_TIM_PWM_Start+0x8c>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	bf14      	ite	ne
 8003f24:	2301      	movne	r3, #1
 8003f26:	2300      	moveq	r3, #0
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	e008      	b.n	8003f3e <HAL_TIM_PWM_Start+0x9e>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	bf14      	ite	ne
 8003f38:	2301      	movne	r3, #1
 8003f3a:	2300      	moveq	r3, #0
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d001      	beq.n	8003f46 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e0a6      	b.n	8004094 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d104      	bne.n	8003f56 <HAL_TIM_PWM_Start+0xb6>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2202      	movs	r2, #2
 8003f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f54:	e023      	b.n	8003f9e <HAL_TIM_PWM_Start+0xfe>
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d104      	bne.n	8003f66 <HAL_TIM_PWM_Start+0xc6>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2202      	movs	r2, #2
 8003f60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f64:	e01b      	b.n	8003f9e <HAL_TIM_PWM_Start+0xfe>
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	2b08      	cmp	r3, #8
 8003f6a:	d104      	bne.n	8003f76 <HAL_TIM_PWM_Start+0xd6>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f74:	e013      	b.n	8003f9e <HAL_TIM_PWM_Start+0xfe>
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	2b0c      	cmp	r3, #12
 8003f7a:	d104      	bne.n	8003f86 <HAL_TIM_PWM_Start+0xe6>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2202      	movs	r2, #2
 8003f80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f84:	e00b      	b.n	8003f9e <HAL_TIM_PWM_Start+0xfe>
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	2b10      	cmp	r3, #16
 8003f8a:	d104      	bne.n	8003f96 <HAL_TIM_PWM_Start+0xf6>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2202      	movs	r2, #2
 8003f90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f94:	e003      	b.n	8003f9e <HAL_TIM_PWM_Start+0xfe>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2202      	movs	r2, #2
 8003f9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	6839      	ldr	r1, [r7, #0]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f001 f9dc 	bl	8005364 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a3a      	ldr	r2, [pc, #232]	; (800409c <HAL_TIM_PWM_Start+0x1fc>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d018      	beq.n	8003fe8 <HAL_TIM_PWM_Start+0x148>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a39      	ldr	r2, [pc, #228]	; (80040a0 <HAL_TIM_PWM_Start+0x200>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d013      	beq.n	8003fe8 <HAL_TIM_PWM_Start+0x148>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a37      	ldr	r2, [pc, #220]	; (80040a4 <HAL_TIM_PWM_Start+0x204>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d00e      	beq.n	8003fe8 <HAL_TIM_PWM_Start+0x148>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a36      	ldr	r2, [pc, #216]	; (80040a8 <HAL_TIM_PWM_Start+0x208>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d009      	beq.n	8003fe8 <HAL_TIM_PWM_Start+0x148>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a34      	ldr	r2, [pc, #208]	; (80040ac <HAL_TIM_PWM_Start+0x20c>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d004      	beq.n	8003fe8 <HAL_TIM_PWM_Start+0x148>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a33      	ldr	r2, [pc, #204]	; (80040b0 <HAL_TIM_PWM_Start+0x210>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d101      	bne.n	8003fec <HAL_TIM_PWM_Start+0x14c>
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e000      	b.n	8003fee <HAL_TIM_PWM_Start+0x14e>
 8003fec:	2300      	movs	r3, #0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d007      	beq.n	8004002 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004000:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a25      	ldr	r2, [pc, #148]	; (800409c <HAL_TIM_PWM_Start+0x1fc>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d022      	beq.n	8004052 <HAL_TIM_PWM_Start+0x1b2>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004014:	d01d      	beq.n	8004052 <HAL_TIM_PWM_Start+0x1b2>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a26      	ldr	r2, [pc, #152]	; (80040b4 <HAL_TIM_PWM_Start+0x214>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d018      	beq.n	8004052 <HAL_TIM_PWM_Start+0x1b2>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a24      	ldr	r2, [pc, #144]	; (80040b8 <HAL_TIM_PWM_Start+0x218>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d013      	beq.n	8004052 <HAL_TIM_PWM_Start+0x1b2>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a23      	ldr	r2, [pc, #140]	; (80040bc <HAL_TIM_PWM_Start+0x21c>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d00e      	beq.n	8004052 <HAL_TIM_PWM_Start+0x1b2>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a19      	ldr	r2, [pc, #100]	; (80040a0 <HAL_TIM_PWM_Start+0x200>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d009      	beq.n	8004052 <HAL_TIM_PWM_Start+0x1b2>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a18      	ldr	r2, [pc, #96]	; (80040a4 <HAL_TIM_PWM_Start+0x204>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d004      	beq.n	8004052 <HAL_TIM_PWM_Start+0x1b2>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a18      	ldr	r2, [pc, #96]	; (80040b0 <HAL_TIM_PWM_Start+0x210>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d115      	bne.n	800407e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	689a      	ldr	r2, [r3, #8]
 8004058:	4b19      	ldr	r3, [pc, #100]	; (80040c0 <HAL_TIM_PWM_Start+0x220>)
 800405a:	4013      	ands	r3, r2
 800405c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2b06      	cmp	r3, #6
 8004062:	d015      	beq.n	8004090 <HAL_TIM_PWM_Start+0x1f0>
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800406a:	d011      	beq.n	8004090 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0201 	orr.w	r2, r2, #1
 800407a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800407c:	e008      	b.n	8004090 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f042 0201 	orr.w	r2, r2, #1
 800408c:	601a      	str	r2, [r3, #0]
 800408e:	e000      	b.n	8004092 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004090:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004092:	2300      	movs	r3, #0
}
 8004094:	4618      	mov	r0, r3
 8004096:	3710      	adds	r7, #16
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}
 800409c:	40012c00 	.word	0x40012c00
 80040a0:	40013400 	.word	0x40013400
 80040a4:	40014000 	.word	0x40014000
 80040a8:	40014400 	.word	0x40014400
 80040ac:	40014800 	.word	0x40014800
 80040b0:	40015000 	.word	0x40015000
 80040b4:	40000400 	.word	0x40000400
 80040b8:	40000800 	.word	0x40000800
 80040bc:	40000c00 	.word	0x40000c00
 80040c0:	00010007 	.word	0x00010007

080040c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b086      	sub	sp, #24
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d101      	bne.n	80040d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e097      	b.n	8004208 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d106      	bne.n	80040f2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f7fd ff6f 	bl	8001fd0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2202      	movs	r2, #2
 80040f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	6812      	ldr	r2, [r2, #0]
 8004104:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8004108:	f023 0307 	bic.w	r3, r3, #7
 800410c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	3304      	adds	r3, #4
 8004116:	4619      	mov	r1, r3
 8004118:	4610      	mov	r0, r2
 800411a:	f000 fca9 	bl	8004a70 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	6a1b      	ldr	r3, [r3, #32]
 8004134:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	4313      	orrs	r3, r2
 800413e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004146:	f023 0303 	bic.w	r3, r3, #3
 800414a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	689a      	ldr	r2, [r3, #8]
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	699b      	ldr	r3, [r3, #24]
 8004154:	021b      	lsls	r3, r3, #8
 8004156:	4313      	orrs	r3, r2
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	4313      	orrs	r3, r2
 800415c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004164:	f023 030c 	bic.w	r3, r3, #12
 8004168:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004170:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004174:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	68da      	ldr	r2, [r3, #12]
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	69db      	ldr	r3, [r3, #28]
 800417e:	021b      	lsls	r3, r3, #8
 8004180:	4313      	orrs	r3, r2
 8004182:	693a      	ldr	r2, [r7, #16]
 8004184:	4313      	orrs	r3, r2
 8004186:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	011a      	lsls	r2, r3, #4
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	031b      	lsls	r3, r3, #12
 8004194:	4313      	orrs	r3, r2
 8004196:	693a      	ldr	r2, [r7, #16]
 8004198:	4313      	orrs	r3, r2
 800419a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80041a2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80041aa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685a      	ldr	r2, [r3, #4]
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	695b      	ldr	r3, [r3, #20]
 80041b4:	011b      	lsls	r3, r3, #4
 80041b6:	4313      	orrs	r3, r2
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	697a      	ldr	r2, [r7, #20]
 80041c4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	693a      	ldr	r2, [r7, #16]
 80041cc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2201      	movs	r2, #1
 80041da:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2201      	movs	r2, #1
 80041e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2201      	movs	r2, #1
 80041f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	3718      	adds	r7, #24
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}

08004210 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b084      	sub	sp, #16
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004220:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004228:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004230:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004238:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d110      	bne.n	8004262 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004240:	7bfb      	ldrb	r3, [r7, #15]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d102      	bne.n	800424c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004246:	7b7b      	ldrb	r3, [r7, #13]
 8004248:	2b01      	cmp	r3, #1
 800424a:	d001      	beq.n	8004250 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e069      	b.n	8004324 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2202      	movs	r2, #2
 8004254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2202      	movs	r2, #2
 800425c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004260:	e031      	b.n	80042c6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	2b04      	cmp	r3, #4
 8004266:	d110      	bne.n	800428a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004268:	7bbb      	ldrb	r3, [r7, #14]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d102      	bne.n	8004274 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800426e:	7b3b      	ldrb	r3, [r7, #12]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d001      	beq.n	8004278 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e055      	b.n	8004324 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2202      	movs	r2, #2
 800427c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2202      	movs	r2, #2
 8004284:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004288:	e01d      	b.n	80042c6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800428a:	7bfb      	ldrb	r3, [r7, #15]
 800428c:	2b01      	cmp	r3, #1
 800428e:	d108      	bne.n	80042a2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004290:	7bbb      	ldrb	r3, [r7, #14]
 8004292:	2b01      	cmp	r3, #1
 8004294:	d105      	bne.n	80042a2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004296:	7b7b      	ldrb	r3, [r7, #13]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d102      	bne.n	80042a2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800429c:	7b3b      	ldrb	r3, [r7, #12]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d001      	beq.n	80042a6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e03e      	b.n	8004324 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2202      	movs	r2, #2
 80042aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2202      	movs	r2, #2
 80042b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2202      	movs	r2, #2
 80042ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2202      	movs	r2, #2
 80042c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d003      	beq.n	80042d4 <HAL_TIM_Encoder_Start+0xc4>
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	2b04      	cmp	r3, #4
 80042d0:	d008      	beq.n	80042e4 <HAL_TIM_Encoder_Start+0xd4>
 80042d2:	e00f      	b.n	80042f4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2201      	movs	r2, #1
 80042da:	2100      	movs	r1, #0
 80042dc:	4618      	mov	r0, r3
 80042de:	f001 f841 	bl	8005364 <TIM_CCxChannelCmd>
      break;
 80042e2:	e016      	b.n	8004312 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2201      	movs	r2, #1
 80042ea:	2104      	movs	r1, #4
 80042ec:	4618      	mov	r0, r3
 80042ee:	f001 f839 	bl	8005364 <TIM_CCxChannelCmd>
      break;
 80042f2:	e00e      	b.n	8004312 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2201      	movs	r2, #1
 80042fa:	2100      	movs	r1, #0
 80042fc:	4618      	mov	r0, r3
 80042fe:	f001 f831 	bl	8005364 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2201      	movs	r2, #1
 8004308:	2104      	movs	r1, #4
 800430a:	4618      	mov	r0, r3
 800430c:	f001 f82a 	bl	8005364 <TIM_CCxChannelCmd>
      break;
 8004310:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f042 0201 	orr.w	r2, r2, #1
 8004320:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004322:	2300      	movs	r3, #0
}
 8004324:	4618      	mov	r0, r3
 8004326:	3710      	adds	r7, #16
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	f003 0302 	and.w	r3, r3, #2
 800434a:	2b00      	cmp	r3, #0
 800434c:	d020      	beq.n	8004390 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f003 0302 	and.w	r3, r3, #2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d01b      	beq.n	8004390 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f06f 0202 	mvn.w	r2, #2
 8004360:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2201      	movs	r2, #1
 8004366:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	f003 0303 	and.w	r3, r3, #3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d003      	beq.n	800437e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 fb5c 	bl	8004a34 <HAL_TIM_IC_CaptureCallback>
 800437c:	e005      	b.n	800438a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 fb4e 	bl	8004a20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 fb5f 	bl	8004a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	f003 0304 	and.w	r3, r3, #4
 8004396:	2b00      	cmp	r3, #0
 8004398:	d020      	beq.n	80043dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f003 0304 	and.w	r3, r3, #4
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d01b      	beq.n	80043dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f06f 0204 	mvn.w	r2, #4
 80043ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2202      	movs	r2, #2
 80043b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d003      	beq.n	80043ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 fb36 	bl	8004a34 <HAL_TIM_IC_CaptureCallback>
 80043c8:	e005      	b.n	80043d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 fb28 	bl	8004a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f000 fb39 	bl	8004a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d020      	beq.n	8004428 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d01b      	beq.n	8004428 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f06f 0208 	mvn.w	r2, #8
 80043f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2204      	movs	r2, #4
 80043fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	69db      	ldr	r3, [r3, #28]
 8004406:	f003 0303 	and.w	r3, r3, #3
 800440a:	2b00      	cmp	r3, #0
 800440c:	d003      	beq.n	8004416 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 fb10 	bl	8004a34 <HAL_TIM_IC_CaptureCallback>
 8004414:	e005      	b.n	8004422 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 fb02 	bl	8004a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 fb13 	bl	8004a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	f003 0310 	and.w	r3, r3, #16
 800442e:	2b00      	cmp	r3, #0
 8004430:	d020      	beq.n	8004474 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f003 0310 	and.w	r3, r3, #16
 8004438:	2b00      	cmp	r3, #0
 800443a:	d01b      	beq.n	8004474 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f06f 0210 	mvn.w	r2, #16
 8004444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2208      	movs	r2, #8
 800444a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	69db      	ldr	r3, [r3, #28]
 8004452:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 faea 	bl	8004a34 <HAL_TIM_IC_CaptureCallback>
 8004460:	e005      	b.n	800446e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 fadc 	bl	8004a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f000 faed 	bl	8004a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	f003 0301 	and.w	r3, r3, #1
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00c      	beq.n	8004498 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f003 0301 	and.w	r3, r3, #1
 8004484:	2b00      	cmp	r3, #0
 8004486:	d007      	beq.n	8004498 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f06f 0201 	mvn.w	r2, #1
 8004490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7fd fc5c 	bl	8001d50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d104      	bne.n	80044ac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d00c      	beq.n	80044c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d007      	beq.n	80044c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 80044be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f001 f8a9 	bl	8005618 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d00c      	beq.n	80044ea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d007      	beq.n	80044ea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80044e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f001 f8a1 	bl	800562c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d00c      	beq.n	800450e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d007      	beq.n	800450e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f000 faa7 	bl	8004a5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	f003 0320 	and.w	r3, r3, #32
 8004514:	2b00      	cmp	r3, #0
 8004516:	d00c      	beq.n	8004532 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f003 0320 	and.w	r3, r3, #32
 800451e:	2b00      	cmp	r3, #0
 8004520:	d007      	beq.n	8004532 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f06f 0220 	mvn.w	r2, #32
 800452a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f001 f869 	bl	8005604 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00c      	beq.n	8004556 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d007      	beq.n	8004556 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800454e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f001 f875 	bl	8005640 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d00c      	beq.n	800457a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d007      	beq.n	800457a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8004572:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f001 f86d 	bl	8005654 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00c      	beq.n	800459e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d007      	beq.n	800459e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8004596:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f001 f865 	bl	8005668 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d00c      	beq.n	80045c2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d007      	beq.n	80045c2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80045ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f001 f85d 	bl	800567c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045c2:	bf00      	nop
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
	...

080045cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d101      	bne.n	80045ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045e6:	2302      	movs	r3, #2
 80045e8:	e0ff      	b.n	80047ea <HAL_TIM_PWM_ConfigChannel+0x21e>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2201      	movs	r2, #1
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2b14      	cmp	r3, #20
 80045f6:	f200 80f0 	bhi.w	80047da <HAL_TIM_PWM_ConfigChannel+0x20e>
 80045fa:	a201      	add	r2, pc, #4	; (adr r2, 8004600 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004600:	08004655 	.word	0x08004655
 8004604:	080047db 	.word	0x080047db
 8004608:	080047db 	.word	0x080047db
 800460c:	080047db 	.word	0x080047db
 8004610:	08004695 	.word	0x08004695
 8004614:	080047db 	.word	0x080047db
 8004618:	080047db 	.word	0x080047db
 800461c:	080047db 	.word	0x080047db
 8004620:	080046d7 	.word	0x080046d7
 8004624:	080047db 	.word	0x080047db
 8004628:	080047db 	.word	0x080047db
 800462c:	080047db 	.word	0x080047db
 8004630:	08004717 	.word	0x08004717
 8004634:	080047db 	.word	0x080047db
 8004638:	080047db 	.word	0x080047db
 800463c:	080047db 	.word	0x080047db
 8004640:	08004759 	.word	0x08004759
 8004644:	080047db 	.word	0x080047db
 8004648:	080047db 	.word	0x080047db
 800464c:	080047db 	.word	0x080047db
 8004650:	08004799 	.word	0x08004799
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68b9      	ldr	r1, [r7, #8]
 800465a:	4618      	mov	r0, r3
 800465c:	f000 fabc 	bl	8004bd8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	699a      	ldr	r2, [r3, #24]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f042 0208 	orr.w	r2, r2, #8
 800466e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	699a      	ldr	r2, [r3, #24]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f022 0204 	bic.w	r2, r2, #4
 800467e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	6999      	ldr	r1, [r3, #24]
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	691a      	ldr	r2, [r3, #16]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	430a      	orrs	r2, r1
 8004690:	619a      	str	r2, [r3, #24]
      break;
 8004692:	e0a5      	b.n	80047e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68b9      	ldr	r1, [r7, #8]
 800469a:	4618      	mov	r0, r3
 800469c:	f000 fb36 	bl	8004d0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	699a      	ldr	r2, [r3, #24]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	699a      	ldr	r2, [r3, #24]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	6999      	ldr	r1, [r3, #24]
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	021a      	lsls	r2, r3, #8
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	619a      	str	r2, [r3, #24]
      break;
 80046d4:	e084      	b.n	80047e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68b9      	ldr	r1, [r7, #8]
 80046dc:	4618      	mov	r0, r3
 80046de:	f000 fba9 	bl	8004e34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	69da      	ldr	r2, [r3, #28]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f042 0208 	orr.w	r2, r2, #8
 80046f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	69da      	ldr	r2, [r3, #28]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f022 0204 	bic.w	r2, r2, #4
 8004700:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	69d9      	ldr	r1, [r3, #28]
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	691a      	ldr	r2, [r3, #16]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	430a      	orrs	r2, r1
 8004712:	61da      	str	r2, [r3, #28]
      break;
 8004714:	e064      	b.n	80047e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68b9      	ldr	r1, [r7, #8]
 800471c:	4618      	mov	r0, r3
 800471e:	f000 fc1b 	bl	8004f58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	69da      	ldr	r2, [r3, #28]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004730:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	69da      	ldr	r2, [r3, #28]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004740:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	69d9      	ldr	r1, [r3, #28]
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	021a      	lsls	r2, r3, #8
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	430a      	orrs	r2, r1
 8004754:	61da      	str	r2, [r3, #28]
      break;
 8004756:	e043      	b.n	80047e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68b9      	ldr	r1, [r7, #8]
 800475e:	4618      	mov	r0, r3
 8004760:	f000 fc8e 	bl	8005080 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f042 0208 	orr.w	r2, r2, #8
 8004772:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f022 0204 	bic.w	r2, r2, #4
 8004782:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	691a      	ldr	r2, [r3, #16]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	430a      	orrs	r2, r1
 8004794:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004796:	e023      	b.n	80047e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68b9      	ldr	r1, [r7, #8]
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 fcd8 	bl	8005154 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047b2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047c2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	691b      	ldr	r3, [r3, #16]
 80047ce:	021a      	lsls	r2, r3, #8
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	430a      	orrs	r2, r1
 80047d6:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80047d8:	e002      	b.n	80047e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	75fb      	strb	r3, [r7, #23]
      break;
 80047de:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80047e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3718      	adds	r7, #24
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop

080047f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047fe:	2300      	movs	r3, #0
 8004800:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004808:	2b01      	cmp	r3, #1
 800480a:	d101      	bne.n	8004810 <HAL_TIM_ConfigClockSource+0x1c>
 800480c:	2302      	movs	r3, #2
 800480e:	e0f6      	b.n	80049fe <HAL_TIM_ConfigClockSource+0x20a>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2202      	movs	r2, #2
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800482e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004832:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800483a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a6f      	ldr	r2, [pc, #444]	; (8004a08 <HAL_TIM_ConfigClockSource+0x214>)
 800484a:	4293      	cmp	r3, r2
 800484c:	f000 80c1 	beq.w	80049d2 <HAL_TIM_ConfigClockSource+0x1de>
 8004850:	4a6d      	ldr	r2, [pc, #436]	; (8004a08 <HAL_TIM_ConfigClockSource+0x214>)
 8004852:	4293      	cmp	r3, r2
 8004854:	f200 80c6 	bhi.w	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004858:	4a6c      	ldr	r2, [pc, #432]	; (8004a0c <HAL_TIM_ConfigClockSource+0x218>)
 800485a:	4293      	cmp	r3, r2
 800485c:	f000 80b9 	beq.w	80049d2 <HAL_TIM_ConfigClockSource+0x1de>
 8004860:	4a6a      	ldr	r2, [pc, #424]	; (8004a0c <HAL_TIM_ConfigClockSource+0x218>)
 8004862:	4293      	cmp	r3, r2
 8004864:	f200 80be 	bhi.w	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004868:	4a69      	ldr	r2, [pc, #420]	; (8004a10 <HAL_TIM_ConfigClockSource+0x21c>)
 800486a:	4293      	cmp	r3, r2
 800486c:	f000 80b1 	beq.w	80049d2 <HAL_TIM_ConfigClockSource+0x1de>
 8004870:	4a67      	ldr	r2, [pc, #412]	; (8004a10 <HAL_TIM_ConfigClockSource+0x21c>)
 8004872:	4293      	cmp	r3, r2
 8004874:	f200 80b6 	bhi.w	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004878:	4a66      	ldr	r2, [pc, #408]	; (8004a14 <HAL_TIM_ConfigClockSource+0x220>)
 800487a:	4293      	cmp	r3, r2
 800487c:	f000 80a9 	beq.w	80049d2 <HAL_TIM_ConfigClockSource+0x1de>
 8004880:	4a64      	ldr	r2, [pc, #400]	; (8004a14 <HAL_TIM_ConfigClockSource+0x220>)
 8004882:	4293      	cmp	r3, r2
 8004884:	f200 80ae 	bhi.w	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004888:	4a63      	ldr	r2, [pc, #396]	; (8004a18 <HAL_TIM_ConfigClockSource+0x224>)
 800488a:	4293      	cmp	r3, r2
 800488c:	f000 80a1 	beq.w	80049d2 <HAL_TIM_ConfigClockSource+0x1de>
 8004890:	4a61      	ldr	r2, [pc, #388]	; (8004a18 <HAL_TIM_ConfigClockSource+0x224>)
 8004892:	4293      	cmp	r3, r2
 8004894:	f200 80a6 	bhi.w	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004898:	4a60      	ldr	r2, [pc, #384]	; (8004a1c <HAL_TIM_ConfigClockSource+0x228>)
 800489a:	4293      	cmp	r3, r2
 800489c:	f000 8099 	beq.w	80049d2 <HAL_TIM_ConfigClockSource+0x1de>
 80048a0:	4a5e      	ldr	r2, [pc, #376]	; (8004a1c <HAL_TIM_ConfigClockSource+0x228>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	f200 809e 	bhi.w	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80048a8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80048ac:	f000 8091 	beq.w	80049d2 <HAL_TIM_ConfigClockSource+0x1de>
 80048b0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80048b4:	f200 8096 	bhi.w	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80048b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048bc:	f000 8089 	beq.w	80049d2 <HAL_TIM_ConfigClockSource+0x1de>
 80048c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048c4:	f200 808e 	bhi.w	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80048c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048cc:	d03e      	beq.n	800494c <HAL_TIM_ConfigClockSource+0x158>
 80048ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048d2:	f200 8087 	bhi.w	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80048d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048da:	f000 8086 	beq.w	80049ea <HAL_TIM_ConfigClockSource+0x1f6>
 80048de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048e2:	d87f      	bhi.n	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80048e4:	2b70      	cmp	r3, #112	; 0x70
 80048e6:	d01a      	beq.n	800491e <HAL_TIM_ConfigClockSource+0x12a>
 80048e8:	2b70      	cmp	r3, #112	; 0x70
 80048ea:	d87b      	bhi.n	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80048ec:	2b60      	cmp	r3, #96	; 0x60
 80048ee:	d050      	beq.n	8004992 <HAL_TIM_ConfigClockSource+0x19e>
 80048f0:	2b60      	cmp	r3, #96	; 0x60
 80048f2:	d877      	bhi.n	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80048f4:	2b50      	cmp	r3, #80	; 0x50
 80048f6:	d03c      	beq.n	8004972 <HAL_TIM_ConfigClockSource+0x17e>
 80048f8:	2b50      	cmp	r3, #80	; 0x50
 80048fa:	d873      	bhi.n	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80048fc:	2b40      	cmp	r3, #64	; 0x40
 80048fe:	d058      	beq.n	80049b2 <HAL_TIM_ConfigClockSource+0x1be>
 8004900:	2b40      	cmp	r3, #64	; 0x40
 8004902:	d86f      	bhi.n	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004904:	2b30      	cmp	r3, #48	; 0x30
 8004906:	d064      	beq.n	80049d2 <HAL_TIM_ConfigClockSource+0x1de>
 8004908:	2b30      	cmp	r3, #48	; 0x30
 800490a:	d86b      	bhi.n	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 800490c:	2b20      	cmp	r3, #32
 800490e:	d060      	beq.n	80049d2 <HAL_TIM_ConfigClockSource+0x1de>
 8004910:	2b20      	cmp	r3, #32
 8004912:	d867      	bhi.n	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8004914:	2b00      	cmp	r3, #0
 8004916:	d05c      	beq.n	80049d2 <HAL_TIM_ConfigClockSource+0x1de>
 8004918:	2b10      	cmp	r3, #16
 800491a:	d05a      	beq.n	80049d2 <HAL_TIM_ConfigClockSource+0x1de>
 800491c:	e062      	b.n	80049e4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800492e:	f000 fcf9 	bl	8005324 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004940:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	68ba      	ldr	r2, [r7, #8]
 8004948:	609a      	str	r2, [r3, #8]
      break;
 800494a:	e04f      	b.n	80049ec <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800495c:	f000 fce2 	bl	8005324 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	689a      	ldr	r2, [r3, #8]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800496e:	609a      	str	r2, [r3, #8]
      break;
 8004970:	e03c      	b.n	80049ec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800497e:	461a      	mov	r2, r3
 8004980:	f000 fc54 	bl	800522c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2150      	movs	r1, #80	; 0x50
 800498a:	4618      	mov	r0, r3
 800498c:	f000 fcad 	bl	80052ea <TIM_ITRx_SetConfig>
      break;
 8004990:	e02c      	b.n	80049ec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800499e:	461a      	mov	r2, r3
 80049a0:	f000 fc73 	bl	800528a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	2160      	movs	r1, #96	; 0x60
 80049aa:	4618      	mov	r0, r3
 80049ac:	f000 fc9d 	bl	80052ea <TIM_ITRx_SetConfig>
      break;
 80049b0:	e01c      	b.n	80049ec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049be:	461a      	mov	r2, r3
 80049c0:	f000 fc34 	bl	800522c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2140      	movs	r1, #64	; 0x40
 80049ca:	4618      	mov	r0, r3
 80049cc:	f000 fc8d 	bl	80052ea <TIM_ITRx_SetConfig>
      break;
 80049d0:	e00c      	b.n	80049ec <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4619      	mov	r1, r3
 80049dc:	4610      	mov	r0, r2
 80049de:	f000 fc84 	bl	80052ea <TIM_ITRx_SetConfig>
      break;
 80049e2:	e003      	b.n	80049ec <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	73fb      	strb	r3, [r7, #15]
      break;
 80049e8:	e000      	b.n	80049ec <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80049ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	00100070 	.word	0x00100070
 8004a0c:	00100060 	.word	0x00100060
 8004a10:	00100050 	.word	0x00100050
 8004a14:	00100040 	.word	0x00100040
 8004a18:	00100030 	.word	0x00100030
 8004a1c:	00100020 	.word	0x00100020

08004a20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a50:	bf00      	nop
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a64:	bf00      	nop
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a4c      	ldr	r2, [pc, #304]	; (8004bb4 <TIM_Base_SetConfig+0x144>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d017      	beq.n	8004ab8 <TIM_Base_SetConfig+0x48>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a8e:	d013      	beq.n	8004ab8 <TIM_Base_SetConfig+0x48>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a49      	ldr	r2, [pc, #292]	; (8004bb8 <TIM_Base_SetConfig+0x148>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d00f      	beq.n	8004ab8 <TIM_Base_SetConfig+0x48>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a48      	ldr	r2, [pc, #288]	; (8004bbc <TIM_Base_SetConfig+0x14c>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d00b      	beq.n	8004ab8 <TIM_Base_SetConfig+0x48>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a47      	ldr	r2, [pc, #284]	; (8004bc0 <TIM_Base_SetConfig+0x150>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d007      	beq.n	8004ab8 <TIM_Base_SetConfig+0x48>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a46      	ldr	r2, [pc, #280]	; (8004bc4 <TIM_Base_SetConfig+0x154>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d003      	beq.n	8004ab8 <TIM_Base_SetConfig+0x48>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a45      	ldr	r2, [pc, #276]	; (8004bc8 <TIM_Base_SetConfig+0x158>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d108      	bne.n	8004aca <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004abe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a39      	ldr	r2, [pc, #228]	; (8004bb4 <TIM_Base_SetConfig+0x144>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d023      	beq.n	8004b1a <TIM_Base_SetConfig+0xaa>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ad8:	d01f      	beq.n	8004b1a <TIM_Base_SetConfig+0xaa>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a36      	ldr	r2, [pc, #216]	; (8004bb8 <TIM_Base_SetConfig+0x148>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d01b      	beq.n	8004b1a <TIM_Base_SetConfig+0xaa>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a35      	ldr	r2, [pc, #212]	; (8004bbc <TIM_Base_SetConfig+0x14c>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d017      	beq.n	8004b1a <TIM_Base_SetConfig+0xaa>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a34      	ldr	r2, [pc, #208]	; (8004bc0 <TIM_Base_SetConfig+0x150>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d013      	beq.n	8004b1a <TIM_Base_SetConfig+0xaa>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a33      	ldr	r2, [pc, #204]	; (8004bc4 <TIM_Base_SetConfig+0x154>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d00f      	beq.n	8004b1a <TIM_Base_SetConfig+0xaa>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a33      	ldr	r2, [pc, #204]	; (8004bcc <TIM_Base_SetConfig+0x15c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d00b      	beq.n	8004b1a <TIM_Base_SetConfig+0xaa>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a32      	ldr	r2, [pc, #200]	; (8004bd0 <TIM_Base_SetConfig+0x160>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d007      	beq.n	8004b1a <TIM_Base_SetConfig+0xaa>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a31      	ldr	r2, [pc, #196]	; (8004bd4 <TIM_Base_SetConfig+0x164>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d003      	beq.n	8004b1a <TIM_Base_SetConfig+0xaa>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a2c      	ldr	r2, [pc, #176]	; (8004bc8 <TIM_Base_SetConfig+0x158>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d108      	bne.n	8004b2c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	695b      	ldr	r3, [r3, #20]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	68fa      	ldr	r2, [r7, #12]
 8004b3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	689a      	ldr	r2, [r3, #8]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a18      	ldr	r2, [pc, #96]	; (8004bb4 <TIM_Base_SetConfig+0x144>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d013      	beq.n	8004b80 <TIM_Base_SetConfig+0x110>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a1a      	ldr	r2, [pc, #104]	; (8004bc4 <TIM_Base_SetConfig+0x154>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d00f      	beq.n	8004b80 <TIM_Base_SetConfig+0x110>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a1a      	ldr	r2, [pc, #104]	; (8004bcc <TIM_Base_SetConfig+0x15c>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d00b      	beq.n	8004b80 <TIM_Base_SetConfig+0x110>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a19      	ldr	r2, [pc, #100]	; (8004bd0 <TIM_Base_SetConfig+0x160>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d007      	beq.n	8004b80 <TIM_Base_SetConfig+0x110>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	4a18      	ldr	r2, [pc, #96]	; (8004bd4 <TIM_Base_SetConfig+0x164>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d003      	beq.n	8004b80 <TIM_Base_SetConfig+0x110>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	4a13      	ldr	r2, [pc, #76]	; (8004bc8 <TIM_Base_SetConfig+0x158>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d103      	bne.n	8004b88 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	691a      	ldr	r2, [r3, #16]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	f003 0301 	and.w	r3, r3, #1
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d105      	bne.n	8004ba6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	691b      	ldr	r3, [r3, #16]
 8004b9e:	f023 0201 	bic.w	r2, r3, #1
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	611a      	str	r2, [r3, #16]
  }
}
 8004ba6:	bf00      	nop
 8004ba8:	3714      	adds	r7, #20
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	40012c00 	.word	0x40012c00
 8004bb8:	40000400 	.word	0x40000400
 8004bbc:	40000800 	.word	0x40000800
 8004bc0:	40000c00 	.word	0x40000c00
 8004bc4:	40013400 	.word	0x40013400
 8004bc8:	40015000 	.word	0x40015000
 8004bcc:	40014000 	.word	0x40014000
 8004bd0:	40014400 	.word	0x40014400
 8004bd4:	40014800 	.word	0x40014800

08004bd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b087      	sub	sp, #28
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a1b      	ldr	r3, [r3, #32]
 8004be6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a1b      	ldr	r3, [r3, #32]
 8004bec:	f023 0201 	bic.w	r2, r3, #1
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f023 0303 	bic.w	r3, r3, #3
 8004c12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	f023 0302 	bic.w	r3, r3, #2
 8004c24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	697a      	ldr	r2, [r7, #20]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a30      	ldr	r2, [pc, #192]	; (8004cf4 <TIM_OC1_SetConfig+0x11c>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d013      	beq.n	8004c60 <TIM_OC1_SetConfig+0x88>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a2f      	ldr	r2, [pc, #188]	; (8004cf8 <TIM_OC1_SetConfig+0x120>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d00f      	beq.n	8004c60 <TIM_OC1_SetConfig+0x88>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a2e      	ldr	r2, [pc, #184]	; (8004cfc <TIM_OC1_SetConfig+0x124>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d00b      	beq.n	8004c60 <TIM_OC1_SetConfig+0x88>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	4a2d      	ldr	r2, [pc, #180]	; (8004d00 <TIM_OC1_SetConfig+0x128>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d007      	beq.n	8004c60 <TIM_OC1_SetConfig+0x88>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	4a2c      	ldr	r2, [pc, #176]	; (8004d04 <TIM_OC1_SetConfig+0x12c>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d003      	beq.n	8004c60 <TIM_OC1_SetConfig+0x88>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	4a2b      	ldr	r2, [pc, #172]	; (8004d08 <TIM_OC1_SetConfig+0x130>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d10c      	bne.n	8004c7a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f023 0308 	bic.w	r3, r3, #8
 8004c66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f023 0304 	bic.w	r3, r3, #4
 8004c78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a1d      	ldr	r2, [pc, #116]	; (8004cf4 <TIM_OC1_SetConfig+0x11c>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d013      	beq.n	8004caa <TIM_OC1_SetConfig+0xd2>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a1c      	ldr	r2, [pc, #112]	; (8004cf8 <TIM_OC1_SetConfig+0x120>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d00f      	beq.n	8004caa <TIM_OC1_SetConfig+0xd2>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a1b      	ldr	r2, [pc, #108]	; (8004cfc <TIM_OC1_SetConfig+0x124>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d00b      	beq.n	8004caa <TIM_OC1_SetConfig+0xd2>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a1a      	ldr	r2, [pc, #104]	; (8004d00 <TIM_OC1_SetConfig+0x128>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d007      	beq.n	8004caa <TIM_OC1_SetConfig+0xd2>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a19      	ldr	r2, [pc, #100]	; (8004d04 <TIM_OC1_SetConfig+0x12c>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d003      	beq.n	8004caa <TIM_OC1_SetConfig+0xd2>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4a18      	ldr	r2, [pc, #96]	; (8004d08 <TIM_OC1_SetConfig+0x130>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d111      	bne.n	8004cce <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004cb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	693a      	ldr	r2, [r7, #16]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	699b      	ldr	r3, [r3, #24]
 8004cc8:	693a      	ldr	r2, [r7, #16]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	693a      	ldr	r2, [r7, #16]
 8004cd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	68fa      	ldr	r2, [r7, #12]
 8004cd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	697a      	ldr	r2, [r7, #20]
 8004ce6:	621a      	str	r2, [r3, #32]
}
 8004ce8:	bf00      	nop
 8004cea:	371c      	adds	r7, #28
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr
 8004cf4:	40012c00 	.word	0x40012c00
 8004cf8:	40013400 	.word	0x40013400
 8004cfc:	40014000 	.word	0x40014000
 8004d00:	40014400 	.word	0x40014400
 8004d04:	40014800 	.word	0x40014800
 8004d08:	40015000 	.word	0x40015000

08004d0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b087      	sub	sp, #28
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6a1b      	ldr	r3, [r3, #32]
 8004d1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a1b      	ldr	r3, [r3, #32]
 8004d20:	f023 0210 	bic.w	r2, r3, #16
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	021b      	lsls	r3, r3, #8
 8004d4e:	68fa      	ldr	r2, [r7, #12]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	f023 0320 	bic.w	r3, r3, #32
 8004d5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	011b      	lsls	r3, r3, #4
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a2c      	ldr	r2, [pc, #176]	; (8004e1c <TIM_OC2_SetConfig+0x110>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d007      	beq.n	8004d80 <TIM_OC2_SetConfig+0x74>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a2b      	ldr	r2, [pc, #172]	; (8004e20 <TIM_OC2_SetConfig+0x114>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d003      	beq.n	8004d80 <TIM_OC2_SetConfig+0x74>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	4a2a      	ldr	r2, [pc, #168]	; (8004e24 <TIM_OC2_SetConfig+0x118>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d10d      	bne.n	8004d9c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	011b      	lsls	r3, r3, #4
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d9a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a1f      	ldr	r2, [pc, #124]	; (8004e1c <TIM_OC2_SetConfig+0x110>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d013      	beq.n	8004dcc <TIM_OC2_SetConfig+0xc0>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a1e      	ldr	r2, [pc, #120]	; (8004e20 <TIM_OC2_SetConfig+0x114>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d00f      	beq.n	8004dcc <TIM_OC2_SetConfig+0xc0>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a1e      	ldr	r2, [pc, #120]	; (8004e28 <TIM_OC2_SetConfig+0x11c>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d00b      	beq.n	8004dcc <TIM_OC2_SetConfig+0xc0>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a1d      	ldr	r2, [pc, #116]	; (8004e2c <TIM_OC2_SetConfig+0x120>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d007      	beq.n	8004dcc <TIM_OC2_SetConfig+0xc0>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a1c      	ldr	r2, [pc, #112]	; (8004e30 <TIM_OC2_SetConfig+0x124>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d003      	beq.n	8004dcc <TIM_OC2_SetConfig+0xc0>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a17      	ldr	r2, [pc, #92]	; (8004e24 <TIM_OC2_SetConfig+0x118>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d113      	bne.n	8004df4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004dda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	695b      	ldr	r3, [r3, #20]
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	693a      	ldr	r2, [r7, #16]
 8004de4:	4313      	orrs	r3, r2
 8004de6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	699b      	ldr	r3, [r3, #24]
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	693a      	ldr	r2, [r7, #16]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	693a      	ldr	r2, [r7, #16]
 8004df8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68fa      	ldr	r2, [r7, #12]
 8004dfe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	685a      	ldr	r2, [r3, #4]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	621a      	str	r2, [r3, #32]
}
 8004e0e:	bf00      	nop
 8004e10:	371c      	adds	r7, #28
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	40012c00 	.word	0x40012c00
 8004e20:	40013400 	.word	0x40013400
 8004e24:	40015000 	.word	0x40015000
 8004e28:	40014000 	.word	0x40014000
 8004e2c:	40014400 	.word	0x40014400
 8004e30:	40014800 	.word	0x40014800

08004e34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b087      	sub	sp, #28
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a1b      	ldr	r3, [r3, #32]
 8004e48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	69db      	ldr	r3, [r3, #28]
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f023 0303 	bic.w	r3, r3, #3
 8004e6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68fa      	ldr	r2, [r7, #12]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	021b      	lsls	r3, r3, #8
 8004e88:	697a      	ldr	r2, [r7, #20]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a2b      	ldr	r2, [pc, #172]	; (8004f40 <TIM_OC3_SetConfig+0x10c>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d007      	beq.n	8004ea6 <TIM_OC3_SetConfig+0x72>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a2a      	ldr	r2, [pc, #168]	; (8004f44 <TIM_OC3_SetConfig+0x110>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d003      	beq.n	8004ea6 <TIM_OC3_SetConfig+0x72>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a29      	ldr	r2, [pc, #164]	; (8004f48 <TIM_OC3_SetConfig+0x114>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d10d      	bne.n	8004ec2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004eac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	021b      	lsls	r3, r3, #8
 8004eb4:	697a      	ldr	r2, [r7, #20]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ec0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a1e      	ldr	r2, [pc, #120]	; (8004f40 <TIM_OC3_SetConfig+0x10c>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d013      	beq.n	8004ef2 <TIM_OC3_SetConfig+0xbe>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a1d      	ldr	r2, [pc, #116]	; (8004f44 <TIM_OC3_SetConfig+0x110>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d00f      	beq.n	8004ef2 <TIM_OC3_SetConfig+0xbe>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a1d      	ldr	r2, [pc, #116]	; (8004f4c <TIM_OC3_SetConfig+0x118>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d00b      	beq.n	8004ef2 <TIM_OC3_SetConfig+0xbe>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a1c      	ldr	r2, [pc, #112]	; (8004f50 <TIM_OC3_SetConfig+0x11c>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d007      	beq.n	8004ef2 <TIM_OC3_SetConfig+0xbe>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a1b      	ldr	r2, [pc, #108]	; (8004f54 <TIM_OC3_SetConfig+0x120>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d003      	beq.n	8004ef2 <TIM_OC3_SetConfig+0xbe>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a16      	ldr	r2, [pc, #88]	; (8004f48 <TIM_OC3_SetConfig+0x114>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d113      	bne.n	8004f1a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ef8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	695b      	ldr	r3, [r3, #20]
 8004f06:	011b      	lsls	r3, r3, #4
 8004f08:	693a      	ldr	r2, [r7, #16]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	011b      	lsls	r3, r3, #4
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	693a      	ldr	r2, [r7, #16]
 8004f1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	697a      	ldr	r2, [r7, #20]
 8004f32:	621a      	str	r2, [r3, #32]
}
 8004f34:	bf00      	nop
 8004f36:	371c      	adds	r7, #28
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr
 8004f40:	40012c00 	.word	0x40012c00
 8004f44:	40013400 	.word	0x40013400
 8004f48:	40015000 	.word	0x40015000
 8004f4c:	40014000 	.word	0x40014000
 8004f50:	40014400 	.word	0x40014400
 8004f54:	40014800 	.word	0x40014800

08004f58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b087      	sub	sp, #28
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	69db      	ldr	r3, [r3, #28]
 8004f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	021b      	lsls	r3, r3, #8
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004fa6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	031b      	lsls	r3, r3, #12
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a2c      	ldr	r2, [pc, #176]	; (8005068 <TIM_OC4_SetConfig+0x110>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d007      	beq.n	8004fcc <TIM_OC4_SetConfig+0x74>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a2b      	ldr	r2, [pc, #172]	; (800506c <TIM_OC4_SetConfig+0x114>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d003      	beq.n	8004fcc <TIM_OC4_SetConfig+0x74>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a2a      	ldr	r2, [pc, #168]	; (8005070 <TIM_OC4_SetConfig+0x118>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d10d      	bne.n	8004fe8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004fd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	031b      	lsls	r3, r3, #12
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004fe6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4a1f      	ldr	r2, [pc, #124]	; (8005068 <TIM_OC4_SetConfig+0x110>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d013      	beq.n	8005018 <TIM_OC4_SetConfig+0xc0>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4a1e      	ldr	r2, [pc, #120]	; (800506c <TIM_OC4_SetConfig+0x114>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d00f      	beq.n	8005018 <TIM_OC4_SetConfig+0xc0>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	4a1e      	ldr	r2, [pc, #120]	; (8005074 <TIM_OC4_SetConfig+0x11c>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d00b      	beq.n	8005018 <TIM_OC4_SetConfig+0xc0>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a1d      	ldr	r2, [pc, #116]	; (8005078 <TIM_OC4_SetConfig+0x120>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d007      	beq.n	8005018 <TIM_OC4_SetConfig+0xc0>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a1c      	ldr	r2, [pc, #112]	; (800507c <TIM_OC4_SetConfig+0x124>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d003      	beq.n	8005018 <TIM_OC4_SetConfig+0xc0>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a17      	ldr	r2, [pc, #92]	; (8005070 <TIM_OC4_SetConfig+0x118>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d113      	bne.n	8005040 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800501e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005026:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	695b      	ldr	r3, [r3, #20]
 800502c:	019b      	lsls	r3, r3, #6
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	4313      	orrs	r3, r2
 8005032:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	019b      	lsls	r3, r3, #6
 800503a:	693a      	ldr	r2, [r7, #16]
 800503c:	4313      	orrs	r3, r2
 800503e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	693a      	ldr	r2, [r7, #16]
 8005044:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	685a      	ldr	r2, [r3, #4]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	697a      	ldr	r2, [r7, #20]
 8005058:	621a      	str	r2, [r3, #32]
}
 800505a:	bf00      	nop
 800505c:	371c      	adds	r7, #28
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	40012c00 	.word	0x40012c00
 800506c:	40013400 	.word	0x40013400
 8005070:	40015000 	.word	0x40015000
 8005074:	40014000 	.word	0x40014000
 8005078:	40014400 	.word	0x40014400
 800507c:	40014800 	.word	0x40014800

08005080 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005080:	b480      	push	{r7}
 8005082:	b087      	sub	sp, #28
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a1b      	ldr	r3, [r3, #32]
 800508e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a1b      	ldr	r3, [r3, #32]
 8005094:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68fa      	ldr	r2, [r7, #12]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80050c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	041b      	lsls	r3, r3, #16
 80050cc:	693a      	ldr	r2, [r7, #16]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a19      	ldr	r2, [pc, #100]	; (800513c <TIM_OC5_SetConfig+0xbc>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d013      	beq.n	8005102 <TIM_OC5_SetConfig+0x82>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a18      	ldr	r2, [pc, #96]	; (8005140 <TIM_OC5_SetConfig+0xc0>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d00f      	beq.n	8005102 <TIM_OC5_SetConfig+0x82>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a17      	ldr	r2, [pc, #92]	; (8005144 <TIM_OC5_SetConfig+0xc4>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d00b      	beq.n	8005102 <TIM_OC5_SetConfig+0x82>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a16      	ldr	r2, [pc, #88]	; (8005148 <TIM_OC5_SetConfig+0xc8>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d007      	beq.n	8005102 <TIM_OC5_SetConfig+0x82>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a15      	ldr	r2, [pc, #84]	; (800514c <TIM_OC5_SetConfig+0xcc>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d003      	beq.n	8005102 <TIM_OC5_SetConfig+0x82>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a14      	ldr	r2, [pc, #80]	; (8005150 <TIM_OC5_SetConfig+0xd0>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d109      	bne.n	8005116 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005108:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	021b      	lsls	r3, r3, #8
 8005110:	697a      	ldr	r2, [r7, #20]
 8005112:	4313      	orrs	r3, r2
 8005114:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	697a      	ldr	r2, [r7, #20]
 800511a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	685a      	ldr	r2, [r3, #4]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	693a      	ldr	r2, [r7, #16]
 800512e:	621a      	str	r2, [r3, #32]
}
 8005130:	bf00      	nop
 8005132:	371c      	adds	r7, #28
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr
 800513c:	40012c00 	.word	0x40012c00
 8005140:	40013400 	.word	0x40013400
 8005144:	40014000 	.word	0x40014000
 8005148:	40014400 	.word	0x40014400
 800514c:	40014800 	.word	0x40014800
 8005150:	40015000 	.word	0x40015000

08005154 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005154:	b480      	push	{r7}
 8005156:	b087      	sub	sp, #28
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a1b      	ldr	r3, [r3, #32]
 8005162:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6a1b      	ldr	r3, [r3, #32]
 8005168:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800517a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005182:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005186:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	021b      	lsls	r3, r3, #8
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	4313      	orrs	r3, r2
 8005192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800519a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	051b      	lsls	r3, r3, #20
 80051a2:	693a      	ldr	r2, [r7, #16]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	4a1a      	ldr	r2, [pc, #104]	; (8005214 <TIM_OC6_SetConfig+0xc0>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d013      	beq.n	80051d8 <TIM_OC6_SetConfig+0x84>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	4a19      	ldr	r2, [pc, #100]	; (8005218 <TIM_OC6_SetConfig+0xc4>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d00f      	beq.n	80051d8 <TIM_OC6_SetConfig+0x84>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a18      	ldr	r2, [pc, #96]	; (800521c <TIM_OC6_SetConfig+0xc8>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d00b      	beq.n	80051d8 <TIM_OC6_SetConfig+0x84>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	4a17      	ldr	r2, [pc, #92]	; (8005220 <TIM_OC6_SetConfig+0xcc>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d007      	beq.n	80051d8 <TIM_OC6_SetConfig+0x84>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	4a16      	ldr	r2, [pc, #88]	; (8005224 <TIM_OC6_SetConfig+0xd0>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d003      	beq.n	80051d8 <TIM_OC6_SetConfig+0x84>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	4a15      	ldr	r2, [pc, #84]	; (8005228 <TIM_OC6_SetConfig+0xd4>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d109      	bne.n	80051ec <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	695b      	ldr	r3, [r3, #20]
 80051e4:	029b      	lsls	r3, r3, #10
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	68fa      	ldr	r2, [r7, #12]
 80051f6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	685a      	ldr	r2, [r3, #4]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	693a      	ldr	r2, [r7, #16]
 8005204:	621a      	str	r2, [r3, #32]
}
 8005206:	bf00      	nop
 8005208:	371c      	adds	r7, #28
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr
 8005212:	bf00      	nop
 8005214:	40012c00 	.word	0x40012c00
 8005218:	40013400 	.word	0x40013400
 800521c:	40014000 	.word	0x40014000
 8005220:	40014400 	.word	0x40014400
 8005224:	40014800 	.word	0x40014800
 8005228:	40015000 	.word	0x40015000

0800522c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800522c:	b480      	push	{r7}
 800522e:	b087      	sub	sp, #28
 8005230:	af00      	add	r7, sp, #0
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6a1b      	ldr	r3, [r3, #32]
 800523c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6a1b      	ldr	r3, [r3, #32]
 8005242:	f023 0201 	bic.w	r2, r3, #1
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005256:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	011b      	lsls	r3, r3, #4
 800525c:	693a      	ldr	r2, [r7, #16]
 800525e:	4313      	orrs	r3, r2
 8005260:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	f023 030a 	bic.w	r3, r3, #10
 8005268:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800526a:	697a      	ldr	r2, [r7, #20]
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	4313      	orrs	r3, r2
 8005270:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	693a      	ldr	r2, [r7, #16]
 8005276:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	697a      	ldr	r2, [r7, #20]
 800527c:	621a      	str	r2, [r3, #32]
}
 800527e:	bf00      	nop
 8005280:	371c      	adds	r7, #28
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr

0800528a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800528a:	b480      	push	{r7}
 800528c:	b087      	sub	sp, #28
 800528e:	af00      	add	r7, sp, #0
 8005290:	60f8      	str	r0, [r7, #12]
 8005292:	60b9      	str	r1, [r7, #8]
 8005294:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6a1b      	ldr	r3, [r3, #32]
 800529a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6a1b      	ldr	r3, [r3, #32]
 80052a0:	f023 0210 	bic.w	r2, r3, #16
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	699b      	ldr	r3, [r3, #24]
 80052ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80052b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	031b      	lsls	r3, r3, #12
 80052ba:	693a      	ldr	r2, [r7, #16]
 80052bc:	4313      	orrs	r3, r2
 80052be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80052c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	011b      	lsls	r3, r3, #4
 80052cc:	697a      	ldr	r2, [r7, #20]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	693a      	ldr	r2, [r7, #16]
 80052d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	697a      	ldr	r2, [r7, #20]
 80052dc:	621a      	str	r2, [r3, #32]
}
 80052de:	bf00      	nop
 80052e0:	371c      	adds	r7, #28
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80052ea:	b480      	push	{r7}
 80052ec:	b085      	sub	sp, #20
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
 80052f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005300:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005304:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005306:	683a      	ldr	r2, [r7, #0]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	4313      	orrs	r3, r2
 800530c:	f043 0307 	orr.w	r3, r3, #7
 8005310:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	609a      	str	r2, [r3, #8]
}
 8005318:	bf00      	nop
 800531a:	3714      	adds	r7, #20
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr

08005324 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005324:	b480      	push	{r7}
 8005326:	b087      	sub	sp, #28
 8005328:	af00      	add	r7, sp, #0
 800532a:	60f8      	str	r0, [r7, #12]
 800532c:	60b9      	str	r1, [r7, #8]
 800532e:	607a      	str	r2, [r7, #4]
 8005330:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800533e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	021a      	lsls	r2, r3, #8
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	431a      	orrs	r2, r3
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	4313      	orrs	r3, r2
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	4313      	orrs	r3, r2
 8005350:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	697a      	ldr	r2, [r7, #20]
 8005356:	609a      	str	r2, [r3, #8]
}
 8005358:	bf00      	nop
 800535a:	371c      	adds	r7, #28
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005364:	b480      	push	{r7}
 8005366:	b087      	sub	sp, #28
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	f003 031f 	and.w	r3, r3, #31
 8005376:	2201      	movs	r2, #1
 8005378:	fa02 f303 	lsl.w	r3, r2, r3
 800537c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6a1a      	ldr	r2, [r3, #32]
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	43db      	mvns	r3, r3
 8005386:	401a      	ands	r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6a1a      	ldr	r2, [r3, #32]
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	f003 031f 	and.w	r3, r3, #31
 8005396:	6879      	ldr	r1, [r7, #4]
 8005398:	fa01 f303 	lsl.w	r3, r1, r3
 800539c:	431a      	orrs	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	621a      	str	r2, [r3, #32]
}
 80053a2:	bf00      	nop
 80053a4:	371c      	adds	r7, #28
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr
	...

080053b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b085      	sub	sp, #20
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d101      	bne.n	80053c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053c4:	2302      	movs	r3, #2
 80053c6:	e074      	b.n	80054b2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2202      	movs	r2, #2
 80053d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a34      	ldr	r2, [pc, #208]	; (80054c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d009      	beq.n	8005406 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a33      	ldr	r2, [pc, #204]	; (80054c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d004      	beq.n	8005406 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a31      	ldr	r2, [pc, #196]	; (80054c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d108      	bne.n	8005418 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800540c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	68fa      	ldr	r2, [r7, #12]
 8005414:	4313      	orrs	r3, r2
 8005416:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800541e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005422:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	4313      	orrs	r3, r2
 800542c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a21      	ldr	r2, [pc, #132]	; (80054c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d022      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005448:	d01d      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a1f      	ldr	r2, [pc, #124]	; (80054cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d018      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a1d      	ldr	r2, [pc, #116]	; (80054d0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d013      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a1c      	ldr	r2, [pc, #112]	; (80054d4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d00e      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a15      	ldr	r2, [pc, #84]	; (80054c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d009      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a18      	ldr	r2, [pc, #96]	; (80054d8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d004      	beq.n	8005486 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a11      	ldr	r2, [pc, #68]	; (80054c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d10c      	bne.n	80054a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800548c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	68ba      	ldr	r2, [r7, #8]
 8005494:	4313      	orrs	r3, r2
 8005496:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	68ba      	ldr	r2, [r7, #8]
 800549e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3714      	adds	r7, #20
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	40012c00 	.word	0x40012c00
 80054c4:	40013400 	.word	0x40013400
 80054c8:	40015000 	.word	0x40015000
 80054cc:	40000400 	.word	0x40000400
 80054d0:	40000800 	.word	0x40000800
 80054d4:	40000c00 	.word	0x40000c00
 80054d8:	40014000 	.word	0x40014000

080054dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80054dc:	b480      	push	{r7}
 80054de:	b085      	sub	sp, #20
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80054e6:	2300      	movs	r3, #0
 80054e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d101      	bne.n	80054f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80054f4:	2302      	movs	r3, #2
 80054f6:	e078      	b.n	80055ea <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	4313      	orrs	r3, r2
 800550c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	4313      	orrs	r3, r2
 800551a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	4313      	orrs	r3, r2
 8005528:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4313      	orrs	r3, r2
 8005536:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	691b      	ldr	r3, [r3, #16]
 8005542:	4313      	orrs	r3, r2
 8005544:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	695b      	ldr	r3, [r3, #20]
 8005550:	4313      	orrs	r3, r2
 8005552:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800555e:	4313      	orrs	r3, r2
 8005560:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	699b      	ldr	r3, [r3, #24]
 800556c:	041b      	lsls	r3, r3, #16
 800556e:	4313      	orrs	r3, r2
 8005570:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	69db      	ldr	r3, [r3, #28]
 800557c:	4313      	orrs	r3, r2
 800557e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a1c      	ldr	r2, [pc, #112]	; (80055f8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d009      	beq.n	800559e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a1b      	ldr	r2, [pc, #108]	; (80055fc <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d004      	beq.n	800559e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a19      	ldr	r2, [pc, #100]	; (8005600 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d11c      	bne.n	80055d8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a8:	051b      	lsls	r3, r3, #20
 80055aa:	4313      	orrs	r3, r2
 80055ac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c6:	4313      	orrs	r3, r2
 80055c8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d4:	4313      	orrs	r3, r2
 80055d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055e8:	2300      	movs	r3, #0
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3714      	adds	r7, #20
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr
 80055f6:	bf00      	nop
 80055f8:	40012c00 	.word	0x40012c00
 80055fc:	40013400 	.word	0x40013400
 8005600:	40015000 	.word	0x40015000

08005604 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005620:	bf00      	nop
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005634:	bf00      	nop
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005684:	bf00      	nop
 8005686:	370c      	adds	r7, #12
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d101      	bne.n	80056a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e042      	b.n	8005728 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d106      	bne.n	80056ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f7fc fbb9 	bl	8001e2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2224      	movs	r2, #36	; 0x24
 80056be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 0201 	bic.w	r2, r2, #1
 80056d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d002      	beq.n	80056e0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 fb24 	bl	8005d28 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 f825 	bl	8005730 <UART_SetConfig>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d101      	bne.n	80056f0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e01b      	b.n	8005728 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685a      	ldr	r2, [r3, #4]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	689a      	ldr	r2, [r3, #8]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800570e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f042 0201 	orr.w	r2, r2, #1
 800571e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 fba3 	bl	8005e6c <UART_CheckIdleState>
 8005726:	4603      	mov	r3, r0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3708      	adds	r7, #8
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005734:	b08c      	sub	sp, #48	; 0x30
 8005736:	af00      	add	r7, sp, #0
 8005738:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800573a:	2300      	movs	r3, #0
 800573c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	689a      	ldr	r2, [r3, #8]
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	691b      	ldr	r3, [r3, #16]
 8005748:	431a      	orrs	r2, r3
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	431a      	orrs	r2, r3
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	69db      	ldr	r3, [r3, #28]
 8005754:	4313      	orrs	r3, r2
 8005756:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	4baa      	ldr	r3, [pc, #680]	; (8005a08 <UART_SetConfig+0x2d8>)
 8005760:	4013      	ands	r3, r2
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	6812      	ldr	r2, [r2, #0]
 8005766:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005768:	430b      	orrs	r3, r1
 800576a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	68da      	ldr	r2, [r3, #12]
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a9f      	ldr	r2, [pc, #636]	; (8005a0c <UART_SetConfig+0x2dc>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d004      	beq.n	800579c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005798:	4313      	orrs	r3, r2
 800579a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80057a6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80057aa:	697a      	ldr	r2, [r7, #20]
 80057ac:	6812      	ldr	r2, [r2, #0]
 80057ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80057b0:	430b      	orrs	r3, r1
 80057b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ba:	f023 010f 	bic.w	r1, r3, #15
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	430a      	orrs	r2, r1
 80057c8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a90      	ldr	r2, [pc, #576]	; (8005a10 <UART_SetConfig+0x2e0>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d125      	bne.n	8005820 <UART_SetConfig+0xf0>
 80057d4:	4b8f      	ldr	r3, [pc, #572]	; (8005a14 <UART_SetConfig+0x2e4>)
 80057d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057da:	f003 0303 	and.w	r3, r3, #3
 80057de:	2b03      	cmp	r3, #3
 80057e0:	d81a      	bhi.n	8005818 <UART_SetConfig+0xe8>
 80057e2:	a201      	add	r2, pc, #4	; (adr r2, 80057e8 <UART_SetConfig+0xb8>)
 80057e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e8:	080057f9 	.word	0x080057f9
 80057ec:	08005809 	.word	0x08005809
 80057f0:	08005801 	.word	0x08005801
 80057f4:	08005811 	.word	0x08005811
 80057f8:	2301      	movs	r3, #1
 80057fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057fe:	e116      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005800:	2302      	movs	r3, #2
 8005802:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005806:	e112      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005808:	2304      	movs	r3, #4
 800580a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800580e:	e10e      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005810:	2308      	movs	r3, #8
 8005812:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005816:	e10a      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005818:	2310      	movs	r3, #16
 800581a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800581e:	e106      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a7c      	ldr	r2, [pc, #496]	; (8005a18 <UART_SetConfig+0x2e8>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d138      	bne.n	800589c <UART_SetConfig+0x16c>
 800582a:	4b7a      	ldr	r3, [pc, #488]	; (8005a14 <UART_SetConfig+0x2e4>)
 800582c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005830:	f003 030c 	and.w	r3, r3, #12
 8005834:	2b0c      	cmp	r3, #12
 8005836:	d82d      	bhi.n	8005894 <UART_SetConfig+0x164>
 8005838:	a201      	add	r2, pc, #4	; (adr r2, 8005840 <UART_SetConfig+0x110>)
 800583a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800583e:	bf00      	nop
 8005840:	08005875 	.word	0x08005875
 8005844:	08005895 	.word	0x08005895
 8005848:	08005895 	.word	0x08005895
 800584c:	08005895 	.word	0x08005895
 8005850:	08005885 	.word	0x08005885
 8005854:	08005895 	.word	0x08005895
 8005858:	08005895 	.word	0x08005895
 800585c:	08005895 	.word	0x08005895
 8005860:	0800587d 	.word	0x0800587d
 8005864:	08005895 	.word	0x08005895
 8005868:	08005895 	.word	0x08005895
 800586c:	08005895 	.word	0x08005895
 8005870:	0800588d 	.word	0x0800588d
 8005874:	2300      	movs	r3, #0
 8005876:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800587a:	e0d8      	b.n	8005a2e <UART_SetConfig+0x2fe>
 800587c:	2302      	movs	r3, #2
 800587e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005882:	e0d4      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005884:	2304      	movs	r3, #4
 8005886:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800588a:	e0d0      	b.n	8005a2e <UART_SetConfig+0x2fe>
 800588c:	2308      	movs	r3, #8
 800588e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005892:	e0cc      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005894:	2310      	movs	r3, #16
 8005896:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800589a:	e0c8      	b.n	8005a2e <UART_SetConfig+0x2fe>
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a5e      	ldr	r2, [pc, #376]	; (8005a1c <UART_SetConfig+0x2ec>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d125      	bne.n	80058f2 <UART_SetConfig+0x1c2>
 80058a6:	4b5b      	ldr	r3, [pc, #364]	; (8005a14 <UART_SetConfig+0x2e4>)
 80058a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058ac:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80058b0:	2b30      	cmp	r3, #48	; 0x30
 80058b2:	d016      	beq.n	80058e2 <UART_SetConfig+0x1b2>
 80058b4:	2b30      	cmp	r3, #48	; 0x30
 80058b6:	d818      	bhi.n	80058ea <UART_SetConfig+0x1ba>
 80058b8:	2b20      	cmp	r3, #32
 80058ba:	d00a      	beq.n	80058d2 <UART_SetConfig+0x1a2>
 80058bc:	2b20      	cmp	r3, #32
 80058be:	d814      	bhi.n	80058ea <UART_SetConfig+0x1ba>
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d002      	beq.n	80058ca <UART_SetConfig+0x19a>
 80058c4:	2b10      	cmp	r3, #16
 80058c6:	d008      	beq.n	80058da <UART_SetConfig+0x1aa>
 80058c8:	e00f      	b.n	80058ea <UART_SetConfig+0x1ba>
 80058ca:	2300      	movs	r3, #0
 80058cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058d0:	e0ad      	b.n	8005a2e <UART_SetConfig+0x2fe>
 80058d2:	2302      	movs	r3, #2
 80058d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058d8:	e0a9      	b.n	8005a2e <UART_SetConfig+0x2fe>
 80058da:	2304      	movs	r3, #4
 80058dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058e0:	e0a5      	b.n	8005a2e <UART_SetConfig+0x2fe>
 80058e2:	2308      	movs	r3, #8
 80058e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058e8:	e0a1      	b.n	8005a2e <UART_SetConfig+0x2fe>
 80058ea:	2310      	movs	r3, #16
 80058ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058f0:	e09d      	b.n	8005a2e <UART_SetConfig+0x2fe>
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a4a      	ldr	r2, [pc, #296]	; (8005a20 <UART_SetConfig+0x2f0>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d125      	bne.n	8005948 <UART_SetConfig+0x218>
 80058fc:	4b45      	ldr	r3, [pc, #276]	; (8005a14 <UART_SetConfig+0x2e4>)
 80058fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005902:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005906:	2bc0      	cmp	r3, #192	; 0xc0
 8005908:	d016      	beq.n	8005938 <UART_SetConfig+0x208>
 800590a:	2bc0      	cmp	r3, #192	; 0xc0
 800590c:	d818      	bhi.n	8005940 <UART_SetConfig+0x210>
 800590e:	2b80      	cmp	r3, #128	; 0x80
 8005910:	d00a      	beq.n	8005928 <UART_SetConfig+0x1f8>
 8005912:	2b80      	cmp	r3, #128	; 0x80
 8005914:	d814      	bhi.n	8005940 <UART_SetConfig+0x210>
 8005916:	2b00      	cmp	r3, #0
 8005918:	d002      	beq.n	8005920 <UART_SetConfig+0x1f0>
 800591a:	2b40      	cmp	r3, #64	; 0x40
 800591c:	d008      	beq.n	8005930 <UART_SetConfig+0x200>
 800591e:	e00f      	b.n	8005940 <UART_SetConfig+0x210>
 8005920:	2300      	movs	r3, #0
 8005922:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005926:	e082      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005928:	2302      	movs	r3, #2
 800592a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800592e:	e07e      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005930:	2304      	movs	r3, #4
 8005932:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005936:	e07a      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005938:	2308      	movs	r3, #8
 800593a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800593e:	e076      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005940:	2310      	movs	r3, #16
 8005942:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005946:	e072      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a35      	ldr	r2, [pc, #212]	; (8005a24 <UART_SetConfig+0x2f4>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d12a      	bne.n	80059a8 <UART_SetConfig+0x278>
 8005952:	4b30      	ldr	r3, [pc, #192]	; (8005a14 <UART_SetConfig+0x2e4>)
 8005954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005958:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800595c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005960:	d01a      	beq.n	8005998 <UART_SetConfig+0x268>
 8005962:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005966:	d81b      	bhi.n	80059a0 <UART_SetConfig+0x270>
 8005968:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800596c:	d00c      	beq.n	8005988 <UART_SetConfig+0x258>
 800596e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005972:	d815      	bhi.n	80059a0 <UART_SetConfig+0x270>
 8005974:	2b00      	cmp	r3, #0
 8005976:	d003      	beq.n	8005980 <UART_SetConfig+0x250>
 8005978:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800597c:	d008      	beq.n	8005990 <UART_SetConfig+0x260>
 800597e:	e00f      	b.n	80059a0 <UART_SetConfig+0x270>
 8005980:	2300      	movs	r3, #0
 8005982:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005986:	e052      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005988:	2302      	movs	r3, #2
 800598a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800598e:	e04e      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005990:	2304      	movs	r3, #4
 8005992:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005996:	e04a      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005998:	2308      	movs	r3, #8
 800599a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800599e:	e046      	b.n	8005a2e <UART_SetConfig+0x2fe>
 80059a0:	2310      	movs	r3, #16
 80059a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059a6:	e042      	b.n	8005a2e <UART_SetConfig+0x2fe>
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a17      	ldr	r2, [pc, #92]	; (8005a0c <UART_SetConfig+0x2dc>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d13a      	bne.n	8005a28 <UART_SetConfig+0x2f8>
 80059b2:	4b18      	ldr	r3, [pc, #96]	; (8005a14 <UART_SetConfig+0x2e4>)
 80059b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80059bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059c0:	d01a      	beq.n	80059f8 <UART_SetConfig+0x2c8>
 80059c2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059c6:	d81b      	bhi.n	8005a00 <UART_SetConfig+0x2d0>
 80059c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059cc:	d00c      	beq.n	80059e8 <UART_SetConfig+0x2b8>
 80059ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059d2:	d815      	bhi.n	8005a00 <UART_SetConfig+0x2d0>
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d003      	beq.n	80059e0 <UART_SetConfig+0x2b0>
 80059d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059dc:	d008      	beq.n	80059f0 <UART_SetConfig+0x2c0>
 80059de:	e00f      	b.n	8005a00 <UART_SetConfig+0x2d0>
 80059e0:	2300      	movs	r3, #0
 80059e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059e6:	e022      	b.n	8005a2e <UART_SetConfig+0x2fe>
 80059e8:	2302      	movs	r3, #2
 80059ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059ee:	e01e      	b.n	8005a2e <UART_SetConfig+0x2fe>
 80059f0:	2304      	movs	r3, #4
 80059f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059f6:	e01a      	b.n	8005a2e <UART_SetConfig+0x2fe>
 80059f8:	2308      	movs	r3, #8
 80059fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059fe:	e016      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005a00:	2310      	movs	r3, #16
 8005a02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a06:	e012      	b.n	8005a2e <UART_SetConfig+0x2fe>
 8005a08:	cfff69f3 	.word	0xcfff69f3
 8005a0c:	40008000 	.word	0x40008000
 8005a10:	40013800 	.word	0x40013800
 8005a14:	40021000 	.word	0x40021000
 8005a18:	40004400 	.word	0x40004400
 8005a1c:	40004800 	.word	0x40004800
 8005a20:	40004c00 	.word	0x40004c00
 8005a24:	40005000 	.word	0x40005000
 8005a28:	2310      	movs	r3, #16
 8005a2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4aae      	ldr	r2, [pc, #696]	; (8005cec <UART_SetConfig+0x5bc>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	f040 8097 	bne.w	8005b68 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005a3e:	2b08      	cmp	r3, #8
 8005a40:	d823      	bhi.n	8005a8a <UART_SetConfig+0x35a>
 8005a42:	a201      	add	r2, pc, #4	; (adr r2, 8005a48 <UART_SetConfig+0x318>)
 8005a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a48:	08005a6d 	.word	0x08005a6d
 8005a4c:	08005a8b 	.word	0x08005a8b
 8005a50:	08005a75 	.word	0x08005a75
 8005a54:	08005a8b 	.word	0x08005a8b
 8005a58:	08005a7b 	.word	0x08005a7b
 8005a5c:	08005a8b 	.word	0x08005a8b
 8005a60:	08005a8b 	.word	0x08005a8b
 8005a64:	08005a8b 	.word	0x08005a8b
 8005a68:	08005a83 	.word	0x08005a83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a6c:	f7fd fd84 	bl	8003578 <HAL_RCC_GetPCLK1Freq>
 8005a70:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a72:	e010      	b.n	8005a96 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a74:	4b9e      	ldr	r3, [pc, #632]	; (8005cf0 <UART_SetConfig+0x5c0>)
 8005a76:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a78:	e00d      	b.n	8005a96 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a7a:	f7fd fd0f 	bl	800349c <HAL_RCC_GetSysClockFreq>
 8005a7e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a80:	e009      	b.n	8005a96 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a86:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a88:	e005      	b.n	8005a96 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005a94:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	f000 8130 	beq.w	8005cfe <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa2:	4a94      	ldr	r2, [pc, #592]	; (8005cf4 <UART_SetConfig+0x5c4>)
 8005aa4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005aa8:	461a      	mov	r2, r3
 8005aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aac:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ab0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	685a      	ldr	r2, [r3, #4]
 8005ab6:	4613      	mov	r3, r2
 8005ab8:	005b      	lsls	r3, r3, #1
 8005aba:	4413      	add	r3, r2
 8005abc:	69ba      	ldr	r2, [r7, #24]
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d305      	bcc.n	8005ace <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ac8:	69ba      	ldr	r2, [r7, #24]
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d903      	bls.n	8005ad6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005ad4:	e113      	b.n	8005cfe <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad8:	2200      	movs	r2, #0
 8005ada:	60bb      	str	r3, [r7, #8]
 8005adc:	60fa      	str	r2, [r7, #12]
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae2:	4a84      	ldr	r2, [pc, #528]	; (8005cf4 <UART_SetConfig+0x5c4>)
 8005ae4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	2200      	movs	r2, #0
 8005aec:	603b      	str	r3, [r7, #0]
 8005aee:	607a      	str	r2, [r7, #4]
 8005af0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005af4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005af8:	f7fb f87e 	bl	8000bf8 <__aeabi_uldivmod>
 8005afc:	4602      	mov	r2, r0
 8005afe:	460b      	mov	r3, r1
 8005b00:	4610      	mov	r0, r2
 8005b02:	4619      	mov	r1, r3
 8005b04:	f04f 0200 	mov.w	r2, #0
 8005b08:	f04f 0300 	mov.w	r3, #0
 8005b0c:	020b      	lsls	r3, r1, #8
 8005b0e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005b12:	0202      	lsls	r2, r0, #8
 8005b14:	6979      	ldr	r1, [r7, #20]
 8005b16:	6849      	ldr	r1, [r1, #4]
 8005b18:	0849      	lsrs	r1, r1, #1
 8005b1a:	2000      	movs	r0, #0
 8005b1c:	460c      	mov	r4, r1
 8005b1e:	4605      	mov	r5, r0
 8005b20:	eb12 0804 	adds.w	r8, r2, r4
 8005b24:	eb43 0905 	adc.w	r9, r3, r5
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	469a      	mov	sl, r3
 8005b30:	4693      	mov	fp, r2
 8005b32:	4652      	mov	r2, sl
 8005b34:	465b      	mov	r3, fp
 8005b36:	4640      	mov	r0, r8
 8005b38:	4649      	mov	r1, r9
 8005b3a:	f7fb f85d 	bl	8000bf8 <__aeabi_uldivmod>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	460b      	mov	r3, r1
 8005b42:	4613      	mov	r3, r2
 8005b44:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005b46:	6a3b      	ldr	r3, [r7, #32]
 8005b48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b4c:	d308      	bcc.n	8005b60 <UART_SetConfig+0x430>
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b54:	d204      	bcs.n	8005b60 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	6a3a      	ldr	r2, [r7, #32]
 8005b5c:	60da      	str	r2, [r3, #12]
 8005b5e:	e0ce      	b.n	8005cfe <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005b66:	e0ca      	b.n	8005cfe <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	69db      	ldr	r3, [r3, #28]
 8005b6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b70:	d166      	bne.n	8005c40 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005b72:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005b76:	2b08      	cmp	r3, #8
 8005b78:	d827      	bhi.n	8005bca <UART_SetConfig+0x49a>
 8005b7a:	a201      	add	r2, pc, #4	; (adr r2, 8005b80 <UART_SetConfig+0x450>)
 8005b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b80:	08005ba5 	.word	0x08005ba5
 8005b84:	08005bad 	.word	0x08005bad
 8005b88:	08005bb5 	.word	0x08005bb5
 8005b8c:	08005bcb 	.word	0x08005bcb
 8005b90:	08005bbb 	.word	0x08005bbb
 8005b94:	08005bcb 	.word	0x08005bcb
 8005b98:	08005bcb 	.word	0x08005bcb
 8005b9c:	08005bcb 	.word	0x08005bcb
 8005ba0:	08005bc3 	.word	0x08005bc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ba4:	f7fd fce8 	bl	8003578 <HAL_RCC_GetPCLK1Freq>
 8005ba8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005baa:	e014      	b.n	8005bd6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bac:	f7fd fcfa 	bl	80035a4 <HAL_RCC_GetPCLK2Freq>
 8005bb0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005bb2:	e010      	b.n	8005bd6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005bb4:	4b4e      	ldr	r3, [pc, #312]	; (8005cf0 <UART_SetConfig+0x5c0>)
 8005bb6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005bb8:	e00d      	b.n	8005bd6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bba:	f7fd fc6f 	bl	800349c <HAL_RCC_GetSysClockFreq>
 8005bbe:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005bc0:	e009      	b.n	8005bd6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bc6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005bc8:	e005      	b.n	8005bd6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005bd4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	f000 8090 	beq.w	8005cfe <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be2:	4a44      	ldr	r2, [pc, #272]	; (8005cf4 <UART_SetConfig+0x5c4>)
 8005be4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005be8:	461a      	mov	r2, r3
 8005bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bec:	fbb3 f3f2 	udiv	r3, r3, r2
 8005bf0:	005a      	lsls	r2, r3, #1
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	085b      	lsrs	r3, r3, #1
 8005bf8:	441a      	add	r2, r3
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c02:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c04:	6a3b      	ldr	r3, [r7, #32]
 8005c06:	2b0f      	cmp	r3, #15
 8005c08:	d916      	bls.n	8005c38 <UART_SetConfig+0x508>
 8005c0a:	6a3b      	ldr	r3, [r7, #32]
 8005c0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c10:	d212      	bcs.n	8005c38 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c12:	6a3b      	ldr	r3, [r7, #32]
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	f023 030f 	bic.w	r3, r3, #15
 8005c1a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c1c:	6a3b      	ldr	r3, [r7, #32]
 8005c1e:	085b      	lsrs	r3, r3, #1
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	f003 0307 	and.w	r3, r3, #7
 8005c26:	b29a      	uxth	r2, r3
 8005c28:	8bfb      	ldrh	r3, [r7, #30]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	8bfa      	ldrh	r2, [r7, #30]
 8005c34:	60da      	str	r2, [r3, #12]
 8005c36:	e062      	b.n	8005cfe <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005c3e:	e05e      	b.n	8005cfe <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c40:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005c44:	2b08      	cmp	r3, #8
 8005c46:	d828      	bhi.n	8005c9a <UART_SetConfig+0x56a>
 8005c48:	a201      	add	r2, pc, #4	; (adr r2, 8005c50 <UART_SetConfig+0x520>)
 8005c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c4e:	bf00      	nop
 8005c50:	08005c75 	.word	0x08005c75
 8005c54:	08005c7d 	.word	0x08005c7d
 8005c58:	08005c85 	.word	0x08005c85
 8005c5c:	08005c9b 	.word	0x08005c9b
 8005c60:	08005c8b 	.word	0x08005c8b
 8005c64:	08005c9b 	.word	0x08005c9b
 8005c68:	08005c9b 	.word	0x08005c9b
 8005c6c:	08005c9b 	.word	0x08005c9b
 8005c70:	08005c93 	.word	0x08005c93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c74:	f7fd fc80 	bl	8003578 <HAL_RCC_GetPCLK1Freq>
 8005c78:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c7a:	e014      	b.n	8005ca6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c7c:	f7fd fc92 	bl	80035a4 <HAL_RCC_GetPCLK2Freq>
 8005c80:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c82:	e010      	b.n	8005ca6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c84:	4b1a      	ldr	r3, [pc, #104]	; (8005cf0 <UART_SetConfig+0x5c0>)
 8005c86:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c88:	e00d      	b.n	8005ca6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c8a:	f7fd fc07 	bl	800349c <HAL_RCC_GetSysClockFreq>
 8005c8e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c90:	e009      	b.n	8005ca6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c96:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c98:	e005      	b.n	8005ca6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005ca4:	bf00      	nop
    }

    if (pclk != 0U)
 8005ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d028      	beq.n	8005cfe <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb0:	4a10      	ldr	r2, [pc, #64]	; (8005cf4 <UART_SetConfig+0x5c4>)
 8005cb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cba:	fbb3 f2f2 	udiv	r2, r3, r2
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	085b      	lsrs	r3, r3, #1
 8005cc4:	441a      	add	r2, r3
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cd0:	6a3b      	ldr	r3, [r7, #32]
 8005cd2:	2b0f      	cmp	r3, #15
 8005cd4:	d910      	bls.n	8005cf8 <UART_SetConfig+0x5c8>
 8005cd6:	6a3b      	ldr	r3, [r7, #32]
 8005cd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cdc:	d20c      	bcs.n	8005cf8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005cde:	6a3b      	ldr	r3, [r7, #32]
 8005ce0:	b29a      	uxth	r2, r3
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	60da      	str	r2, [r3, #12]
 8005ce8:	e009      	b.n	8005cfe <UART_SetConfig+0x5ce>
 8005cea:	bf00      	nop
 8005cec:	40008000 	.word	0x40008000
 8005cf0:	00f42400 	.word	0x00f42400
 8005cf4:	08009118 	.word	0x08009118
      }
      else
      {
        ret = HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	2200      	movs	r2, #0
 8005d12:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	2200      	movs	r2, #0
 8005d18:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005d1a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3730      	adds	r7, #48	; 0x30
 8005d22:	46bd      	mov	sp, r7
 8005d24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005d28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d34:	f003 0308 	and.w	r3, r3, #8
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d00a      	beq.n	8005d52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	430a      	orrs	r2, r1
 8005d50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00a      	beq.n	8005d74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	430a      	orrs	r2, r1
 8005d72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d78:	f003 0302 	and.w	r3, r3, #2
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d00a      	beq.n	8005d96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	430a      	orrs	r2, r1
 8005d94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d9a:	f003 0304 	and.w	r3, r3, #4
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d00a      	beq.n	8005db8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	430a      	orrs	r2, r1
 8005db6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dbc:	f003 0310 	and.w	r3, r3, #16
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d00a      	beq.n	8005dda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	430a      	orrs	r2, r1
 8005dd8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dde:	f003 0320 	and.w	r3, r3, #32
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00a      	beq.n	8005dfc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	430a      	orrs	r2, r1
 8005dfa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d01a      	beq.n	8005e3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	430a      	orrs	r2, r1
 8005e1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e26:	d10a      	bne.n	8005e3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	430a      	orrs	r2, r1
 8005e3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d00a      	beq.n	8005e60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	430a      	orrs	r2, r1
 8005e5e:	605a      	str	r2, [r3, #4]
  }
}
 8005e60:	bf00      	nop
 8005e62:	370c      	adds	r7, #12
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b098      	sub	sp, #96	; 0x60
 8005e70:	af02      	add	r7, sp, #8
 8005e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e7c:	f7fc fb86 	bl	800258c <HAL_GetTick>
 8005e80:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 0308 	and.w	r3, r3, #8
 8005e8c:	2b08      	cmp	r3, #8
 8005e8e:	d12f      	bne.n	8005ef0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e94:	9300      	str	r3, [sp, #0]
 8005e96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 f88e 	bl	8005fc0 <UART_WaitOnFlagUntilTimeout>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d022      	beq.n	8005ef0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eb2:	e853 3f00 	ldrex	r3, [r3]
 8005eb6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005eb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ebe:	653b      	str	r3, [r7, #80]	; 0x50
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ec8:	647b      	str	r3, [r7, #68]	; 0x44
 8005eca:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ecc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005ece:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ed0:	e841 2300 	strex	r3, r2, [r1]
 8005ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ed6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d1e6      	bne.n	8005eaa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2220      	movs	r2, #32
 8005ee0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005eec:	2303      	movs	r3, #3
 8005eee:	e063      	b.n	8005fb8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f003 0304 	and.w	r3, r3, #4
 8005efa:	2b04      	cmp	r3, #4
 8005efc:	d149      	bne.n	8005f92 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005efe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005f02:	9300      	str	r3, [sp, #0]
 8005f04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f06:	2200      	movs	r2, #0
 8005f08:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f000 f857 	bl	8005fc0 <UART_WaitOnFlagUntilTimeout>
 8005f12:	4603      	mov	r3, r0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d03c      	beq.n	8005f92 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f20:	e853 3f00 	ldrex	r3, [r3]
 8005f24:	623b      	str	r3, [r7, #32]
   return(result);
 8005f26:	6a3b      	ldr	r3, [r7, #32]
 8005f28:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	461a      	mov	r2, r3
 8005f34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f36:	633b      	str	r3, [r7, #48]	; 0x30
 8005f38:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f3e:	e841 2300 	strex	r3, r2, [r1]
 8005f42:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d1e6      	bne.n	8005f18 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	3308      	adds	r3, #8
 8005f50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	e853 3f00 	ldrex	r3, [r3]
 8005f58:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	f023 0301 	bic.w	r3, r3, #1
 8005f60:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	3308      	adds	r3, #8
 8005f68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f6a:	61fa      	str	r2, [r7, #28]
 8005f6c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6e:	69b9      	ldr	r1, [r7, #24]
 8005f70:	69fa      	ldr	r2, [r7, #28]
 8005f72:	e841 2300 	strex	r3, r2, [r1]
 8005f76:	617b      	str	r3, [r7, #20]
   return(result);
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1e5      	bne.n	8005f4a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2220      	movs	r2, #32
 8005f82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f8e:	2303      	movs	r3, #3
 8005f90:	e012      	b.n	8005fb8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2220      	movs	r2, #32
 8005f96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2220      	movs	r2, #32
 8005f9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3758      	adds	r7, #88	; 0x58
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b084      	sub	sp, #16
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	60f8      	str	r0, [r7, #12]
 8005fc8:	60b9      	str	r1, [r7, #8]
 8005fca:	603b      	str	r3, [r7, #0]
 8005fcc:	4613      	mov	r3, r2
 8005fce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fd0:	e04f      	b.n	8006072 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd8:	d04b      	beq.n	8006072 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fda:	f7fc fad7 	bl	800258c <HAL_GetTick>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	69ba      	ldr	r2, [r7, #24]
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d302      	bcc.n	8005ff0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d101      	bne.n	8005ff4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	e04e      	b.n	8006092 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 0304 	and.w	r3, r3, #4
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d037      	beq.n	8006072 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	2b80      	cmp	r3, #128	; 0x80
 8006006:	d034      	beq.n	8006072 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	2b40      	cmp	r3, #64	; 0x40
 800600c:	d031      	beq.n	8006072 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	69db      	ldr	r3, [r3, #28]
 8006014:	f003 0308 	and.w	r3, r3, #8
 8006018:	2b08      	cmp	r3, #8
 800601a:	d110      	bne.n	800603e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2208      	movs	r2, #8
 8006022:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006024:	68f8      	ldr	r0, [r7, #12]
 8006026:	f000 f838 	bl	800609a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2208      	movs	r2, #8
 800602e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e029      	b.n	8006092 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	69db      	ldr	r3, [r3, #28]
 8006044:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006048:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800604c:	d111      	bne.n	8006072 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006056:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006058:	68f8      	ldr	r0, [r7, #12]
 800605a:	f000 f81e 	bl	800609a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2220      	movs	r2, #32
 8006062:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	e00f      	b.n	8006092 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	69da      	ldr	r2, [r3, #28]
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	4013      	ands	r3, r2
 800607c:	68ba      	ldr	r2, [r7, #8]
 800607e:	429a      	cmp	r2, r3
 8006080:	bf0c      	ite	eq
 8006082:	2301      	moveq	r3, #1
 8006084:	2300      	movne	r3, #0
 8006086:	b2db      	uxtb	r3, r3
 8006088:	461a      	mov	r2, r3
 800608a:	79fb      	ldrb	r3, [r7, #7]
 800608c:	429a      	cmp	r2, r3
 800608e:	d0a0      	beq.n	8005fd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006090:	2300      	movs	r3, #0
}
 8006092:	4618      	mov	r0, r3
 8006094:	3710      	adds	r7, #16
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}

0800609a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800609a:	b480      	push	{r7}
 800609c:	b095      	sub	sp, #84	; 0x54
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060aa:	e853 3f00 	ldrex	r3, [r3]
 80060ae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80060b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060b2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80060b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	461a      	mov	r2, r3
 80060be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060c0:	643b      	str	r3, [r7, #64]	; 0x40
 80060c2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80060c6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80060c8:	e841 2300 	strex	r3, r2, [r1]
 80060cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80060ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d1e6      	bne.n	80060a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	3308      	adds	r3, #8
 80060da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060dc:	6a3b      	ldr	r3, [r7, #32]
 80060de:	e853 3f00 	ldrex	r3, [r3]
 80060e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80060e4:	69fb      	ldr	r3, [r7, #28]
 80060e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060ea:	f023 0301 	bic.w	r3, r3, #1
 80060ee:	64bb      	str	r3, [r7, #72]	; 0x48
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	3308      	adds	r3, #8
 80060f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80060f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80060fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80060fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006100:	e841 2300 	strex	r3, r2, [r1]
 8006104:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006108:	2b00      	cmp	r3, #0
 800610a:	d1e3      	bne.n	80060d4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006110:	2b01      	cmp	r3, #1
 8006112:	d118      	bne.n	8006146 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	e853 3f00 	ldrex	r3, [r3]
 8006120:	60bb      	str	r3, [r7, #8]
   return(result);
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	f023 0310 	bic.w	r3, r3, #16
 8006128:	647b      	str	r3, [r7, #68]	; 0x44
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	461a      	mov	r2, r3
 8006130:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006132:	61bb      	str	r3, [r7, #24]
 8006134:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006136:	6979      	ldr	r1, [r7, #20]
 8006138:	69ba      	ldr	r2, [r7, #24]
 800613a:	e841 2300 	strex	r3, r2, [r1]
 800613e:	613b      	str	r3, [r7, #16]
   return(result);
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d1e6      	bne.n	8006114 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2220      	movs	r2, #32
 800614a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	675a      	str	r2, [r3, #116]	; 0x74
}
 800615a:	bf00      	nop
 800615c:	3754      	adds	r7, #84	; 0x54
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr

08006166 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006166:	b480      	push	{r7}
 8006168:	b085      	sub	sp, #20
 800616a:	af00      	add	r7, sp, #0
 800616c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006174:	2b01      	cmp	r3, #1
 8006176:	d101      	bne.n	800617c <HAL_UARTEx_DisableFifoMode+0x16>
 8006178:	2302      	movs	r3, #2
 800617a:	e027      	b.n	80061cc <HAL_UARTEx_DisableFifoMode+0x66>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2224      	movs	r2, #36	; 0x24
 8006188:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f022 0201 	bic.w	r2, r2, #1
 80061a2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80061aa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68fa      	ldr	r2, [r7, #12]
 80061b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2220      	movs	r2, #32
 80061be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3714      	adds	r7, #20
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d101      	bne.n	80061f0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80061ec:	2302      	movs	r3, #2
 80061ee:	e02d      	b.n	800624c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2224      	movs	r2, #36	; 0x24
 80061fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f022 0201 	bic.w	r2, r2, #1
 8006216:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	683a      	ldr	r2, [r7, #0]
 8006228:	430a      	orrs	r2, r1
 800622a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f000 f84f 	bl	80062d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	68fa      	ldr	r2, [r7, #12]
 8006238:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2220      	movs	r2, #32
 800623e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3710      	adds	r7, #16
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}

08006254 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006264:	2b01      	cmp	r3, #1
 8006266:	d101      	bne.n	800626c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006268:	2302      	movs	r3, #2
 800626a:	e02d      	b.n	80062c8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2224      	movs	r2, #36	; 0x24
 8006278:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f022 0201 	bic.w	r2, r2, #1
 8006292:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	683a      	ldr	r2, [r7, #0]
 80062a4:	430a      	orrs	r2, r1
 80062a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f000 f811 	bl	80062d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68fa      	ldr	r2, [r7, #12]
 80062b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2220      	movs	r2, #32
 80062ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80062c6:	2300      	movs	r3, #0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3710      	adds	r7, #16
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b085      	sub	sp, #20
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d108      	bne.n	80062f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80062f0:	e031      	b.n	8006356 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80062f2:	2308      	movs	r3, #8
 80062f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80062f6:	2308      	movs	r3, #8
 80062f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	0e5b      	lsrs	r3, r3, #25
 8006302:	b2db      	uxtb	r3, r3
 8006304:	f003 0307 	and.w	r3, r3, #7
 8006308:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	689b      	ldr	r3, [r3, #8]
 8006310:	0f5b      	lsrs	r3, r3, #29
 8006312:	b2db      	uxtb	r3, r3
 8006314:	f003 0307 	and.w	r3, r3, #7
 8006318:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800631a:	7bbb      	ldrb	r3, [r7, #14]
 800631c:	7b3a      	ldrb	r2, [r7, #12]
 800631e:	4911      	ldr	r1, [pc, #68]	; (8006364 <UARTEx_SetNbDataToProcess+0x94>)
 8006320:	5c8a      	ldrb	r2, [r1, r2]
 8006322:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006326:	7b3a      	ldrb	r2, [r7, #12]
 8006328:	490f      	ldr	r1, [pc, #60]	; (8006368 <UARTEx_SetNbDataToProcess+0x98>)
 800632a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800632c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006330:	b29a      	uxth	r2, r3
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006338:	7bfb      	ldrb	r3, [r7, #15]
 800633a:	7b7a      	ldrb	r2, [r7, #13]
 800633c:	4909      	ldr	r1, [pc, #36]	; (8006364 <UARTEx_SetNbDataToProcess+0x94>)
 800633e:	5c8a      	ldrb	r2, [r1, r2]
 8006340:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006344:	7b7a      	ldrb	r2, [r7, #13]
 8006346:	4908      	ldr	r1, [pc, #32]	; (8006368 <UARTEx_SetNbDataToProcess+0x98>)
 8006348:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800634a:	fb93 f3f2 	sdiv	r3, r3, r2
 800634e:	b29a      	uxth	r2, r3
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006356:	bf00      	nop
 8006358:	3714      	adds	r7, #20
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop
 8006364:	08009130 	.word	0x08009130
 8006368:	08009138 	.word	0x08009138

0800636c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b08a      	sub	sp, #40	; 0x28
 8006370:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8006372:	2300      	movs	r3, #0
 8006374:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006376:	4b7d      	ldr	r3, [pc, #500]	; (800656c <xTaskIncrementTick+0x200>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2b00      	cmp	r3, #0
 800637c:	f040 80ec 	bne.w	8006558 <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006380:	4b7b      	ldr	r3, [pc, #492]	; (8006570 <xTaskIncrementTick+0x204>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	3301      	adds	r3, #1
 8006386:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8006388:	4a79      	ldr	r2, [pc, #484]	; (8006570 <xTaskIncrementTick+0x204>)
 800638a:	6a3b      	ldr	r3, [r7, #32]
 800638c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800638e:	6a3b      	ldr	r3, [r7, #32]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d120      	bne.n	80063d6 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8006394:	4b77      	ldr	r3, [pc, #476]	; (8006574 <xTaskIncrementTick+0x208>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d00a      	beq.n	80063b4 <xTaskIncrementTick+0x48>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800639e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063a2:	f383 8811 	msr	BASEPRI, r3
 80063a6:	f3bf 8f6f 	isb	sy
 80063aa:	f3bf 8f4f 	dsb	sy
 80063ae:	607b      	str	r3, [r7, #4]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80063b0:	bf00      	nop
 80063b2:	e7fe      	b.n	80063b2 <xTaskIncrementTick+0x46>
 80063b4:	4b6f      	ldr	r3, [pc, #444]	; (8006574 <xTaskIncrementTick+0x208>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	61fb      	str	r3, [r7, #28]
 80063ba:	4b6f      	ldr	r3, [pc, #444]	; (8006578 <xTaskIncrementTick+0x20c>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a6d      	ldr	r2, [pc, #436]	; (8006574 <xTaskIncrementTick+0x208>)
 80063c0:	6013      	str	r3, [r2, #0]
 80063c2:	4a6d      	ldr	r2, [pc, #436]	; (8006578 <xTaskIncrementTick+0x20c>)
 80063c4:	69fb      	ldr	r3, [r7, #28]
 80063c6:	6013      	str	r3, [r2, #0]
 80063c8:	4b6c      	ldr	r3, [pc, #432]	; (800657c <xTaskIncrementTick+0x210>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	3301      	adds	r3, #1
 80063ce:	4a6b      	ldr	r2, [pc, #428]	; (800657c <xTaskIncrementTick+0x210>)
 80063d0:	6013      	str	r3, [r2, #0]
 80063d2:	f000 f93d 	bl	8006650 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80063d6:	4b6a      	ldr	r3, [pc, #424]	; (8006580 <xTaskIncrementTick+0x214>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	6a3a      	ldr	r2, [r7, #32]
 80063dc:	429a      	cmp	r2, r3
 80063de:	f0c0 80a6 	bcc.w	800652e <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063e2:	4b64      	ldr	r3, [pc, #400]	; (8006574 <xTaskIncrementTick+0x208>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d104      	bne.n	80063f6 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063ec:	4b64      	ldr	r3, [pc, #400]	; (8006580 <xTaskIncrementTick+0x214>)
 80063ee:	f04f 32ff 	mov.w	r2, #4294967295
 80063f2:	601a      	str	r2, [r3, #0]
                    break;
 80063f4:	e09b      	b.n	800652e <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063f6:	4b5f      	ldr	r3, [pc, #380]	; (8006574 <xTaskIncrementTick+0x208>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68db      	ldr	r3, [r3, #12]
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8006406:	6a3a      	ldr	r2, [r7, #32]
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	429a      	cmp	r2, r3
 800640c:	d203      	bcs.n	8006416 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800640e:	4a5c      	ldr	r2, [pc, #368]	; (8006580 <xTaskIncrementTick+0x214>)
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8006414:	e08b      	b.n	800652e <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006416:	69bb      	ldr	r3, [r7, #24]
 8006418:	695b      	ldr	r3, [r3, #20]
 800641a:	613b      	str	r3, [r7, #16]
 800641c:	69bb      	ldr	r3, [r7, #24]
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	69ba      	ldr	r2, [r7, #24]
 8006422:	68d2      	ldr	r2, [r2, #12]
 8006424:	609a      	str	r2, [r3, #8]
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	69ba      	ldr	r2, [r7, #24]
 800642c:	6892      	ldr	r2, [r2, #8]
 800642e:	605a      	str	r2, [r3, #4]
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	685a      	ldr	r2, [r3, #4]
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	3304      	adds	r3, #4
 8006438:	429a      	cmp	r2, r3
 800643a:	d103      	bne.n	8006444 <xTaskIncrementTick+0xd8>
 800643c:	69bb      	ldr	r3, [r7, #24]
 800643e:	68da      	ldr	r2, [r3, #12]
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	605a      	str	r2, [r3, #4]
 8006444:	69bb      	ldr	r3, [r7, #24]
 8006446:	2200      	movs	r2, #0
 8006448:	615a      	str	r2, [r3, #20]
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	1e5a      	subs	r2, r3, #1
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006454:	69bb      	ldr	r3, [r7, #24]
 8006456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006458:	2b00      	cmp	r3, #0
 800645a:	d01e      	beq.n	800649a <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006460:	60fb      	str	r3, [r7, #12]
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	69db      	ldr	r3, [r3, #28]
 8006466:	69ba      	ldr	r2, [r7, #24]
 8006468:	6a12      	ldr	r2, [r2, #32]
 800646a:	609a      	str	r2, [r3, #8]
 800646c:	69bb      	ldr	r3, [r7, #24]
 800646e:	6a1b      	ldr	r3, [r3, #32]
 8006470:	69ba      	ldr	r2, [r7, #24]
 8006472:	69d2      	ldr	r2, [r2, #28]
 8006474:	605a      	str	r2, [r3, #4]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	685a      	ldr	r2, [r3, #4]
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	3318      	adds	r3, #24
 800647e:	429a      	cmp	r2, r3
 8006480:	d103      	bne.n	800648a <xTaskIncrementTick+0x11e>
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	6a1a      	ldr	r2, [r3, #32]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	605a      	str	r2, [r3, #4]
 800648a:	69bb      	ldr	r3, [r7, #24]
 800648c:	2200      	movs	r2, #0
 800648e:	629a      	str	r2, [r3, #40]	; 0x28
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	1e5a      	subs	r2, r3, #1
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800649e:	2201      	movs	r2, #1
 80064a0:	409a      	lsls	r2, r3
 80064a2:	4b38      	ldr	r3, [pc, #224]	; (8006584 <xTaskIncrementTick+0x218>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	4a36      	ldr	r2, [pc, #216]	; (8006584 <xTaskIncrementTick+0x218>)
 80064aa:	6013      	str	r3, [r2, #0]
 80064ac:	69bb      	ldr	r3, [r7, #24]
 80064ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064b0:	4935      	ldr	r1, [pc, #212]	; (8006588 <xTaskIncrementTick+0x21c>)
 80064b2:	4613      	mov	r3, r2
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	4413      	add	r3, r2
 80064b8:	009b      	lsls	r3, r3, #2
 80064ba:	440b      	add	r3, r1
 80064bc:	3304      	adds	r3, #4
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	60bb      	str	r3, [r7, #8]
 80064c2:	69bb      	ldr	r3, [r7, #24]
 80064c4:	68ba      	ldr	r2, [r7, #8]
 80064c6:	609a      	str	r2, [r3, #8]
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	689a      	ldr	r2, [r3, #8]
 80064cc:	69bb      	ldr	r3, [r7, #24]
 80064ce:	60da      	str	r2, [r3, #12]
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	69ba      	ldr	r2, [r7, #24]
 80064d6:	3204      	adds	r2, #4
 80064d8:	605a      	str	r2, [r3, #4]
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	1d1a      	adds	r2, r3, #4
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	609a      	str	r2, [r3, #8]
 80064e2:	69bb      	ldr	r3, [r7, #24]
 80064e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064e6:	4613      	mov	r3, r2
 80064e8:	009b      	lsls	r3, r3, #2
 80064ea:	4413      	add	r3, r2
 80064ec:	009b      	lsls	r3, r3, #2
 80064ee:	4a26      	ldr	r2, [pc, #152]	; (8006588 <xTaskIncrementTick+0x21c>)
 80064f0:	441a      	add	r2, r3
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	615a      	str	r2, [r3, #20]
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064fa:	4923      	ldr	r1, [pc, #140]	; (8006588 <xTaskIncrementTick+0x21c>)
 80064fc:	4613      	mov	r3, r2
 80064fe:	009b      	lsls	r3, r3, #2
 8006500:	4413      	add	r3, r2
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	440b      	add	r3, r1
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	1c59      	adds	r1, r3, #1
 800650a:	481f      	ldr	r0, [pc, #124]	; (8006588 <xTaskIncrementTick+0x21c>)
 800650c:	4613      	mov	r3, r2
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	4413      	add	r3, r2
 8006512:	009b      	lsls	r3, r3, #2
 8006514:	4403      	add	r3, r0
 8006516:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006518:	69bb      	ldr	r3, [r7, #24]
 800651a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800651c:	4b1b      	ldr	r3, [pc, #108]	; (800658c <xTaskIncrementTick+0x220>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006522:	429a      	cmp	r2, r3
 8006524:	f67f af5d 	bls.w	80063e2 <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 8006528:	2301      	movs	r3, #1
 800652a:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800652c:	e759      	b.n	80063e2 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800652e:	4b17      	ldr	r3, [pc, #92]	; (800658c <xTaskIncrementTick+0x220>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006534:	4914      	ldr	r1, [pc, #80]	; (8006588 <xTaskIncrementTick+0x21c>)
 8006536:	4613      	mov	r3, r2
 8006538:	009b      	lsls	r3, r3, #2
 800653a:	4413      	add	r3, r2
 800653c:	009b      	lsls	r3, r3, #2
 800653e:	440b      	add	r3, r1
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	2b01      	cmp	r3, #1
 8006544:	d901      	bls.n	800654a <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 8006546:	2301      	movs	r3, #1
 8006548:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 800654a:	4b11      	ldr	r3, [pc, #68]	; (8006590 <xTaskIncrementTick+0x224>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d007      	beq.n	8006562 <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 8006552:	2301      	movs	r3, #1
 8006554:	627b      	str	r3, [r7, #36]	; 0x24
 8006556:	e004      	b.n	8006562 <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8006558:	4b0e      	ldr	r3, [pc, #56]	; (8006594 <xTaskIncrementTick+0x228>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	3301      	adds	r3, #1
 800655e:	4a0d      	ldr	r2, [pc, #52]	; (8006594 <xTaskIncrementTick+0x228>)
 8006560:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8006562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006564:	4618      	mov	r0, r3
 8006566:	3728      	adds	r7, #40	; 0x28
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}
 800656c:	20000658 	.word	0x20000658
 8006570:	20000640 	.word	0x20000640
 8006574:	20000638 	.word	0x20000638
 8006578:	2000063c 	.word	0x2000063c
 800657c:	20000650 	.word	0x20000650
 8006580:	20000654 	.word	0x20000654
 8006584:	20000644 	.word	0x20000644
 8006588:	200005d4 	.word	0x200005d4
 800658c:	200005d0 	.word	0x200005d0
 8006590:	2000064c 	.word	0x2000064c
 8006594:	20000648 	.word	0x20000648

08006598 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006598:	b480      	push	{r7}
 800659a:	b087      	sub	sp, #28
 800659c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800659e:	4b27      	ldr	r3, [pc, #156]	; (800663c <vTaskSwitchContext+0xa4>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d003      	beq.n	80065ae <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80065a6:	4b26      	ldr	r3, [pc, #152]	; (8006640 <vTaskSwitchContext+0xa8>)
 80065a8:	2201      	movs	r2, #1
 80065aa:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80065ac:	e03f      	b.n	800662e <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 80065ae:	4b24      	ldr	r3, [pc, #144]	; (8006640 <vTaskSwitchContext+0xa8>)
 80065b0:	2200      	movs	r2, #0
 80065b2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065b4:	4b23      	ldr	r3, [pc, #140]	; (8006644 <vTaskSwitchContext+0xac>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	fab3 f383 	clz	r3, r3
 80065c0:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80065c2:	7afb      	ldrb	r3, [r7, #11]
 80065c4:	f1c3 031f 	rsb	r3, r3, #31
 80065c8:	617b      	str	r3, [r7, #20]
 80065ca:	491f      	ldr	r1, [pc, #124]	; (8006648 <vTaskSwitchContext+0xb0>)
 80065cc:	697a      	ldr	r2, [r7, #20]
 80065ce:	4613      	mov	r3, r2
 80065d0:	009b      	lsls	r3, r3, #2
 80065d2:	4413      	add	r3, r2
 80065d4:	009b      	lsls	r3, r3, #2
 80065d6:	440b      	add	r3, r1
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d10a      	bne.n	80065f4 <vTaskSwitchContext+0x5c>
        __asm volatile
 80065de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e2:	f383 8811 	msr	BASEPRI, r3
 80065e6:	f3bf 8f6f 	isb	sy
 80065ea:	f3bf 8f4f 	dsb	sy
 80065ee:	607b      	str	r3, [r7, #4]
    }
 80065f0:	bf00      	nop
 80065f2:	e7fe      	b.n	80065f2 <vTaskSwitchContext+0x5a>
 80065f4:	697a      	ldr	r2, [r7, #20]
 80065f6:	4613      	mov	r3, r2
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	4413      	add	r3, r2
 80065fc:	009b      	lsls	r3, r3, #2
 80065fe:	4a12      	ldr	r2, [pc, #72]	; (8006648 <vTaskSwitchContext+0xb0>)
 8006600:	4413      	add	r3, r2
 8006602:	613b      	str	r3, [r7, #16]
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	685a      	ldr	r2, [r3, #4]
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	605a      	str	r2, [r3, #4]
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	685a      	ldr	r2, [r3, #4]
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	3308      	adds	r3, #8
 8006616:	429a      	cmp	r2, r3
 8006618:	d104      	bne.n	8006624 <vTaskSwitchContext+0x8c>
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	685a      	ldr	r2, [r3, #4]
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	605a      	str	r2, [r3, #4]
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	4a08      	ldr	r2, [pc, #32]	; (800664c <vTaskSwitchContext+0xb4>)
 800662c:	6013      	str	r3, [r2, #0]
}
 800662e:	bf00      	nop
 8006630:	371c      	adds	r7, #28
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr
 800663a:	bf00      	nop
 800663c:	20000658 	.word	0x20000658
 8006640:	2000064c 	.word	0x2000064c
 8006644:	20000644 	.word	0x20000644
 8006648:	200005d4 	.word	0x200005d4
 800664c:	200005d0 	.word	0x200005d0

08006650 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006650:	b480      	push	{r7}
 8006652:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006654:	4b0a      	ldr	r3, [pc, #40]	; (8006680 <prvResetNextTaskUnblockTime+0x30>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d104      	bne.n	8006668 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800665e:	4b09      	ldr	r3, [pc, #36]	; (8006684 <prvResetNextTaskUnblockTime+0x34>)
 8006660:	f04f 32ff 	mov.w	r2, #4294967295
 8006664:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8006666:	e005      	b.n	8006674 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006668:	4b05      	ldr	r3, [pc, #20]	; (8006680 <prvResetNextTaskUnblockTime+0x30>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68db      	ldr	r3, [r3, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a04      	ldr	r2, [pc, #16]	; (8006684 <prvResetNextTaskUnblockTime+0x34>)
 8006672:	6013      	str	r3, [r2, #0]
}
 8006674:	bf00      	nop
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr
 800667e:	bf00      	nop
 8006680:	20000638 	.word	0x20000638
 8006684:	20000654 	.word	0x20000654
	...

08006690 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8006690:	4b07      	ldr	r3, [pc, #28]	; (80066b0 <pxCurrentTCBConst2>)
 8006692:	6819      	ldr	r1, [r3, #0]
 8006694:	6808      	ldr	r0, [r1, #0]
 8006696:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800669a:	f380 8809 	msr	PSP, r0
 800669e:	f3bf 8f6f 	isb	sy
 80066a2:	f04f 0000 	mov.w	r0, #0
 80066a6:	f380 8811 	msr	BASEPRI, r0
 80066aa:	4770      	bx	lr
 80066ac:	f3af 8000 	nop.w

080066b0 <pxCurrentTCBConst2>:
 80066b0:	200005d0 	.word	0x200005d0
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80066b4:	bf00      	nop
 80066b6:	bf00      	nop
	...

080066c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80066c0:	f3ef 8009 	mrs	r0, PSP
 80066c4:	f3bf 8f6f 	isb	sy
 80066c8:	4b15      	ldr	r3, [pc, #84]	; (8006720 <pxCurrentTCBConst>)
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	f01e 0f10 	tst.w	lr, #16
 80066d0:	bf08      	it	eq
 80066d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80066d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066da:	6010      	str	r0, [r2, #0]
 80066dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80066e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80066e4:	f380 8811 	msr	BASEPRI, r0
 80066e8:	f3bf 8f4f 	dsb	sy
 80066ec:	f3bf 8f6f 	isb	sy
 80066f0:	f7ff ff52 	bl	8006598 <vTaskSwitchContext>
 80066f4:	f04f 0000 	mov.w	r0, #0
 80066f8:	f380 8811 	msr	BASEPRI, r0
 80066fc:	bc09      	pop	{r0, r3}
 80066fe:	6819      	ldr	r1, [r3, #0]
 8006700:	6808      	ldr	r0, [r1, #0]
 8006702:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006706:	f01e 0f10 	tst.w	lr, #16
 800670a:	bf08      	it	eq
 800670c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006710:	f380 8809 	msr	PSP, r0
 8006714:	f3bf 8f6f 	isb	sy
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop
 800671c:	f3af 8000 	nop.w

08006720 <pxCurrentTCBConst>:
 8006720:	200005d0 	.word	0x200005d0
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8006724:	bf00      	nop
 8006726:	bf00      	nop

08006728 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
        __asm volatile
 800672e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006732:	f383 8811 	msr	BASEPRI, r3
 8006736:	f3bf 8f6f 	isb	sy
 800673a:	f3bf 8f4f 	dsb	sy
 800673e:	607b      	str	r3, [r7, #4]
    }
 8006740:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8006742:	f7ff fe13 	bl	800636c <xTaskIncrementTick>
 8006746:	4603      	mov	r3, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d003      	beq.n	8006754 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800674c:	4b06      	ldr	r3, [pc, #24]	; (8006768 <SysTick_Handler+0x40>)
 800674e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006752:	601a      	str	r2, [r3, #0]
 8006754:	2300      	movs	r3, #0
 8006756:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800675e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8006760:	bf00      	nop
 8006762:	3708      	adds	r7, #8
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}
 8006768:	e000ed04 	.word	0xe000ed04

0800676c <__cvt>:
 800676c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006770:	ec55 4b10 	vmov	r4, r5, d0
 8006774:	2d00      	cmp	r5, #0
 8006776:	460e      	mov	r6, r1
 8006778:	4619      	mov	r1, r3
 800677a:	462b      	mov	r3, r5
 800677c:	bfbb      	ittet	lt
 800677e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006782:	461d      	movlt	r5, r3
 8006784:	2300      	movge	r3, #0
 8006786:	232d      	movlt	r3, #45	; 0x2d
 8006788:	700b      	strb	r3, [r1, #0]
 800678a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800678c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006790:	4691      	mov	r9, r2
 8006792:	f023 0820 	bic.w	r8, r3, #32
 8006796:	bfbc      	itt	lt
 8006798:	4622      	movlt	r2, r4
 800679a:	4614      	movlt	r4, r2
 800679c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80067a0:	d005      	beq.n	80067ae <__cvt+0x42>
 80067a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80067a6:	d100      	bne.n	80067aa <__cvt+0x3e>
 80067a8:	3601      	adds	r6, #1
 80067aa:	2102      	movs	r1, #2
 80067ac:	e000      	b.n	80067b0 <__cvt+0x44>
 80067ae:	2103      	movs	r1, #3
 80067b0:	ab03      	add	r3, sp, #12
 80067b2:	9301      	str	r3, [sp, #4]
 80067b4:	ab02      	add	r3, sp, #8
 80067b6:	9300      	str	r3, [sp, #0]
 80067b8:	ec45 4b10 	vmov	d0, r4, r5
 80067bc:	4653      	mov	r3, sl
 80067be:	4632      	mov	r2, r6
 80067c0:	f000 fe56 	bl	8007470 <_dtoa_r>
 80067c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80067c8:	4607      	mov	r7, r0
 80067ca:	d102      	bne.n	80067d2 <__cvt+0x66>
 80067cc:	f019 0f01 	tst.w	r9, #1
 80067d0:	d022      	beq.n	8006818 <__cvt+0xac>
 80067d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80067d6:	eb07 0906 	add.w	r9, r7, r6
 80067da:	d110      	bne.n	80067fe <__cvt+0x92>
 80067dc:	783b      	ldrb	r3, [r7, #0]
 80067de:	2b30      	cmp	r3, #48	; 0x30
 80067e0:	d10a      	bne.n	80067f8 <__cvt+0x8c>
 80067e2:	2200      	movs	r2, #0
 80067e4:	2300      	movs	r3, #0
 80067e6:	4620      	mov	r0, r4
 80067e8:	4629      	mov	r1, r5
 80067ea:	f7fa f995 	bl	8000b18 <__aeabi_dcmpeq>
 80067ee:	b918      	cbnz	r0, 80067f8 <__cvt+0x8c>
 80067f0:	f1c6 0601 	rsb	r6, r6, #1
 80067f4:	f8ca 6000 	str.w	r6, [sl]
 80067f8:	f8da 3000 	ldr.w	r3, [sl]
 80067fc:	4499      	add	r9, r3
 80067fe:	2200      	movs	r2, #0
 8006800:	2300      	movs	r3, #0
 8006802:	4620      	mov	r0, r4
 8006804:	4629      	mov	r1, r5
 8006806:	f7fa f987 	bl	8000b18 <__aeabi_dcmpeq>
 800680a:	b108      	cbz	r0, 8006810 <__cvt+0xa4>
 800680c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006810:	2230      	movs	r2, #48	; 0x30
 8006812:	9b03      	ldr	r3, [sp, #12]
 8006814:	454b      	cmp	r3, r9
 8006816:	d307      	bcc.n	8006828 <__cvt+0xbc>
 8006818:	9b03      	ldr	r3, [sp, #12]
 800681a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800681c:	1bdb      	subs	r3, r3, r7
 800681e:	4638      	mov	r0, r7
 8006820:	6013      	str	r3, [r2, #0]
 8006822:	b004      	add	sp, #16
 8006824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006828:	1c59      	adds	r1, r3, #1
 800682a:	9103      	str	r1, [sp, #12]
 800682c:	701a      	strb	r2, [r3, #0]
 800682e:	e7f0      	b.n	8006812 <__cvt+0xa6>

08006830 <__exponent>:
 8006830:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006832:	4603      	mov	r3, r0
 8006834:	2900      	cmp	r1, #0
 8006836:	bfb8      	it	lt
 8006838:	4249      	neglt	r1, r1
 800683a:	f803 2b02 	strb.w	r2, [r3], #2
 800683e:	bfb4      	ite	lt
 8006840:	222d      	movlt	r2, #45	; 0x2d
 8006842:	222b      	movge	r2, #43	; 0x2b
 8006844:	2909      	cmp	r1, #9
 8006846:	7042      	strb	r2, [r0, #1]
 8006848:	dd2a      	ble.n	80068a0 <__exponent+0x70>
 800684a:	f10d 0207 	add.w	r2, sp, #7
 800684e:	4617      	mov	r7, r2
 8006850:	260a      	movs	r6, #10
 8006852:	4694      	mov	ip, r2
 8006854:	fb91 f5f6 	sdiv	r5, r1, r6
 8006858:	fb06 1415 	mls	r4, r6, r5, r1
 800685c:	3430      	adds	r4, #48	; 0x30
 800685e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006862:	460c      	mov	r4, r1
 8006864:	2c63      	cmp	r4, #99	; 0x63
 8006866:	f102 32ff 	add.w	r2, r2, #4294967295
 800686a:	4629      	mov	r1, r5
 800686c:	dcf1      	bgt.n	8006852 <__exponent+0x22>
 800686e:	3130      	adds	r1, #48	; 0x30
 8006870:	f1ac 0402 	sub.w	r4, ip, #2
 8006874:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006878:	1c41      	adds	r1, r0, #1
 800687a:	4622      	mov	r2, r4
 800687c:	42ba      	cmp	r2, r7
 800687e:	d30a      	bcc.n	8006896 <__exponent+0x66>
 8006880:	f10d 0209 	add.w	r2, sp, #9
 8006884:	eba2 020c 	sub.w	r2, r2, ip
 8006888:	42bc      	cmp	r4, r7
 800688a:	bf88      	it	hi
 800688c:	2200      	movhi	r2, #0
 800688e:	4413      	add	r3, r2
 8006890:	1a18      	subs	r0, r3, r0
 8006892:	b003      	add	sp, #12
 8006894:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006896:	f812 5b01 	ldrb.w	r5, [r2], #1
 800689a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800689e:	e7ed      	b.n	800687c <__exponent+0x4c>
 80068a0:	2330      	movs	r3, #48	; 0x30
 80068a2:	3130      	adds	r1, #48	; 0x30
 80068a4:	7083      	strb	r3, [r0, #2]
 80068a6:	70c1      	strb	r1, [r0, #3]
 80068a8:	1d03      	adds	r3, r0, #4
 80068aa:	e7f1      	b.n	8006890 <__exponent+0x60>

080068ac <_printf_float>:
 80068ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068b0:	ed2d 8b02 	vpush	{d8}
 80068b4:	b08d      	sub	sp, #52	; 0x34
 80068b6:	460c      	mov	r4, r1
 80068b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80068bc:	4616      	mov	r6, r2
 80068be:	461f      	mov	r7, r3
 80068c0:	4605      	mov	r5, r0
 80068c2:	f000 fcc7 	bl	8007254 <_localeconv_r>
 80068c6:	f8d0 a000 	ldr.w	sl, [r0]
 80068ca:	4650      	mov	r0, sl
 80068cc:	f7f9 fcf8 	bl	80002c0 <strlen>
 80068d0:	2300      	movs	r3, #0
 80068d2:	930a      	str	r3, [sp, #40]	; 0x28
 80068d4:	6823      	ldr	r3, [r4, #0]
 80068d6:	9305      	str	r3, [sp, #20]
 80068d8:	f8d8 3000 	ldr.w	r3, [r8]
 80068dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80068e0:	3307      	adds	r3, #7
 80068e2:	f023 0307 	bic.w	r3, r3, #7
 80068e6:	f103 0208 	add.w	r2, r3, #8
 80068ea:	f8c8 2000 	str.w	r2, [r8]
 80068ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80068f2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80068f6:	9307      	str	r3, [sp, #28]
 80068f8:	f8cd 8018 	str.w	r8, [sp, #24]
 80068fc:	ee08 0a10 	vmov	s16, r0
 8006900:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006904:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006908:	4b9e      	ldr	r3, [pc, #632]	; (8006b84 <_printf_float+0x2d8>)
 800690a:	f04f 32ff 	mov.w	r2, #4294967295
 800690e:	f7fa f935 	bl	8000b7c <__aeabi_dcmpun>
 8006912:	bb88      	cbnz	r0, 8006978 <_printf_float+0xcc>
 8006914:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006918:	4b9a      	ldr	r3, [pc, #616]	; (8006b84 <_printf_float+0x2d8>)
 800691a:	f04f 32ff 	mov.w	r2, #4294967295
 800691e:	f7fa f90f 	bl	8000b40 <__aeabi_dcmple>
 8006922:	bb48      	cbnz	r0, 8006978 <_printf_float+0xcc>
 8006924:	2200      	movs	r2, #0
 8006926:	2300      	movs	r3, #0
 8006928:	4640      	mov	r0, r8
 800692a:	4649      	mov	r1, r9
 800692c:	f7fa f8fe 	bl	8000b2c <__aeabi_dcmplt>
 8006930:	b110      	cbz	r0, 8006938 <_printf_float+0x8c>
 8006932:	232d      	movs	r3, #45	; 0x2d
 8006934:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006938:	4a93      	ldr	r2, [pc, #588]	; (8006b88 <_printf_float+0x2dc>)
 800693a:	4b94      	ldr	r3, [pc, #592]	; (8006b8c <_printf_float+0x2e0>)
 800693c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006940:	bf94      	ite	ls
 8006942:	4690      	movls	r8, r2
 8006944:	4698      	movhi	r8, r3
 8006946:	2303      	movs	r3, #3
 8006948:	6123      	str	r3, [r4, #16]
 800694a:	9b05      	ldr	r3, [sp, #20]
 800694c:	f023 0304 	bic.w	r3, r3, #4
 8006950:	6023      	str	r3, [r4, #0]
 8006952:	f04f 0900 	mov.w	r9, #0
 8006956:	9700      	str	r7, [sp, #0]
 8006958:	4633      	mov	r3, r6
 800695a:	aa0b      	add	r2, sp, #44	; 0x2c
 800695c:	4621      	mov	r1, r4
 800695e:	4628      	mov	r0, r5
 8006960:	f000 f9da 	bl	8006d18 <_printf_common>
 8006964:	3001      	adds	r0, #1
 8006966:	f040 8090 	bne.w	8006a8a <_printf_float+0x1de>
 800696a:	f04f 30ff 	mov.w	r0, #4294967295
 800696e:	b00d      	add	sp, #52	; 0x34
 8006970:	ecbd 8b02 	vpop	{d8}
 8006974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006978:	4642      	mov	r2, r8
 800697a:	464b      	mov	r3, r9
 800697c:	4640      	mov	r0, r8
 800697e:	4649      	mov	r1, r9
 8006980:	f7fa f8fc 	bl	8000b7c <__aeabi_dcmpun>
 8006984:	b140      	cbz	r0, 8006998 <_printf_float+0xec>
 8006986:	464b      	mov	r3, r9
 8006988:	2b00      	cmp	r3, #0
 800698a:	bfbc      	itt	lt
 800698c:	232d      	movlt	r3, #45	; 0x2d
 800698e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006992:	4a7f      	ldr	r2, [pc, #508]	; (8006b90 <_printf_float+0x2e4>)
 8006994:	4b7f      	ldr	r3, [pc, #508]	; (8006b94 <_printf_float+0x2e8>)
 8006996:	e7d1      	b.n	800693c <_printf_float+0x90>
 8006998:	6863      	ldr	r3, [r4, #4]
 800699a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800699e:	9206      	str	r2, [sp, #24]
 80069a0:	1c5a      	adds	r2, r3, #1
 80069a2:	d13f      	bne.n	8006a24 <_printf_float+0x178>
 80069a4:	2306      	movs	r3, #6
 80069a6:	6063      	str	r3, [r4, #4]
 80069a8:	9b05      	ldr	r3, [sp, #20]
 80069aa:	6861      	ldr	r1, [r4, #4]
 80069ac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80069b0:	2300      	movs	r3, #0
 80069b2:	9303      	str	r3, [sp, #12]
 80069b4:	ab0a      	add	r3, sp, #40	; 0x28
 80069b6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80069ba:	ab09      	add	r3, sp, #36	; 0x24
 80069bc:	ec49 8b10 	vmov	d0, r8, r9
 80069c0:	9300      	str	r3, [sp, #0]
 80069c2:	6022      	str	r2, [r4, #0]
 80069c4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80069c8:	4628      	mov	r0, r5
 80069ca:	f7ff fecf 	bl	800676c <__cvt>
 80069ce:	9b06      	ldr	r3, [sp, #24]
 80069d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069d2:	2b47      	cmp	r3, #71	; 0x47
 80069d4:	4680      	mov	r8, r0
 80069d6:	d108      	bne.n	80069ea <_printf_float+0x13e>
 80069d8:	1cc8      	adds	r0, r1, #3
 80069da:	db02      	blt.n	80069e2 <_printf_float+0x136>
 80069dc:	6863      	ldr	r3, [r4, #4]
 80069de:	4299      	cmp	r1, r3
 80069e0:	dd41      	ble.n	8006a66 <_printf_float+0x1ba>
 80069e2:	f1ab 0302 	sub.w	r3, fp, #2
 80069e6:	fa5f fb83 	uxtb.w	fp, r3
 80069ea:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80069ee:	d820      	bhi.n	8006a32 <_printf_float+0x186>
 80069f0:	3901      	subs	r1, #1
 80069f2:	465a      	mov	r2, fp
 80069f4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80069f8:	9109      	str	r1, [sp, #36]	; 0x24
 80069fa:	f7ff ff19 	bl	8006830 <__exponent>
 80069fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a00:	1813      	adds	r3, r2, r0
 8006a02:	2a01      	cmp	r2, #1
 8006a04:	4681      	mov	r9, r0
 8006a06:	6123      	str	r3, [r4, #16]
 8006a08:	dc02      	bgt.n	8006a10 <_printf_float+0x164>
 8006a0a:	6822      	ldr	r2, [r4, #0]
 8006a0c:	07d2      	lsls	r2, r2, #31
 8006a0e:	d501      	bpl.n	8006a14 <_printf_float+0x168>
 8006a10:	3301      	adds	r3, #1
 8006a12:	6123      	str	r3, [r4, #16]
 8006a14:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d09c      	beq.n	8006956 <_printf_float+0xaa>
 8006a1c:	232d      	movs	r3, #45	; 0x2d
 8006a1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a22:	e798      	b.n	8006956 <_printf_float+0xaa>
 8006a24:	9a06      	ldr	r2, [sp, #24]
 8006a26:	2a47      	cmp	r2, #71	; 0x47
 8006a28:	d1be      	bne.n	80069a8 <_printf_float+0xfc>
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d1bc      	bne.n	80069a8 <_printf_float+0xfc>
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e7b9      	b.n	80069a6 <_printf_float+0xfa>
 8006a32:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006a36:	d118      	bne.n	8006a6a <_printf_float+0x1be>
 8006a38:	2900      	cmp	r1, #0
 8006a3a:	6863      	ldr	r3, [r4, #4]
 8006a3c:	dd0b      	ble.n	8006a56 <_printf_float+0x1aa>
 8006a3e:	6121      	str	r1, [r4, #16]
 8006a40:	b913      	cbnz	r3, 8006a48 <_printf_float+0x19c>
 8006a42:	6822      	ldr	r2, [r4, #0]
 8006a44:	07d0      	lsls	r0, r2, #31
 8006a46:	d502      	bpl.n	8006a4e <_printf_float+0x1a2>
 8006a48:	3301      	adds	r3, #1
 8006a4a:	440b      	add	r3, r1
 8006a4c:	6123      	str	r3, [r4, #16]
 8006a4e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006a50:	f04f 0900 	mov.w	r9, #0
 8006a54:	e7de      	b.n	8006a14 <_printf_float+0x168>
 8006a56:	b913      	cbnz	r3, 8006a5e <_printf_float+0x1b2>
 8006a58:	6822      	ldr	r2, [r4, #0]
 8006a5a:	07d2      	lsls	r2, r2, #31
 8006a5c:	d501      	bpl.n	8006a62 <_printf_float+0x1b6>
 8006a5e:	3302      	adds	r3, #2
 8006a60:	e7f4      	b.n	8006a4c <_printf_float+0x1a0>
 8006a62:	2301      	movs	r3, #1
 8006a64:	e7f2      	b.n	8006a4c <_printf_float+0x1a0>
 8006a66:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006a6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a6c:	4299      	cmp	r1, r3
 8006a6e:	db05      	blt.n	8006a7c <_printf_float+0x1d0>
 8006a70:	6823      	ldr	r3, [r4, #0]
 8006a72:	6121      	str	r1, [r4, #16]
 8006a74:	07d8      	lsls	r0, r3, #31
 8006a76:	d5ea      	bpl.n	8006a4e <_printf_float+0x1a2>
 8006a78:	1c4b      	adds	r3, r1, #1
 8006a7a:	e7e7      	b.n	8006a4c <_printf_float+0x1a0>
 8006a7c:	2900      	cmp	r1, #0
 8006a7e:	bfd4      	ite	le
 8006a80:	f1c1 0202 	rsble	r2, r1, #2
 8006a84:	2201      	movgt	r2, #1
 8006a86:	4413      	add	r3, r2
 8006a88:	e7e0      	b.n	8006a4c <_printf_float+0x1a0>
 8006a8a:	6823      	ldr	r3, [r4, #0]
 8006a8c:	055a      	lsls	r2, r3, #21
 8006a8e:	d407      	bmi.n	8006aa0 <_printf_float+0x1f4>
 8006a90:	6923      	ldr	r3, [r4, #16]
 8006a92:	4642      	mov	r2, r8
 8006a94:	4631      	mov	r1, r6
 8006a96:	4628      	mov	r0, r5
 8006a98:	47b8      	blx	r7
 8006a9a:	3001      	adds	r0, #1
 8006a9c:	d12c      	bne.n	8006af8 <_printf_float+0x24c>
 8006a9e:	e764      	b.n	800696a <_printf_float+0xbe>
 8006aa0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006aa4:	f240 80e0 	bls.w	8006c68 <_printf_float+0x3bc>
 8006aa8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006aac:	2200      	movs	r2, #0
 8006aae:	2300      	movs	r3, #0
 8006ab0:	f7fa f832 	bl	8000b18 <__aeabi_dcmpeq>
 8006ab4:	2800      	cmp	r0, #0
 8006ab6:	d034      	beq.n	8006b22 <_printf_float+0x276>
 8006ab8:	4a37      	ldr	r2, [pc, #220]	; (8006b98 <_printf_float+0x2ec>)
 8006aba:	2301      	movs	r3, #1
 8006abc:	4631      	mov	r1, r6
 8006abe:	4628      	mov	r0, r5
 8006ac0:	47b8      	blx	r7
 8006ac2:	3001      	adds	r0, #1
 8006ac4:	f43f af51 	beq.w	800696a <_printf_float+0xbe>
 8006ac8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006acc:	429a      	cmp	r2, r3
 8006ace:	db02      	blt.n	8006ad6 <_printf_float+0x22a>
 8006ad0:	6823      	ldr	r3, [r4, #0]
 8006ad2:	07d8      	lsls	r0, r3, #31
 8006ad4:	d510      	bpl.n	8006af8 <_printf_float+0x24c>
 8006ad6:	ee18 3a10 	vmov	r3, s16
 8006ada:	4652      	mov	r2, sl
 8006adc:	4631      	mov	r1, r6
 8006ade:	4628      	mov	r0, r5
 8006ae0:	47b8      	blx	r7
 8006ae2:	3001      	adds	r0, #1
 8006ae4:	f43f af41 	beq.w	800696a <_printf_float+0xbe>
 8006ae8:	f04f 0800 	mov.w	r8, #0
 8006aec:	f104 091a 	add.w	r9, r4, #26
 8006af0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006af2:	3b01      	subs	r3, #1
 8006af4:	4543      	cmp	r3, r8
 8006af6:	dc09      	bgt.n	8006b0c <_printf_float+0x260>
 8006af8:	6823      	ldr	r3, [r4, #0]
 8006afa:	079b      	lsls	r3, r3, #30
 8006afc:	f100 8107 	bmi.w	8006d0e <_printf_float+0x462>
 8006b00:	68e0      	ldr	r0, [r4, #12]
 8006b02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b04:	4298      	cmp	r0, r3
 8006b06:	bfb8      	it	lt
 8006b08:	4618      	movlt	r0, r3
 8006b0a:	e730      	b.n	800696e <_printf_float+0xc2>
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	464a      	mov	r2, r9
 8006b10:	4631      	mov	r1, r6
 8006b12:	4628      	mov	r0, r5
 8006b14:	47b8      	blx	r7
 8006b16:	3001      	adds	r0, #1
 8006b18:	f43f af27 	beq.w	800696a <_printf_float+0xbe>
 8006b1c:	f108 0801 	add.w	r8, r8, #1
 8006b20:	e7e6      	b.n	8006af0 <_printf_float+0x244>
 8006b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	dc39      	bgt.n	8006b9c <_printf_float+0x2f0>
 8006b28:	4a1b      	ldr	r2, [pc, #108]	; (8006b98 <_printf_float+0x2ec>)
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	4631      	mov	r1, r6
 8006b2e:	4628      	mov	r0, r5
 8006b30:	47b8      	blx	r7
 8006b32:	3001      	adds	r0, #1
 8006b34:	f43f af19 	beq.w	800696a <_printf_float+0xbe>
 8006b38:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	d102      	bne.n	8006b46 <_printf_float+0x29a>
 8006b40:	6823      	ldr	r3, [r4, #0]
 8006b42:	07d9      	lsls	r1, r3, #31
 8006b44:	d5d8      	bpl.n	8006af8 <_printf_float+0x24c>
 8006b46:	ee18 3a10 	vmov	r3, s16
 8006b4a:	4652      	mov	r2, sl
 8006b4c:	4631      	mov	r1, r6
 8006b4e:	4628      	mov	r0, r5
 8006b50:	47b8      	blx	r7
 8006b52:	3001      	adds	r0, #1
 8006b54:	f43f af09 	beq.w	800696a <_printf_float+0xbe>
 8006b58:	f04f 0900 	mov.w	r9, #0
 8006b5c:	f104 0a1a 	add.w	sl, r4, #26
 8006b60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b62:	425b      	negs	r3, r3
 8006b64:	454b      	cmp	r3, r9
 8006b66:	dc01      	bgt.n	8006b6c <_printf_float+0x2c0>
 8006b68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b6a:	e792      	b.n	8006a92 <_printf_float+0x1e6>
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	4652      	mov	r2, sl
 8006b70:	4631      	mov	r1, r6
 8006b72:	4628      	mov	r0, r5
 8006b74:	47b8      	blx	r7
 8006b76:	3001      	adds	r0, #1
 8006b78:	f43f aef7 	beq.w	800696a <_printf_float+0xbe>
 8006b7c:	f109 0901 	add.w	r9, r9, #1
 8006b80:	e7ee      	b.n	8006b60 <_printf_float+0x2b4>
 8006b82:	bf00      	nop
 8006b84:	7fefffff 	.word	0x7fefffff
 8006b88:	08009140 	.word	0x08009140
 8006b8c:	08009144 	.word	0x08009144
 8006b90:	08009148 	.word	0x08009148
 8006b94:	0800914c 	.word	0x0800914c
 8006b98:	08009150 	.word	0x08009150
 8006b9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	bfa8      	it	ge
 8006ba4:	461a      	movge	r2, r3
 8006ba6:	2a00      	cmp	r2, #0
 8006ba8:	4691      	mov	r9, r2
 8006baa:	dc37      	bgt.n	8006c1c <_printf_float+0x370>
 8006bac:	f04f 0b00 	mov.w	fp, #0
 8006bb0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006bb4:	f104 021a 	add.w	r2, r4, #26
 8006bb8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006bba:	9305      	str	r3, [sp, #20]
 8006bbc:	eba3 0309 	sub.w	r3, r3, r9
 8006bc0:	455b      	cmp	r3, fp
 8006bc2:	dc33      	bgt.n	8006c2c <_printf_float+0x380>
 8006bc4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	db3b      	blt.n	8006c44 <_printf_float+0x398>
 8006bcc:	6823      	ldr	r3, [r4, #0]
 8006bce:	07da      	lsls	r2, r3, #31
 8006bd0:	d438      	bmi.n	8006c44 <_printf_float+0x398>
 8006bd2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006bd6:	eba2 0903 	sub.w	r9, r2, r3
 8006bda:	9b05      	ldr	r3, [sp, #20]
 8006bdc:	1ad2      	subs	r2, r2, r3
 8006bde:	4591      	cmp	r9, r2
 8006be0:	bfa8      	it	ge
 8006be2:	4691      	movge	r9, r2
 8006be4:	f1b9 0f00 	cmp.w	r9, #0
 8006be8:	dc35      	bgt.n	8006c56 <_printf_float+0x3aa>
 8006bea:	f04f 0800 	mov.w	r8, #0
 8006bee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006bf2:	f104 0a1a 	add.w	sl, r4, #26
 8006bf6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bfa:	1a9b      	subs	r3, r3, r2
 8006bfc:	eba3 0309 	sub.w	r3, r3, r9
 8006c00:	4543      	cmp	r3, r8
 8006c02:	f77f af79 	ble.w	8006af8 <_printf_float+0x24c>
 8006c06:	2301      	movs	r3, #1
 8006c08:	4652      	mov	r2, sl
 8006c0a:	4631      	mov	r1, r6
 8006c0c:	4628      	mov	r0, r5
 8006c0e:	47b8      	blx	r7
 8006c10:	3001      	adds	r0, #1
 8006c12:	f43f aeaa 	beq.w	800696a <_printf_float+0xbe>
 8006c16:	f108 0801 	add.w	r8, r8, #1
 8006c1a:	e7ec      	b.n	8006bf6 <_printf_float+0x34a>
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	4631      	mov	r1, r6
 8006c20:	4642      	mov	r2, r8
 8006c22:	4628      	mov	r0, r5
 8006c24:	47b8      	blx	r7
 8006c26:	3001      	adds	r0, #1
 8006c28:	d1c0      	bne.n	8006bac <_printf_float+0x300>
 8006c2a:	e69e      	b.n	800696a <_printf_float+0xbe>
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	4631      	mov	r1, r6
 8006c30:	4628      	mov	r0, r5
 8006c32:	9205      	str	r2, [sp, #20]
 8006c34:	47b8      	blx	r7
 8006c36:	3001      	adds	r0, #1
 8006c38:	f43f ae97 	beq.w	800696a <_printf_float+0xbe>
 8006c3c:	9a05      	ldr	r2, [sp, #20]
 8006c3e:	f10b 0b01 	add.w	fp, fp, #1
 8006c42:	e7b9      	b.n	8006bb8 <_printf_float+0x30c>
 8006c44:	ee18 3a10 	vmov	r3, s16
 8006c48:	4652      	mov	r2, sl
 8006c4a:	4631      	mov	r1, r6
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	47b8      	blx	r7
 8006c50:	3001      	adds	r0, #1
 8006c52:	d1be      	bne.n	8006bd2 <_printf_float+0x326>
 8006c54:	e689      	b.n	800696a <_printf_float+0xbe>
 8006c56:	9a05      	ldr	r2, [sp, #20]
 8006c58:	464b      	mov	r3, r9
 8006c5a:	4442      	add	r2, r8
 8006c5c:	4631      	mov	r1, r6
 8006c5e:	4628      	mov	r0, r5
 8006c60:	47b8      	blx	r7
 8006c62:	3001      	adds	r0, #1
 8006c64:	d1c1      	bne.n	8006bea <_printf_float+0x33e>
 8006c66:	e680      	b.n	800696a <_printf_float+0xbe>
 8006c68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c6a:	2a01      	cmp	r2, #1
 8006c6c:	dc01      	bgt.n	8006c72 <_printf_float+0x3c6>
 8006c6e:	07db      	lsls	r3, r3, #31
 8006c70:	d53a      	bpl.n	8006ce8 <_printf_float+0x43c>
 8006c72:	2301      	movs	r3, #1
 8006c74:	4642      	mov	r2, r8
 8006c76:	4631      	mov	r1, r6
 8006c78:	4628      	mov	r0, r5
 8006c7a:	47b8      	blx	r7
 8006c7c:	3001      	adds	r0, #1
 8006c7e:	f43f ae74 	beq.w	800696a <_printf_float+0xbe>
 8006c82:	ee18 3a10 	vmov	r3, s16
 8006c86:	4652      	mov	r2, sl
 8006c88:	4631      	mov	r1, r6
 8006c8a:	4628      	mov	r0, r5
 8006c8c:	47b8      	blx	r7
 8006c8e:	3001      	adds	r0, #1
 8006c90:	f43f ae6b 	beq.w	800696a <_printf_float+0xbe>
 8006c94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c98:	2200      	movs	r2, #0
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006ca0:	f7f9 ff3a 	bl	8000b18 <__aeabi_dcmpeq>
 8006ca4:	b9d8      	cbnz	r0, 8006cde <_printf_float+0x432>
 8006ca6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006caa:	f108 0201 	add.w	r2, r8, #1
 8006cae:	4631      	mov	r1, r6
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	47b8      	blx	r7
 8006cb4:	3001      	adds	r0, #1
 8006cb6:	d10e      	bne.n	8006cd6 <_printf_float+0x42a>
 8006cb8:	e657      	b.n	800696a <_printf_float+0xbe>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	4652      	mov	r2, sl
 8006cbe:	4631      	mov	r1, r6
 8006cc0:	4628      	mov	r0, r5
 8006cc2:	47b8      	blx	r7
 8006cc4:	3001      	adds	r0, #1
 8006cc6:	f43f ae50 	beq.w	800696a <_printf_float+0xbe>
 8006cca:	f108 0801 	add.w	r8, r8, #1
 8006cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cd0:	3b01      	subs	r3, #1
 8006cd2:	4543      	cmp	r3, r8
 8006cd4:	dcf1      	bgt.n	8006cba <_printf_float+0x40e>
 8006cd6:	464b      	mov	r3, r9
 8006cd8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006cdc:	e6da      	b.n	8006a94 <_printf_float+0x1e8>
 8006cde:	f04f 0800 	mov.w	r8, #0
 8006ce2:	f104 0a1a 	add.w	sl, r4, #26
 8006ce6:	e7f2      	b.n	8006cce <_printf_float+0x422>
 8006ce8:	2301      	movs	r3, #1
 8006cea:	4642      	mov	r2, r8
 8006cec:	e7df      	b.n	8006cae <_printf_float+0x402>
 8006cee:	2301      	movs	r3, #1
 8006cf0:	464a      	mov	r2, r9
 8006cf2:	4631      	mov	r1, r6
 8006cf4:	4628      	mov	r0, r5
 8006cf6:	47b8      	blx	r7
 8006cf8:	3001      	adds	r0, #1
 8006cfa:	f43f ae36 	beq.w	800696a <_printf_float+0xbe>
 8006cfe:	f108 0801 	add.w	r8, r8, #1
 8006d02:	68e3      	ldr	r3, [r4, #12]
 8006d04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d06:	1a5b      	subs	r3, r3, r1
 8006d08:	4543      	cmp	r3, r8
 8006d0a:	dcf0      	bgt.n	8006cee <_printf_float+0x442>
 8006d0c:	e6f8      	b.n	8006b00 <_printf_float+0x254>
 8006d0e:	f04f 0800 	mov.w	r8, #0
 8006d12:	f104 0919 	add.w	r9, r4, #25
 8006d16:	e7f4      	b.n	8006d02 <_printf_float+0x456>

08006d18 <_printf_common>:
 8006d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d1c:	4616      	mov	r6, r2
 8006d1e:	4699      	mov	r9, r3
 8006d20:	688a      	ldr	r2, [r1, #8]
 8006d22:	690b      	ldr	r3, [r1, #16]
 8006d24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	bfb8      	it	lt
 8006d2c:	4613      	movlt	r3, r2
 8006d2e:	6033      	str	r3, [r6, #0]
 8006d30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d34:	4607      	mov	r7, r0
 8006d36:	460c      	mov	r4, r1
 8006d38:	b10a      	cbz	r2, 8006d3e <_printf_common+0x26>
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	6033      	str	r3, [r6, #0]
 8006d3e:	6823      	ldr	r3, [r4, #0]
 8006d40:	0699      	lsls	r1, r3, #26
 8006d42:	bf42      	ittt	mi
 8006d44:	6833      	ldrmi	r3, [r6, #0]
 8006d46:	3302      	addmi	r3, #2
 8006d48:	6033      	strmi	r3, [r6, #0]
 8006d4a:	6825      	ldr	r5, [r4, #0]
 8006d4c:	f015 0506 	ands.w	r5, r5, #6
 8006d50:	d106      	bne.n	8006d60 <_printf_common+0x48>
 8006d52:	f104 0a19 	add.w	sl, r4, #25
 8006d56:	68e3      	ldr	r3, [r4, #12]
 8006d58:	6832      	ldr	r2, [r6, #0]
 8006d5a:	1a9b      	subs	r3, r3, r2
 8006d5c:	42ab      	cmp	r3, r5
 8006d5e:	dc26      	bgt.n	8006dae <_printf_common+0x96>
 8006d60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d64:	1e13      	subs	r3, r2, #0
 8006d66:	6822      	ldr	r2, [r4, #0]
 8006d68:	bf18      	it	ne
 8006d6a:	2301      	movne	r3, #1
 8006d6c:	0692      	lsls	r2, r2, #26
 8006d6e:	d42b      	bmi.n	8006dc8 <_printf_common+0xb0>
 8006d70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d74:	4649      	mov	r1, r9
 8006d76:	4638      	mov	r0, r7
 8006d78:	47c0      	blx	r8
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	d01e      	beq.n	8006dbc <_printf_common+0xa4>
 8006d7e:	6823      	ldr	r3, [r4, #0]
 8006d80:	6922      	ldr	r2, [r4, #16]
 8006d82:	f003 0306 	and.w	r3, r3, #6
 8006d86:	2b04      	cmp	r3, #4
 8006d88:	bf02      	ittt	eq
 8006d8a:	68e5      	ldreq	r5, [r4, #12]
 8006d8c:	6833      	ldreq	r3, [r6, #0]
 8006d8e:	1aed      	subeq	r5, r5, r3
 8006d90:	68a3      	ldr	r3, [r4, #8]
 8006d92:	bf0c      	ite	eq
 8006d94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d98:	2500      	movne	r5, #0
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	bfc4      	itt	gt
 8006d9e:	1a9b      	subgt	r3, r3, r2
 8006da0:	18ed      	addgt	r5, r5, r3
 8006da2:	2600      	movs	r6, #0
 8006da4:	341a      	adds	r4, #26
 8006da6:	42b5      	cmp	r5, r6
 8006da8:	d11a      	bne.n	8006de0 <_printf_common+0xc8>
 8006daa:	2000      	movs	r0, #0
 8006dac:	e008      	b.n	8006dc0 <_printf_common+0xa8>
 8006dae:	2301      	movs	r3, #1
 8006db0:	4652      	mov	r2, sl
 8006db2:	4649      	mov	r1, r9
 8006db4:	4638      	mov	r0, r7
 8006db6:	47c0      	blx	r8
 8006db8:	3001      	adds	r0, #1
 8006dba:	d103      	bne.n	8006dc4 <_printf_common+0xac>
 8006dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8006dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dc4:	3501      	adds	r5, #1
 8006dc6:	e7c6      	b.n	8006d56 <_printf_common+0x3e>
 8006dc8:	18e1      	adds	r1, r4, r3
 8006dca:	1c5a      	adds	r2, r3, #1
 8006dcc:	2030      	movs	r0, #48	; 0x30
 8006dce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006dd2:	4422      	add	r2, r4
 8006dd4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006dd8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ddc:	3302      	adds	r3, #2
 8006dde:	e7c7      	b.n	8006d70 <_printf_common+0x58>
 8006de0:	2301      	movs	r3, #1
 8006de2:	4622      	mov	r2, r4
 8006de4:	4649      	mov	r1, r9
 8006de6:	4638      	mov	r0, r7
 8006de8:	47c0      	blx	r8
 8006dea:	3001      	adds	r0, #1
 8006dec:	d0e6      	beq.n	8006dbc <_printf_common+0xa4>
 8006dee:	3601      	adds	r6, #1
 8006df0:	e7d9      	b.n	8006da6 <_printf_common+0x8e>
	...

08006df4 <_printf_i>:
 8006df4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006df8:	7e0f      	ldrb	r7, [r1, #24]
 8006dfa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006dfc:	2f78      	cmp	r7, #120	; 0x78
 8006dfe:	4691      	mov	r9, r2
 8006e00:	4680      	mov	r8, r0
 8006e02:	460c      	mov	r4, r1
 8006e04:	469a      	mov	sl, r3
 8006e06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006e0a:	d807      	bhi.n	8006e1c <_printf_i+0x28>
 8006e0c:	2f62      	cmp	r7, #98	; 0x62
 8006e0e:	d80a      	bhi.n	8006e26 <_printf_i+0x32>
 8006e10:	2f00      	cmp	r7, #0
 8006e12:	f000 80d4 	beq.w	8006fbe <_printf_i+0x1ca>
 8006e16:	2f58      	cmp	r7, #88	; 0x58
 8006e18:	f000 80c0 	beq.w	8006f9c <_printf_i+0x1a8>
 8006e1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006e24:	e03a      	b.n	8006e9c <_printf_i+0xa8>
 8006e26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006e2a:	2b15      	cmp	r3, #21
 8006e2c:	d8f6      	bhi.n	8006e1c <_printf_i+0x28>
 8006e2e:	a101      	add	r1, pc, #4	; (adr r1, 8006e34 <_printf_i+0x40>)
 8006e30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e34:	08006e8d 	.word	0x08006e8d
 8006e38:	08006ea1 	.word	0x08006ea1
 8006e3c:	08006e1d 	.word	0x08006e1d
 8006e40:	08006e1d 	.word	0x08006e1d
 8006e44:	08006e1d 	.word	0x08006e1d
 8006e48:	08006e1d 	.word	0x08006e1d
 8006e4c:	08006ea1 	.word	0x08006ea1
 8006e50:	08006e1d 	.word	0x08006e1d
 8006e54:	08006e1d 	.word	0x08006e1d
 8006e58:	08006e1d 	.word	0x08006e1d
 8006e5c:	08006e1d 	.word	0x08006e1d
 8006e60:	08006fa5 	.word	0x08006fa5
 8006e64:	08006ecd 	.word	0x08006ecd
 8006e68:	08006f5f 	.word	0x08006f5f
 8006e6c:	08006e1d 	.word	0x08006e1d
 8006e70:	08006e1d 	.word	0x08006e1d
 8006e74:	08006fc7 	.word	0x08006fc7
 8006e78:	08006e1d 	.word	0x08006e1d
 8006e7c:	08006ecd 	.word	0x08006ecd
 8006e80:	08006e1d 	.word	0x08006e1d
 8006e84:	08006e1d 	.word	0x08006e1d
 8006e88:	08006f67 	.word	0x08006f67
 8006e8c:	682b      	ldr	r3, [r5, #0]
 8006e8e:	1d1a      	adds	r2, r3, #4
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	602a      	str	r2, [r5, #0]
 8006e94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e09f      	b.n	8006fe0 <_printf_i+0x1ec>
 8006ea0:	6820      	ldr	r0, [r4, #0]
 8006ea2:	682b      	ldr	r3, [r5, #0]
 8006ea4:	0607      	lsls	r7, r0, #24
 8006ea6:	f103 0104 	add.w	r1, r3, #4
 8006eaa:	6029      	str	r1, [r5, #0]
 8006eac:	d501      	bpl.n	8006eb2 <_printf_i+0xbe>
 8006eae:	681e      	ldr	r6, [r3, #0]
 8006eb0:	e003      	b.n	8006eba <_printf_i+0xc6>
 8006eb2:	0646      	lsls	r6, r0, #25
 8006eb4:	d5fb      	bpl.n	8006eae <_printf_i+0xba>
 8006eb6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006eba:	2e00      	cmp	r6, #0
 8006ebc:	da03      	bge.n	8006ec6 <_printf_i+0xd2>
 8006ebe:	232d      	movs	r3, #45	; 0x2d
 8006ec0:	4276      	negs	r6, r6
 8006ec2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ec6:	485a      	ldr	r0, [pc, #360]	; (8007030 <_printf_i+0x23c>)
 8006ec8:	230a      	movs	r3, #10
 8006eca:	e012      	b.n	8006ef2 <_printf_i+0xfe>
 8006ecc:	682b      	ldr	r3, [r5, #0]
 8006ece:	6820      	ldr	r0, [r4, #0]
 8006ed0:	1d19      	adds	r1, r3, #4
 8006ed2:	6029      	str	r1, [r5, #0]
 8006ed4:	0605      	lsls	r5, r0, #24
 8006ed6:	d501      	bpl.n	8006edc <_printf_i+0xe8>
 8006ed8:	681e      	ldr	r6, [r3, #0]
 8006eda:	e002      	b.n	8006ee2 <_printf_i+0xee>
 8006edc:	0641      	lsls	r1, r0, #25
 8006ede:	d5fb      	bpl.n	8006ed8 <_printf_i+0xe4>
 8006ee0:	881e      	ldrh	r6, [r3, #0]
 8006ee2:	4853      	ldr	r0, [pc, #332]	; (8007030 <_printf_i+0x23c>)
 8006ee4:	2f6f      	cmp	r7, #111	; 0x6f
 8006ee6:	bf0c      	ite	eq
 8006ee8:	2308      	moveq	r3, #8
 8006eea:	230a      	movne	r3, #10
 8006eec:	2100      	movs	r1, #0
 8006eee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ef2:	6865      	ldr	r5, [r4, #4]
 8006ef4:	60a5      	str	r5, [r4, #8]
 8006ef6:	2d00      	cmp	r5, #0
 8006ef8:	bfa2      	ittt	ge
 8006efa:	6821      	ldrge	r1, [r4, #0]
 8006efc:	f021 0104 	bicge.w	r1, r1, #4
 8006f00:	6021      	strge	r1, [r4, #0]
 8006f02:	b90e      	cbnz	r6, 8006f08 <_printf_i+0x114>
 8006f04:	2d00      	cmp	r5, #0
 8006f06:	d04b      	beq.n	8006fa0 <_printf_i+0x1ac>
 8006f08:	4615      	mov	r5, r2
 8006f0a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006f0e:	fb03 6711 	mls	r7, r3, r1, r6
 8006f12:	5dc7      	ldrb	r7, [r0, r7]
 8006f14:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006f18:	4637      	mov	r7, r6
 8006f1a:	42bb      	cmp	r3, r7
 8006f1c:	460e      	mov	r6, r1
 8006f1e:	d9f4      	bls.n	8006f0a <_printf_i+0x116>
 8006f20:	2b08      	cmp	r3, #8
 8006f22:	d10b      	bne.n	8006f3c <_printf_i+0x148>
 8006f24:	6823      	ldr	r3, [r4, #0]
 8006f26:	07de      	lsls	r6, r3, #31
 8006f28:	d508      	bpl.n	8006f3c <_printf_i+0x148>
 8006f2a:	6923      	ldr	r3, [r4, #16]
 8006f2c:	6861      	ldr	r1, [r4, #4]
 8006f2e:	4299      	cmp	r1, r3
 8006f30:	bfde      	ittt	le
 8006f32:	2330      	movle	r3, #48	; 0x30
 8006f34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006f38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006f3c:	1b52      	subs	r2, r2, r5
 8006f3e:	6122      	str	r2, [r4, #16]
 8006f40:	f8cd a000 	str.w	sl, [sp]
 8006f44:	464b      	mov	r3, r9
 8006f46:	aa03      	add	r2, sp, #12
 8006f48:	4621      	mov	r1, r4
 8006f4a:	4640      	mov	r0, r8
 8006f4c:	f7ff fee4 	bl	8006d18 <_printf_common>
 8006f50:	3001      	adds	r0, #1
 8006f52:	d14a      	bne.n	8006fea <_printf_i+0x1f6>
 8006f54:	f04f 30ff 	mov.w	r0, #4294967295
 8006f58:	b004      	add	sp, #16
 8006f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f5e:	6823      	ldr	r3, [r4, #0]
 8006f60:	f043 0320 	orr.w	r3, r3, #32
 8006f64:	6023      	str	r3, [r4, #0]
 8006f66:	4833      	ldr	r0, [pc, #204]	; (8007034 <_printf_i+0x240>)
 8006f68:	2778      	movs	r7, #120	; 0x78
 8006f6a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006f6e:	6823      	ldr	r3, [r4, #0]
 8006f70:	6829      	ldr	r1, [r5, #0]
 8006f72:	061f      	lsls	r7, r3, #24
 8006f74:	f851 6b04 	ldr.w	r6, [r1], #4
 8006f78:	d402      	bmi.n	8006f80 <_printf_i+0x18c>
 8006f7a:	065f      	lsls	r7, r3, #25
 8006f7c:	bf48      	it	mi
 8006f7e:	b2b6      	uxthmi	r6, r6
 8006f80:	07df      	lsls	r7, r3, #31
 8006f82:	bf48      	it	mi
 8006f84:	f043 0320 	orrmi.w	r3, r3, #32
 8006f88:	6029      	str	r1, [r5, #0]
 8006f8a:	bf48      	it	mi
 8006f8c:	6023      	strmi	r3, [r4, #0]
 8006f8e:	b91e      	cbnz	r6, 8006f98 <_printf_i+0x1a4>
 8006f90:	6823      	ldr	r3, [r4, #0]
 8006f92:	f023 0320 	bic.w	r3, r3, #32
 8006f96:	6023      	str	r3, [r4, #0]
 8006f98:	2310      	movs	r3, #16
 8006f9a:	e7a7      	b.n	8006eec <_printf_i+0xf8>
 8006f9c:	4824      	ldr	r0, [pc, #144]	; (8007030 <_printf_i+0x23c>)
 8006f9e:	e7e4      	b.n	8006f6a <_printf_i+0x176>
 8006fa0:	4615      	mov	r5, r2
 8006fa2:	e7bd      	b.n	8006f20 <_printf_i+0x12c>
 8006fa4:	682b      	ldr	r3, [r5, #0]
 8006fa6:	6826      	ldr	r6, [r4, #0]
 8006fa8:	6961      	ldr	r1, [r4, #20]
 8006faa:	1d18      	adds	r0, r3, #4
 8006fac:	6028      	str	r0, [r5, #0]
 8006fae:	0635      	lsls	r5, r6, #24
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	d501      	bpl.n	8006fb8 <_printf_i+0x1c4>
 8006fb4:	6019      	str	r1, [r3, #0]
 8006fb6:	e002      	b.n	8006fbe <_printf_i+0x1ca>
 8006fb8:	0670      	lsls	r0, r6, #25
 8006fba:	d5fb      	bpl.n	8006fb4 <_printf_i+0x1c0>
 8006fbc:	8019      	strh	r1, [r3, #0]
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	6123      	str	r3, [r4, #16]
 8006fc2:	4615      	mov	r5, r2
 8006fc4:	e7bc      	b.n	8006f40 <_printf_i+0x14c>
 8006fc6:	682b      	ldr	r3, [r5, #0]
 8006fc8:	1d1a      	adds	r2, r3, #4
 8006fca:	602a      	str	r2, [r5, #0]
 8006fcc:	681d      	ldr	r5, [r3, #0]
 8006fce:	6862      	ldr	r2, [r4, #4]
 8006fd0:	2100      	movs	r1, #0
 8006fd2:	4628      	mov	r0, r5
 8006fd4:	f7f9 f924 	bl	8000220 <memchr>
 8006fd8:	b108      	cbz	r0, 8006fde <_printf_i+0x1ea>
 8006fda:	1b40      	subs	r0, r0, r5
 8006fdc:	6060      	str	r0, [r4, #4]
 8006fde:	6863      	ldr	r3, [r4, #4]
 8006fe0:	6123      	str	r3, [r4, #16]
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fe8:	e7aa      	b.n	8006f40 <_printf_i+0x14c>
 8006fea:	6923      	ldr	r3, [r4, #16]
 8006fec:	462a      	mov	r2, r5
 8006fee:	4649      	mov	r1, r9
 8006ff0:	4640      	mov	r0, r8
 8006ff2:	47d0      	blx	sl
 8006ff4:	3001      	adds	r0, #1
 8006ff6:	d0ad      	beq.n	8006f54 <_printf_i+0x160>
 8006ff8:	6823      	ldr	r3, [r4, #0]
 8006ffa:	079b      	lsls	r3, r3, #30
 8006ffc:	d413      	bmi.n	8007026 <_printf_i+0x232>
 8006ffe:	68e0      	ldr	r0, [r4, #12]
 8007000:	9b03      	ldr	r3, [sp, #12]
 8007002:	4298      	cmp	r0, r3
 8007004:	bfb8      	it	lt
 8007006:	4618      	movlt	r0, r3
 8007008:	e7a6      	b.n	8006f58 <_printf_i+0x164>
 800700a:	2301      	movs	r3, #1
 800700c:	4632      	mov	r2, r6
 800700e:	4649      	mov	r1, r9
 8007010:	4640      	mov	r0, r8
 8007012:	47d0      	blx	sl
 8007014:	3001      	adds	r0, #1
 8007016:	d09d      	beq.n	8006f54 <_printf_i+0x160>
 8007018:	3501      	adds	r5, #1
 800701a:	68e3      	ldr	r3, [r4, #12]
 800701c:	9903      	ldr	r1, [sp, #12]
 800701e:	1a5b      	subs	r3, r3, r1
 8007020:	42ab      	cmp	r3, r5
 8007022:	dcf2      	bgt.n	800700a <_printf_i+0x216>
 8007024:	e7eb      	b.n	8006ffe <_printf_i+0x20a>
 8007026:	2500      	movs	r5, #0
 8007028:	f104 0619 	add.w	r6, r4, #25
 800702c:	e7f5      	b.n	800701a <_printf_i+0x226>
 800702e:	bf00      	nop
 8007030:	08009152 	.word	0x08009152
 8007034:	08009163 	.word	0x08009163

08007038 <std>:
 8007038:	2300      	movs	r3, #0
 800703a:	b510      	push	{r4, lr}
 800703c:	4604      	mov	r4, r0
 800703e:	e9c0 3300 	strd	r3, r3, [r0]
 8007042:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007046:	6083      	str	r3, [r0, #8]
 8007048:	8181      	strh	r1, [r0, #12]
 800704a:	6643      	str	r3, [r0, #100]	; 0x64
 800704c:	81c2      	strh	r2, [r0, #14]
 800704e:	6183      	str	r3, [r0, #24]
 8007050:	4619      	mov	r1, r3
 8007052:	2208      	movs	r2, #8
 8007054:	305c      	adds	r0, #92	; 0x5c
 8007056:	f000 f8f4 	bl	8007242 <memset>
 800705a:	4b0d      	ldr	r3, [pc, #52]	; (8007090 <std+0x58>)
 800705c:	6263      	str	r3, [r4, #36]	; 0x24
 800705e:	4b0d      	ldr	r3, [pc, #52]	; (8007094 <std+0x5c>)
 8007060:	62a3      	str	r3, [r4, #40]	; 0x28
 8007062:	4b0d      	ldr	r3, [pc, #52]	; (8007098 <std+0x60>)
 8007064:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007066:	4b0d      	ldr	r3, [pc, #52]	; (800709c <std+0x64>)
 8007068:	6323      	str	r3, [r4, #48]	; 0x30
 800706a:	4b0d      	ldr	r3, [pc, #52]	; (80070a0 <std+0x68>)
 800706c:	6224      	str	r4, [r4, #32]
 800706e:	429c      	cmp	r4, r3
 8007070:	d006      	beq.n	8007080 <std+0x48>
 8007072:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007076:	4294      	cmp	r4, r2
 8007078:	d002      	beq.n	8007080 <std+0x48>
 800707a:	33d0      	adds	r3, #208	; 0xd0
 800707c:	429c      	cmp	r4, r3
 800707e:	d105      	bne.n	800708c <std+0x54>
 8007080:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007088:	f000 b958 	b.w	800733c <__retarget_lock_init_recursive>
 800708c:	bd10      	pop	{r4, pc}
 800708e:	bf00      	nop
 8007090:	080071bd 	.word	0x080071bd
 8007094:	080071df 	.word	0x080071df
 8007098:	08007217 	.word	0x08007217
 800709c:	0800723b 	.word	0x0800723b
 80070a0:	2000065c 	.word	0x2000065c

080070a4 <stdio_exit_handler>:
 80070a4:	4a02      	ldr	r2, [pc, #8]	; (80070b0 <stdio_exit_handler+0xc>)
 80070a6:	4903      	ldr	r1, [pc, #12]	; (80070b4 <stdio_exit_handler+0x10>)
 80070a8:	4803      	ldr	r0, [pc, #12]	; (80070b8 <stdio_exit_handler+0x14>)
 80070aa:	f000 b869 	b.w	8007180 <_fwalk_sglue>
 80070ae:	bf00      	nop
 80070b0:	2000002c 	.word	0x2000002c
 80070b4:	08008a59 	.word	0x08008a59
 80070b8:	20000038 	.word	0x20000038

080070bc <cleanup_stdio>:
 80070bc:	6841      	ldr	r1, [r0, #4]
 80070be:	4b0c      	ldr	r3, [pc, #48]	; (80070f0 <cleanup_stdio+0x34>)
 80070c0:	4299      	cmp	r1, r3
 80070c2:	b510      	push	{r4, lr}
 80070c4:	4604      	mov	r4, r0
 80070c6:	d001      	beq.n	80070cc <cleanup_stdio+0x10>
 80070c8:	f001 fcc6 	bl	8008a58 <_fflush_r>
 80070cc:	68a1      	ldr	r1, [r4, #8]
 80070ce:	4b09      	ldr	r3, [pc, #36]	; (80070f4 <cleanup_stdio+0x38>)
 80070d0:	4299      	cmp	r1, r3
 80070d2:	d002      	beq.n	80070da <cleanup_stdio+0x1e>
 80070d4:	4620      	mov	r0, r4
 80070d6:	f001 fcbf 	bl	8008a58 <_fflush_r>
 80070da:	68e1      	ldr	r1, [r4, #12]
 80070dc:	4b06      	ldr	r3, [pc, #24]	; (80070f8 <cleanup_stdio+0x3c>)
 80070de:	4299      	cmp	r1, r3
 80070e0:	d004      	beq.n	80070ec <cleanup_stdio+0x30>
 80070e2:	4620      	mov	r0, r4
 80070e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070e8:	f001 bcb6 	b.w	8008a58 <_fflush_r>
 80070ec:	bd10      	pop	{r4, pc}
 80070ee:	bf00      	nop
 80070f0:	2000065c 	.word	0x2000065c
 80070f4:	200006c4 	.word	0x200006c4
 80070f8:	2000072c 	.word	0x2000072c

080070fc <global_stdio_init.part.0>:
 80070fc:	b510      	push	{r4, lr}
 80070fe:	4b0b      	ldr	r3, [pc, #44]	; (800712c <global_stdio_init.part.0+0x30>)
 8007100:	4c0b      	ldr	r4, [pc, #44]	; (8007130 <global_stdio_init.part.0+0x34>)
 8007102:	4a0c      	ldr	r2, [pc, #48]	; (8007134 <global_stdio_init.part.0+0x38>)
 8007104:	601a      	str	r2, [r3, #0]
 8007106:	4620      	mov	r0, r4
 8007108:	2200      	movs	r2, #0
 800710a:	2104      	movs	r1, #4
 800710c:	f7ff ff94 	bl	8007038 <std>
 8007110:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007114:	2201      	movs	r2, #1
 8007116:	2109      	movs	r1, #9
 8007118:	f7ff ff8e 	bl	8007038 <std>
 800711c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007120:	2202      	movs	r2, #2
 8007122:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007126:	2112      	movs	r1, #18
 8007128:	f7ff bf86 	b.w	8007038 <std>
 800712c:	20000794 	.word	0x20000794
 8007130:	2000065c 	.word	0x2000065c
 8007134:	080070a5 	.word	0x080070a5

08007138 <__sfp_lock_acquire>:
 8007138:	4801      	ldr	r0, [pc, #4]	; (8007140 <__sfp_lock_acquire+0x8>)
 800713a:	f000 b900 	b.w	800733e <__retarget_lock_acquire_recursive>
 800713e:	bf00      	nop
 8007140:	2000079d 	.word	0x2000079d

08007144 <__sfp_lock_release>:
 8007144:	4801      	ldr	r0, [pc, #4]	; (800714c <__sfp_lock_release+0x8>)
 8007146:	f000 b8fb 	b.w	8007340 <__retarget_lock_release_recursive>
 800714a:	bf00      	nop
 800714c:	2000079d 	.word	0x2000079d

08007150 <__sinit>:
 8007150:	b510      	push	{r4, lr}
 8007152:	4604      	mov	r4, r0
 8007154:	f7ff fff0 	bl	8007138 <__sfp_lock_acquire>
 8007158:	6a23      	ldr	r3, [r4, #32]
 800715a:	b11b      	cbz	r3, 8007164 <__sinit+0x14>
 800715c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007160:	f7ff bff0 	b.w	8007144 <__sfp_lock_release>
 8007164:	4b04      	ldr	r3, [pc, #16]	; (8007178 <__sinit+0x28>)
 8007166:	6223      	str	r3, [r4, #32]
 8007168:	4b04      	ldr	r3, [pc, #16]	; (800717c <__sinit+0x2c>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d1f5      	bne.n	800715c <__sinit+0xc>
 8007170:	f7ff ffc4 	bl	80070fc <global_stdio_init.part.0>
 8007174:	e7f2      	b.n	800715c <__sinit+0xc>
 8007176:	bf00      	nop
 8007178:	080070bd 	.word	0x080070bd
 800717c:	20000794 	.word	0x20000794

08007180 <_fwalk_sglue>:
 8007180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007184:	4607      	mov	r7, r0
 8007186:	4688      	mov	r8, r1
 8007188:	4614      	mov	r4, r2
 800718a:	2600      	movs	r6, #0
 800718c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007190:	f1b9 0901 	subs.w	r9, r9, #1
 8007194:	d505      	bpl.n	80071a2 <_fwalk_sglue+0x22>
 8007196:	6824      	ldr	r4, [r4, #0]
 8007198:	2c00      	cmp	r4, #0
 800719a:	d1f7      	bne.n	800718c <_fwalk_sglue+0xc>
 800719c:	4630      	mov	r0, r6
 800719e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071a2:	89ab      	ldrh	r3, [r5, #12]
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d907      	bls.n	80071b8 <_fwalk_sglue+0x38>
 80071a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071ac:	3301      	adds	r3, #1
 80071ae:	d003      	beq.n	80071b8 <_fwalk_sglue+0x38>
 80071b0:	4629      	mov	r1, r5
 80071b2:	4638      	mov	r0, r7
 80071b4:	47c0      	blx	r8
 80071b6:	4306      	orrs	r6, r0
 80071b8:	3568      	adds	r5, #104	; 0x68
 80071ba:	e7e9      	b.n	8007190 <_fwalk_sglue+0x10>

080071bc <__sread>:
 80071bc:	b510      	push	{r4, lr}
 80071be:	460c      	mov	r4, r1
 80071c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071c4:	f000 f86c 	bl	80072a0 <_read_r>
 80071c8:	2800      	cmp	r0, #0
 80071ca:	bfab      	itete	ge
 80071cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80071ce:	89a3      	ldrhlt	r3, [r4, #12]
 80071d0:	181b      	addge	r3, r3, r0
 80071d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80071d6:	bfac      	ite	ge
 80071d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80071da:	81a3      	strhlt	r3, [r4, #12]
 80071dc:	bd10      	pop	{r4, pc}

080071de <__swrite>:
 80071de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071e2:	461f      	mov	r7, r3
 80071e4:	898b      	ldrh	r3, [r1, #12]
 80071e6:	05db      	lsls	r3, r3, #23
 80071e8:	4605      	mov	r5, r0
 80071ea:	460c      	mov	r4, r1
 80071ec:	4616      	mov	r6, r2
 80071ee:	d505      	bpl.n	80071fc <__swrite+0x1e>
 80071f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071f4:	2302      	movs	r3, #2
 80071f6:	2200      	movs	r2, #0
 80071f8:	f000 f840 	bl	800727c <_lseek_r>
 80071fc:	89a3      	ldrh	r3, [r4, #12]
 80071fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007202:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007206:	81a3      	strh	r3, [r4, #12]
 8007208:	4632      	mov	r2, r6
 800720a:	463b      	mov	r3, r7
 800720c:	4628      	mov	r0, r5
 800720e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007212:	f000 b857 	b.w	80072c4 <_write_r>

08007216 <__sseek>:
 8007216:	b510      	push	{r4, lr}
 8007218:	460c      	mov	r4, r1
 800721a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800721e:	f000 f82d 	bl	800727c <_lseek_r>
 8007222:	1c43      	adds	r3, r0, #1
 8007224:	89a3      	ldrh	r3, [r4, #12]
 8007226:	bf15      	itete	ne
 8007228:	6560      	strne	r0, [r4, #84]	; 0x54
 800722a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800722e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007232:	81a3      	strheq	r3, [r4, #12]
 8007234:	bf18      	it	ne
 8007236:	81a3      	strhne	r3, [r4, #12]
 8007238:	bd10      	pop	{r4, pc}

0800723a <__sclose>:
 800723a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800723e:	f000 b80d 	b.w	800725c <_close_r>

08007242 <memset>:
 8007242:	4402      	add	r2, r0
 8007244:	4603      	mov	r3, r0
 8007246:	4293      	cmp	r3, r2
 8007248:	d100      	bne.n	800724c <memset+0xa>
 800724a:	4770      	bx	lr
 800724c:	f803 1b01 	strb.w	r1, [r3], #1
 8007250:	e7f9      	b.n	8007246 <memset+0x4>
	...

08007254 <_localeconv_r>:
 8007254:	4800      	ldr	r0, [pc, #0]	; (8007258 <_localeconv_r+0x4>)
 8007256:	4770      	bx	lr
 8007258:	20000178 	.word	0x20000178

0800725c <_close_r>:
 800725c:	b538      	push	{r3, r4, r5, lr}
 800725e:	4d06      	ldr	r5, [pc, #24]	; (8007278 <_close_r+0x1c>)
 8007260:	2300      	movs	r3, #0
 8007262:	4604      	mov	r4, r0
 8007264:	4608      	mov	r0, r1
 8007266:	602b      	str	r3, [r5, #0]
 8007268:	f7fb f8d1 	bl	800240e <_close>
 800726c:	1c43      	adds	r3, r0, #1
 800726e:	d102      	bne.n	8007276 <_close_r+0x1a>
 8007270:	682b      	ldr	r3, [r5, #0]
 8007272:	b103      	cbz	r3, 8007276 <_close_r+0x1a>
 8007274:	6023      	str	r3, [r4, #0]
 8007276:	bd38      	pop	{r3, r4, r5, pc}
 8007278:	20000798 	.word	0x20000798

0800727c <_lseek_r>:
 800727c:	b538      	push	{r3, r4, r5, lr}
 800727e:	4d07      	ldr	r5, [pc, #28]	; (800729c <_lseek_r+0x20>)
 8007280:	4604      	mov	r4, r0
 8007282:	4608      	mov	r0, r1
 8007284:	4611      	mov	r1, r2
 8007286:	2200      	movs	r2, #0
 8007288:	602a      	str	r2, [r5, #0]
 800728a:	461a      	mov	r2, r3
 800728c:	f7fb f8e6 	bl	800245c <_lseek>
 8007290:	1c43      	adds	r3, r0, #1
 8007292:	d102      	bne.n	800729a <_lseek_r+0x1e>
 8007294:	682b      	ldr	r3, [r5, #0]
 8007296:	b103      	cbz	r3, 800729a <_lseek_r+0x1e>
 8007298:	6023      	str	r3, [r4, #0]
 800729a:	bd38      	pop	{r3, r4, r5, pc}
 800729c:	20000798 	.word	0x20000798

080072a0 <_read_r>:
 80072a0:	b538      	push	{r3, r4, r5, lr}
 80072a2:	4d07      	ldr	r5, [pc, #28]	; (80072c0 <_read_r+0x20>)
 80072a4:	4604      	mov	r4, r0
 80072a6:	4608      	mov	r0, r1
 80072a8:	4611      	mov	r1, r2
 80072aa:	2200      	movs	r2, #0
 80072ac:	602a      	str	r2, [r5, #0]
 80072ae:	461a      	mov	r2, r3
 80072b0:	f7fb f874 	bl	800239c <_read>
 80072b4:	1c43      	adds	r3, r0, #1
 80072b6:	d102      	bne.n	80072be <_read_r+0x1e>
 80072b8:	682b      	ldr	r3, [r5, #0]
 80072ba:	b103      	cbz	r3, 80072be <_read_r+0x1e>
 80072bc:	6023      	str	r3, [r4, #0]
 80072be:	bd38      	pop	{r3, r4, r5, pc}
 80072c0:	20000798 	.word	0x20000798

080072c4 <_write_r>:
 80072c4:	b538      	push	{r3, r4, r5, lr}
 80072c6:	4d07      	ldr	r5, [pc, #28]	; (80072e4 <_write_r+0x20>)
 80072c8:	4604      	mov	r4, r0
 80072ca:	4608      	mov	r0, r1
 80072cc:	4611      	mov	r1, r2
 80072ce:	2200      	movs	r2, #0
 80072d0:	602a      	str	r2, [r5, #0]
 80072d2:	461a      	mov	r2, r3
 80072d4:	f7fb f87f 	bl	80023d6 <_write>
 80072d8:	1c43      	adds	r3, r0, #1
 80072da:	d102      	bne.n	80072e2 <_write_r+0x1e>
 80072dc:	682b      	ldr	r3, [r5, #0]
 80072de:	b103      	cbz	r3, 80072e2 <_write_r+0x1e>
 80072e0:	6023      	str	r3, [r4, #0]
 80072e2:	bd38      	pop	{r3, r4, r5, pc}
 80072e4:	20000798 	.word	0x20000798

080072e8 <__errno>:
 80072e8:	4b01      	ldr	r3, [pc, #4]	; (80072f0 <__errno+0x8>)
 80072ea:	6818      	ldr	r0, [r3, #0]
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop
 80072f0:	20000084 	.word	0x20000084

080072f4 <__libc_init_array>:
 80072f4:	b570      	push	{r4, r5, r6, lr}
 80072f6:	4d0d      	ldr	r5, [pc, #52]	; (800732c <__libc_init_array+0x38>)
 80072f8:	4c0d      	ldr	r4, [pc, #52]	; (8007330 <__libc_init_array+0x3c>)
 80072fa:	1b64      	subs	r4, r4, r5
 80072fc:	10a4      	asrs	r4, r4, #2
 80072fe:	2600      	movs	r6, #0
 8007300:	42a6      	cmp	r6, r4
 8007302:	d109      	bne.n	8007318 <__libc_init_array+0x24>
 8007304:	4d0b      	ldr	r5, [pc, #44]	; (8007334 <__libc_init_array+0x40>)
 8007306:	4c0c      	ldr	r4, [pc, #48]	; (8007338 <__libc_init_array+0x44>)
 8007308:	f001 feec 	bl	80090e4 <_init>
 800730c:	1b64      	subs	r4, r4, r5
 800730e:	10a4      	asrs	r4, r4, #2
 8007310:	2600      	movs	r6, #0
 8007312:	42a6      	cmp	r6, r4
 8007314:	d105      	bne.n	8007322 <__libc_init_array+0x2e>
 8007316:	bd70      	pop	{r4, r5, r6, pc}
 8007318:	f855 3b04 	ldr.w	r3, [r5], #4
 800731c:	4798      	blx	r3
 800731e:	3601      	adds	r6, #1
 8007320:	e7ee      	b.n	8007300 <__libc_init_array+0xc>
 8007322:	f855 3b04 	ldr.w	r3, [r5], #4
 8007326:	4798      	blx	r3
 8007328:	3601      	adds	r6, #1
 800732a:	e7f2      	b.n	8007312 <__libc_init_array+0x1e>
 800732c:	080094bc 	.word	0x080094bc
 8007330:	080094bc 	.word	0x080094bc
 8007334:	080094bc 	.word	0x080094bc
 8007338:	080094c0 	.word	0x080094c0

0800733c <__retarget_lock_init_recursive>:
 800733c:	4770      	bx	lr

0800733e <__retarget_lock_acquire_recursive>:
 800733e:	4770      	bx	lr

08007340 <__retarget_lock_release_recursive>:
 8007340:	4770      	bx	lr

08007342 <memcpy>:
 8007342:	440a      	add	r2, r1
 8007344:	4291      	cmp	r1, r2
 8007346:	f100 33ff 	add.w	r3, r0, #4294967295
 800734a:	d100      	bne.n	800734e <memcpy+0xc>
 800734c:	4770      	bx	lr
 800734e:	b510      	push	{r4, lr}
 8007350:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007354:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007358:	4291      	cmp	r1, r2
 800735a:	d1f9      	bne.n	8007350 <memcpy+0xe>
 800735c:	bd10      	pop	{r4, pc}

0800735e <quorem>:
 800735e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007362:	6903      	ldr	r3, [r0, #16]
 8007364:	690c      	ldr	r4, [r1, #16]
 8007366:	42a3      	cmp	r3, r4
 8007368:	4607      	mov	r7, r0
 800736a:	db7e      	blt.n	800746a <quorem+0x10c>
 800736c:	3c01      	subs	r4, #1
 800736e:	f101 0814 	add.w	r8, r1, #20
 8007372:	f100 0514 	add.w	r5, r0, #20
 8007376:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800737a:	9301      	str	r3, [sp, #4]
 800737c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007380:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007384:	3301      	adds	r3, #1
 8007386:	429a      	cmp	r2, r3
 8007388:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800738c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007390:	fbb2 f6f3 	udiv	r6, r2, r3
 8007394:	d331      	bcc.n	80073fa <quorem+0x9c>
 8007396:	f04f 0e00 	mov.w	lr, #0
 800739a:	4640      	mov	r0, r8
 800739c:	46ac      	mov	ip, r5
 800739e:	46f2      	mov	sl, lr
 80073a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80073a4:	b293      	uxth	r3, r2
 80073a6:	fb06 e303 	mla	r3, r6, r3, lr
 80073aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80073ae:	0c1a      	lsrs	r2, r3, #16
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	ebaa 0303 	sub.w	r3, sl, r3
 80073b6:	f8dc a000 	ldr.w	sl, [ip]
 80073ba:	fa13 f38a 	uxtah	r3, r3, sl
 80073be:	fb06 220e 	mla	r2, r6, lr, r2
 80073c2:	9300      	str	r3, [sp, #0]
 80073c4:	9b00      	ldr	r3, [sp, #0]
 80073c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80073ca:	b292      	uxth	r2, r2
 80073cc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80073d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80073d4:	f8bd 3000 	ldrh.w	r3, [sp]
 80073d8:	4581      	cmp	r9, r0
 80073da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073de:	f84c 3b04 	str.w	r3, [ip], #4
 80073e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80073e6:	d2db      	bcs.n	80073a0 <quorem+0x42>
 80073e8:	f855 300b 	ldr.w	r3, [r5, fp]
 80073ec:	b92b      	cbnz	r3, 80073fa <quorem+0x9c>
 80073ee:	9b01      	ldr	r3, [sp, #4]
 80073f0:	3b04      	subs	r3, #4
 80073f2:	429d      	cmp	r5, r3
 80073f4:	461a      	mov	r2, r3
 80073f6:	d32c      	bcc.n	8007452 <quorem+0xf4>
 80073f8:	613c      	str	r4, [r7, #16]
 80073fa:	4638      	mov	r0, r7
 80073fc:	f001 f9a6 	bl	800874c <__mcmp>
 8007400:	2800      	cmp	r0, #0
 8007402:	db22      	blt.n	800744a <quorem+0xec>
 8007404:	3601      	adds	r6, #1
 8007406:	4629      	mov	r1, r5
 8007408:	2000      	movs	r0, #0
 800740a:	f858 2b04 	ldr.w	r2, [r8], #4
 800740e:	f8d1 c000 	ldr.w	ip, [r1]
 8007412:	b293      	uxth	r3, r2
 8007414:	1ac3      	subs	r3, r0, r3
 8007416:	0c12      	lsrs	r2, r2, #16
 8007418:	fa13 f38c 	uxtah	r3, r3, ip
 800741c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007420:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007424:	b29b      	uxth	r3, r3
 8007426:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800742a:	45c1      	cmp	r9, r8
 800742c:	f841 3b04 	str.w	r3, [r1], #4
 8007430:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007434:	d2e9      	bcs.n	800740a <quorem+0xac>
 8007436:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800743a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800743e:	b922      	cbnz	r2, 800744a <quorem+0xec>
 8007440:	3b04      	subs	r3, #4
 8007442:	429d      	cmp	r5, r3
 8007444:	461a      	mov	r2, r3
 8007446:	d30a      	bcc.n	800745e <quorem+0x100>
 8007448:	613c      	str	r4, [r7, #16]
 800744a:	4630      	mov	r0, r6
 800744c:	b003      	add	sp, #12
 800744e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007452:	6812      	ldr	r2, [r2, #0]
 8007454:	3b04      	subs	r3, #4
 8007456:	2a00      	cmp	r2, #0
 8007458:	d1ce      	bne.n	80073f8 <quorem+0x9a>
 800745a:	3c01      	subs	r4, #1
 800745c:	e7c9      	b.n	80073f2 <quorem+0x94>
 800745e:	6812      	ldr	r2, [r2, #0]
 8007460:	3b04      	subs	r3, #4
 8007462:	2a00      	cmp	r2, #0
 8007464:	d1f0      	bne.n	8007448 <quorem+0xea>
 8007466:	3c01      	subs	r4, #1
 8007468:	e7eb      	b.n	8007442 <quorem+0xe4>
 800746a:	2000      	movs	r0, #0
 800746c:	e7ee      	b.n	800744c <quorem+0xee>
	...

08007470 <_dtoa_r>:
 8007470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007474:	ed2d 8b04 	vpush	{d8-d9}
 8007478:	69c5      	ldr	r5, [r0, #28]
 800747a:	b093      	sub	sp, #76	; 0x4c
 800747c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007480:	ec57 6b10 	vmov	r6, r7, d0
 8007484:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007488:	9107      	str	r1, [sp, #28]
 800748a:	4604      	mov	r4, r0
 800748c:	920a      	str	r2, [sp, #40]	; 0x28
 800748e:	930d      	str	r3, [sp, #52]	; 0x34
 8007490:	b975      	cbnz	r5, 80074b0 <_dtoa_r+0x40>
 8007492:	2010      	movs	r0, #16
 8007494:	f000 fe2a 	bl	80080ec <malloc>
 8007498:	4602      	mov	r2, r0
 800749a:	61e0      	str	r0, [r4, #28]
 800749c:	b920      	cbnz	r0, 80074a8 <_dtoa_r+0x38>
 800749e:	4bae      	ldr	r3, [pc, #696]	; (8007758 <_dtoa_r+0x2e8>)
 80074a0:	21ef      	movs	r1, #239	; 0xef
 80074a2:	48ae      	ldr	r0, [pc, #696]	; (800775c <_dtoa_r+0x2ec>)
 80074a4:	f001 fb10 	bl	8008ac8 <__assert_func>
 80074a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80074ac:	6005      	str	r5, [r0, #0]
 80074ae:	60c5      	str	r5, [r0, #12]
 80074b0:	69e3      	ldr	r3, [r4, #28]
 80074b2:	6819      	ldr	r1, [r3, #0]
 80074b4:	b151      	cbz	r1, 80074cc <_dtoa_r+0x5c>
 80074b6:	685a      	ldr	r2, [r3, #4]
 80074b8:	604a      	str	r2, [r1, #4]
 80074ba:	2301      	movs	r3, #1
 80074bc:	4093      	lsls	r3, r2
 80074be:	608b      	str	r3, [r1, #8]
 80074c0:	4620      	mov	r0, r4
 80074c2:	f000 ff07 	bl	80082d4 <_Bfree>
 80074c6:	69e3      	ldr	r3, [r4, #28]
 80074c8:	2200      	movs	r2, #0
 80074ca:	601a      	str	r2, [r3, #0]
 80074cc:	1e3b      	subs	r3, r7, #0
 80074ce:	bfbb      	ittet	lt
 80074d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80074d4:	9303      	strlt	r3, [sp, #12]
 80074d6:	2300      	movge	r3, #0
 80074d8:	2201      	movlt	r2, #1
 80074da:	bfac      	ite	ge
 80074dc:	f8c8 3000 	strge.w	r3, [r8]
 80074e0:	f8c8 2000 	strlt.w	r2, [r8]
 80074e4:	4b9e      	ldr	r3, [pc, #632]	; (8007760 <_dtoa_r+0x2f0>)
 80074e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80074ea:	ea33 0308 	bics.w	r3, r3, r8
 80074ee:	d11b      	bne.n	8007528 <_dtoa_r+0xb8>
 80074f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80074f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80074f6:	6013      	str	r3, [r2, #0]
 80074f8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80074fc:	4333      	orrs	r3, r6
 80074fe:	f000 8593 	beq.w	8008028 <_dtoa_r+0xbb8>
 8007502:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007504:	b963      	cbnz	r3, 8007520 <_dtoa_r+0xb0>
 8007506:	4b97      	ldr	r3, [pc, #604]	; (8007764 <_dtoa_r+0x2f4>)
 8007508:	e027      	b.n	800755a <_dtoa_r+0xea>
 800750a:	4b97      	ldr	r3, [pc, #604]	; (8007768 <_dtoa_r+0x2f8>)
 800750c:	9300      	str	r3, [sp, #0]
 800750e:	3308      	adds	r3, #8
 8007510:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007512:	6013      	str	r3, [r2, #0]
 8007514:	9800      	ldr	r0, [sp, #0]
 8007516:	b013      	add	sp, #76	; 0x4c
 8007518:	ecbd 8b04 	vpop	{d8-d9}
 800751c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007520:	4b90      	ldr	r3, [pc, #576]	; (8007764 <_dtoa_r+0x2f4>)
 8007522:	9300      	str	r3, [sp, #0]
 8007524:	3303      	adds	r3, #3
 8007526:	e7f3      	b.n	8007510 <_dtoa_r+0xa0>
 8007528:	ed9d 7b02 	vldr	d7, [sp, #8]
 800752c:	2200      	movs	r2, #0
 800752e:	ec51 0b17 	vmov	r0, r1, d7
 8007532:	eeb0 8a47 	vmov.f32	s16, s14
 8007536:	eef0 8a67 	vmov.f32	s17, s15
 800753a:	2300      	movs	r3, #0
 800753c:	f7f9 faec 	bl	8000b18 <__aeabi_dcmpeq>
 8007540:	4681      	mov	r9, r0
 8007542:	b160      	cbz	r0, 800755e <_dtoa_r+0xee>
 8007544:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007546:	2301      	movs	r3, #1
 8007548:	6013      	str	r3, [r2, #0]
 800754a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800754c:	2b00      	cmp	r3, #0
 800754e:	f000 8568 	beq.w	8008022 <_dtoa_r+0xbb2>
 8007552:	4b86      	ldr	r3, [pc, #536]	; (800776c <_dtoa_r+0x2fc>)
 8007554:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007556:	6013      	str	r3, [r2, #0]
 8007558:	3b01      	subs	r3, #1
 800755a:	9300      	str	r3, [sp, #0]
 800755c:	e7da      	b.n	8007514 <_dtoa_r+0xa4>
 800755e:	aa10      	add	r2, sp, #64	; 0x40
 8007560:	a911      	add	r1, sp, #68	; 0x44
 8007562:	4620      	mov	r0, r4
 8007564:	eeb0 0a48 	vmov.f32	s0, s16
 8007568:	eef0 0a68 	vmov.f32	s1, s17
 800756c:	f001 f994 	bl	8008898 <__d2b>
 8007570:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007574:	4682      	mov	sl, r0
 8007576:	2d00      	cmp	r5, #0
 8007578:	d07f      	beq.n	800767a <_dtoa_r+0x20a>
 800757a:	ee18 3a90 	vmov	r3, s17
 800757e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007582:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007586:	ec51 0b18 	vmov	r0, r1, d8
 800758a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800758e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007592:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007596:	4619      	mov	r1, r3
 8007598:	2200      	movs	r2, #0
 800759a:	4b75      	ldr	r3, [pc, #468]	; (8007770 <_dtoa_r+0x300>)
 800759c:	f7f8 fe9c 	bl	80002d8 <__aeabi_dsub>
 80075a0:	a367      	add	r3, pc, #412	; (adr r3, 8007740 <_dtoa_r+0x2d0>)
 80075a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a6:	f7f9 f84f 	bl	8000648 <__aeabi_dmul>
 80075aa:	a367      	add	r3, pc, #412	; (adr r3, 8007748 <_dtoa_r+0x2d8>)
 80075ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b0:	f7f8 fe94 	bl	80002dc <__adddf3>
 80075b4:	4606      	mov	r6, r0
 80075b6:	4628      	mov	r0, r5
 80075b8:	460f      	mov	r7, r1
 80075ba:	f7f8 ffdb 	bl	8000574 <__aeabi_i2d>
 80075be:	a364      	add	r3, pc, #400	; (adr r3, 8007750 <_dtoa_r+0x2e0>)
 80075c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c4:	f7f9 f840 	bl	8000648 <__aeabi_dmul>
 80075c8:	4602      	mov	r2, r0
 80075ca:	460b      	mov	r3, r1
 80075cc:	4630      	mov	r0, r6
 80075ce:	4639      	mov	r1, r7
 80075d0:	f7f8 fe84 	bl	80002dc <__adddf3>
 80075d4:	4606      	mov	r6, r0
 80075d6:	460f      	mov	r7, r1
 80075d8:	f7f9 fae6 	bl	8000ba8 <__aeabi_d2iz>
 80075dc:	2200      	movs	r2, #0
 80075de:	4683      	mov	fp, r0
 80075e0:	2300      	movs	r3, #0
 80075e2:	4630      	mov	r0, r6
 80075e4:	4639      	mov	r1, r7
 80075e6:	f7f9 faa1 	bl	8000b2c <__aeabi_dcmplt>
 80075ea:	b148      	cbz	r0, 8007600 <_dtoa_r+0x190>
 80075ec:	4658      	mov	r0, fp
 80075ee:	f7f8 ffc1 	bl	8000574 <__aeabi_i2d>
 80075f2:	4632      	mov	r2, r6
 80075f4:	463b      	mov	r3, r7
 80075f6:	f7f9 fa8f 	bl	8000b18 <__aeabi_dcmpeq>
 80075fa:	b908      	cbnz	r0, 8007600 <_dtoa_r+0x190>
 80075fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007600:	f1bb 0f16 	cmp.w	fp, #22
 8007604:	d857      	bhi.n	80076b6 <_dtoa_r+0x246>
 8007606:	4b5b      	ldr	r3, [pc, #364]	; (8007774 <_dtoa_r+0x304>)
 8007608:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800760c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007610:	ec51 0b18 	vmov	r0, r1, d8
 8007614:	f7f9 fa8a 	bl	8000b2c <__aeabi_dcmplt>
 8007618:	2800      	cmp	r0, #0
 800761a:	d04e      	beq.n	80076ba <_dtoa_r+0x24a>
 800761c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007620:	2300      	movs	r3, #0
 8007622:	930c      	str	r3, [sp, #48]	; 0x30
 8007624:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007626:	1b5b      	subs	r3, r3, r5
 8007628:	1e5a      	subs	r2, r3, #1
 800762a:	bf45      	ittet	mi
 800762c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007630:	9305      	strmi	r3, [sp, #20]
 8007632:	2300      	movpl	r3, #0
 8007634:	2300      	movmi	r3, #0
 8007636:	9206      	str	r2, [sp, #24]
 8007638:	bf54      	ite	pl
 800763a:	9305      	strpl	r3, [sp, #20]
 800763c:	9306      	strmi	r3, [sp, #24]
 800763e:	f1bb 0f00 	cmp.w	fp, #0
 8007642:	db3c      	blt.n	80076be <_dtoa_r+0x24e>
 8007644:	9b06      	ldr	r3, [sp, #24]
 8007646:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800764a:	445b      	add	r3, fp
 800764c:	9306      	str	r3, [sp, #24]
 800764e:	2300      	movs	r3, #0
 8007650:	9308      	str	r3, [sp, #32]
 8007652:	9b07      	ldr	r3, [sp, #28]
 8007654:	2b09      	cmp	r3, #9
 8007656:	d868      	bhi.n	800772a <_dtoa_r+0x2ba>
 8007658:	2b05      	cmp	r3, #5
 800765a:	bfc4      	itt	gt
 800765c:	3b04      	subgt	r3, #4
 800765e:	9307      	strgt	r3, [sp, #28]
 8007660:	9b07      	ldr	r3, [sp, #28]
 8007662:	f1a3 0302 	sub.w	r3, r3, #2
 8007666:	bfcc      	ite	gt
 8007668:	2500      	movgt	r5, #0
 800766a:	2501      	movle	r5, #1
 800766c:	2b03      	cmp	r3, #3
 800766e:	f200 8085 	bhi.w	800777c <_dtoa_r+0x30c>
 8007672:	e8df f003 	tbb	[pc, r3]
 8007676:	3b2e      	.short	0x3b2e
 8007678:	5839      	.short	0x5839
 800767a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800767e:	441d      	add	r5, r3
 8007680:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007684:	2b20      	cmp	r3, #32
 8007686:	bfc1      	itttt	gt
 8007688:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800768c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007690:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007694:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007698:	bfd6      	itet	le
 800769a:	f1c3 0320 	rsble	r3, r3, #32
 800769e:	ea48 0003 	orrgt.w	r0, r8, r3
 80076a2:	fa06 f003 	lslle.w	r0, r6, r3
 80076a6:	f7f8 ff55 	bl	8000554 <__aeabi_ui2d>
 80076aa:	2201      	movs	r2, #1
 80076ac:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80076b0:	3d01      	subs	r5, #1
 80076b2:	920e      	str	r2, [sp, #56]	; 0x38
 80076b4:	e76f      	b.n	8007596 <_dtoa_r+0x126>
 80076b6:	2301      	movs	r3, #1
 80076b8:	e7b3      	b.n	8007622 <_dtoa_r+0x1b2>
 80076ba:	900c      	str	r0, [sp, #48]	; 0x30
 80076bc:	e7b2      	b.n	8007624 <_dtoa_r+0x1b4>
 80076be:	9b05      	ldr	r3, [sp, #20]
 80076c0:	eba3 030b 	sub.w	r3, r3, fp
 80076c4:	9305      	str	r3, [sp, #20]
 80076c6:	f1cb 0300 	rsb	r3, fp, #0
 80076ca:	9308      	str	r3, [sp, #32]
 80076cc:	2300      	movs	r3, #0
 80076ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80076d0:	e7bf      	b.n	8007652 <_dtoa_r+0x1e2>
 80076d2:	2300      	movs	r3, #0
 80076d4:	9309      	str	r3, [sp, #36]	; 0x24
 80076d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076d8:	2b00      	cmp	r3, #0
 80076da:	dc52      	bgt.n	8007782 <_dtoa_r+0x312>
 80076dc:	2301      	movs	r3, #1
 80076de:	9301      	str	r3, [sp, #4]
 80076e0:	9304      	str	r3, [sp, #16]
 80076e2:	461a      	mov	r2, r3
 80076e4:	920a      	str	r2, [sp, #40]	; 0x28
 80076e6:	e00b      	b.n	8007700 <_dtoa_r+0x290>
 80076e8:	2301      	movs	r3, #1
 80076ea:	e7f3      	b.n	80076d4 <_dtoa_r+0x264>
 80076ec:	2300      	movs	r3, #0
 80076ee:	9309      	str	r3, [sp, #36]	; 0x24
 80076f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076f2:	445b      	add	r3, fp
 80076f4:	9301      	str	r3, [sp, #4]
 80076f6:	3301      	adds	r3, #1
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	9304      	str	r3, [sp, #16]
 80076fc:	bfb8      	it	lt
 80076fe:	2301      	movlt	r3, #1
 8007700:	69e0      	ldr	r0, [r4, #28]
 8007702:	2100      	movs	r1, #0
 8007704:	2204      	movs	r2, #4
 8007706:	f102 0614 	add.w	r6, r2, #20
 800770a:	429e      	cmp	r6, r3
 800770c:	d93d      	bls.n	800778a <_dtoa_r+0x31a>
 800770e:	6041      	str	r1, [r0, #4]
 8007710:	4620      	mov	r0, r4
 8007712:	f000 fd9f 	bl	8008254 <_Balloc>
 8007716:	9000      	str	r0, [sp, #0]
 8007718:	2800      	cmp	r0, #0
 800771a:	d139      	bne.n	8007790 <_dtoa_r+0x320>
 800771c:	4b16      	ldr	r3, [pc, #88]	; (8007778 <_dtoa_r+0x308>)
 800771e:	4602      	mov	r2, r0
 8007720:	f240 11af 	movw	r1, #431	; 0x1af
 8007724:	e6bd      	b.n	80074a2 <_dtoa_r+0x32>
 8007726:	2301      	movs	r3, #1
 8007728:	e7e1      	b.n	80076ee <_dtoa_r+0x27e>
 800772a:	2501      	movs	r5, #1
 800772c:	2300      	movs	r3, #0
 800772e:	9307      	str	r3, [sp, #28]
 8007730:	9509      	str	r5, [sp, #36]	; 0x24
 8007732:	f04f 33ff 	mov.w	r3, #4294967295
 8007736:	9301      	str	r3, [sp, #4]
 8007738:	9304      	str	r3, [sp, #16]
 800773a:	2200      	movs	r2, #0
 800773c:	2312      	movs	r3, #18
 800773e:	e7d1      	b.n	80076e4 <_dtoa_r+0x274>
 8007740:	636f4361 	.word	0x636f4361
 8007744:	3fd287a7 	.word	0x3fd287a7
 8007748:	8b60c8b3 	.word	0x8b60c8b3
 800774c:	3fc68a28 	.word	0x3fc68a28
 8007750:	509f79fb 	.word	0x509f79fb
 8007754:	3fd34413 	.word	0x3fd34413
 8007758:	08009181 	.word	0x08009181
 800775c:	08009198 	.word	0x08009198
 8007760:	7ff00000 	.word	0x7ff00000
 8007764:	0800917d 	.word	0x0800917d
 8007768:	08009174 	.word	0x08009174
 800776c:	08009151 	.word	0x08009151
 8007770:	3ff80000 	.word	0x3ff80000
 8007774:	08009288 	.word	0x08009288
 8007778:	080091f0 	.word	0x080091f0
 800777c:	2301      	movs	r3, #1
 800777e:	9309      	str	r3, [sp, #36]	; 0x24
 8007780:	e7d7      	b.n	8007732 <_dtoa_r+0x2c2>
 8007782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007784:	9301      	str	r3, [sp, #4]
 8007786:	9304      	str	r3, [sp, #16]
 8007788:	e7ba      	b.n	8007700 <_dtoa_r+0x290>
 800778a:	3101      	adds	r1, #1
 800778c:	0052      	lsls	r2, r2, #1
 800778e:	e7ba      	b.n	8007706 <_dtoa_r+0x296>
 8007790:	69e3      	ldr	r3, [r4, #28]
 8007792:	9a00      	ldr	r2, [sp, #0]
 8007794:	601a      	str	r2, [r3, #0]
 8007796:	9b04      	ldr	r3, [sp, #16]
 8007798:	2b0e      	cmp	r3, #14
 800779a:	f200 80a8 	bhi.w	80078ee <_dtoa_r+0x47e>
 800779e:	2d00      	cmp	r5, #0
 80077a0:	f000 80a5 	beq.w	80078ee <_dtoa_r+0x47e>
 80077a4:	f1bb 0f00 	cmp.w	fp, #0
 80077a8:	dd38      	ble.n	800781c <_dtoa_r+0x3ac>
 80077aa:	4bc0      	ldr	r3, [pc, #768]	; (8007aac <_dtoa_r+0x63c>)
 80077ac:	f00b 020f 	and.w	r2, fp, #15
 80077b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077b4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80077b8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80077bc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80077c0:	d019      	beq.n	80077f6 <_dtoa_r+0x386>
 80077c2:	4bbb      	ldr	r3, [pc, #748]	; (8007ab0 <_dtoa_r+0x640>)
 80077c4:	ec51 0b18 	vmov	r0, r1, d8
 80077c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077cc:	f7f9 f866 	bl	800089c <__aeabi_ddiv>
 80077d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077d4:	f008 080f 	and.w	r8, r8, #15
 80077d8:	2503      	movs	r5, #3
 80077da:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007ab0 <_dtoa_r+0x640>
 80077de:	f1b8 0f00 	cmp.w	r8, #0
 80077e2:	d10a      	bne.n	80077fa <_dtoa_r+0x38a>
 80077e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077e8:	4632      	mov	r2, r6
 80077ea:	463b      	mov	r3, r7
 80077ec:	f7f9 f856 	bl	800089c <__aeabi_ddiv>
 80077f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077f4:	e02b      	b.n	800784e <_dtoa_r+0x3de>
 80077f6:	2502      	movs	r5, #2
 80077f8:	e7ef      	b.n	80077da <_dtoa_r+0x36a>
 80077fa:	f018 0f01 	tst.w	r8, #1
 80077fe:	d008      	beq.n	8007812 <_dtoa_r+0x3a2>
 8007800:	4630      	mov	r0, r6
 8007802:	4639      	mov	r1, r7
 8007804:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007808:	f7f8 ff1e 	bl	8000648 <__aeabi_dmul>
 800780c:	3501      	adds	r5, #1
 800780e:	4606      	mov	r6, r0
 8007810:	460f      	mov	r7, r1
 8007812:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007816:	f109 0908 	add.w	r9, r9, #8
 800781a:	e7e0      	b.n	80077de <_dtoa_r+0x36e>
 800781c:	f000 809f 	beq.w	800795e <_dtoa_r+0x4ee>
 8007820:	f1cb 0600 	rsb	r6, fp, #0
 8007824:	4ba1      	ldr	r3, [pc, #644]	; (8007aac <_dtoa_r+0x63c>)
 8007826:	4fa2      	ldr	r7, [pc, #648]	; (8007ab0 <_dtoa_r+0x640>)
 8007828:	f006 020f 	and.w	r2, r6, #15
 800782c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007834:	ec51 0b18 	vmov	r0, r1, d8
 8007838:	f7f8 ff06 	bl	8000648 <__aeabi_dmul>
 800783c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007840:	1136      	asrs	r6, r6, #4
 8007842:	2300      	movs	r3, #0
 8007844:	2502      	movs	r5, #2
 8007846:	2e00      	cmp	r6, #0
 8007848:	d17e      	bne.n	8007948 <_dtoa_r+0x4d8>
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1d0      	bne.n	80077f0 <_dtoa_r+0x380>
 800784e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007850:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007854:	2b00      	cmp	r3, #0
 8007856:	f000 8084 	beq.w	8007962 <_dtoa_r+0x4f2>
 800785a:	4b96      	ldr	r3, [pc, #600]	; (8007ab4 <_dtoa_r+0x644>)
 800785c:	2200      	movs	r2, #0
 800785e:	4640      	mov	r0, r8
 8007860:	4649      	mov	r1, r9
 8007862:	f7f9 f963 	bl	8000b2c <__aeabi_dcmplt>
 8007866:	2800      	cmp	r0, #0
 8007868:	d07b      	beq.n	8007962 <_dtoa_r+0x4f2>
 800786a:	9b04      	ldr	r3, [sp, #16]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d078      	beq.n	8007962 <_dtoa_r+0x4f2>
 8007870:	9b01      	ldr	r3, [sp, #4]
 8007872:	2b00      	cmp	r3, #0
 8007874:	dd39      	ble.n	80078ea <_dtoa_r+0x47a>
 8007876:	4b90      	ldr	r3, [pc, #576]	; (8007ab8 <_dtoa_r+0x648>)
 8007878:	2200      	movs	r2, #0
 800787a:	4640      	mov	r0, r8
 800787c:	4649      	mov	r1, r9
 800787e:	f7f8 fee3 	bl	8000648 <__aeabi_dmul>
 8007882:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007886:	9e01      	ldr	r6, [sp, #4]
 8007888:	f10b 37ff 	add.w	r7, fp, #4294967295
 800788c:	3501      	adds	r5, #1
 800788e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007892:	4628      	mov	r0, r5
 8007894:	f7f8 fe6e 	bl	8000574 <__aeabi_i2d>
 8007898:	4642      	mov	r2, r8
 800789a:	464b      	mov	r3, r9
 800789c:	f7f8 fed4 	bl	8000648 <__aeabi_dmul>
 80078a0:	4b86      	ldr	r3, [pc, #536]	; (8007abc <_dtoa_r+0x64c>)
 80078a2:	2200      	movs	r2, #0
 80078a4:	f7f8 fd1a 	bl	80002dc <__adddf3>
 80078a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80078ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078b0:	9303      	str	r3, [sp, #12]
 80078b2:	2e00      	cmp	r6, #0
 80078b4:	d158      	bne.n	8007968 <_dtoa_r+0x4f8>
 80078b6:	4b82      	ldr	r3, [pc, #520]	; (8007ac0 <_dtoa_r+0x650>)
 80078b8:	2200      	movs	r2, #0
 80078ba:	4640      	mov	r0, r8
 80078bc:	4649      	mov	r1, r9
 80078be:	f7f8 fd0b 	bl	80002d8 <__aeabi_dsub>
 80078c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078c6:	4680      	mov	r8, r0
 80078c8:	4689      	mov	r9, r1
 80078ca:	f7f9 f94d 	bl	8000b68 <__aeabi_dcmpgt>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	f040 8296 	bne.w	8007e00 <_dtoa_r+0x990>
 80078d4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80078d8:	4640      	mov	r0, r8
 80078da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80078de:	4649      	mov	r1, r9
 80078e0:	f7f9 f924 	bl	8000b2c <__aeabi_dcmplt>
 80078e4:	2800      	cmp	r0, #0
 80078e6:	f040 8289 	bne.w	8007dfc <_dtoa_r+0x98c>
 80078ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 80078ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	f2c0 814e 	blt.w	8007b92 <_dtoa_r+0x722>
 80078f6:	f1bb 0f0e 	cmp.w	fp, #14
 80078fa:	f300 814a 	bgt.w	8007b92 <_dtoa_r+0x722>
 80078fe:	4b6b      	ldr	r3, [pc, #428]	; (8007aac <_dtoa_r+0x63c>)
 8007900:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007904:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800790a:	2b00      	cmp	r3, #0
 800790c:	f280 80dc 	bge.w	8007ac8 <_dtoa_r+0x658>
 8007910:	9b04      	ldr	r3, [sp, #16]
 8007912:	2b00      	cmp	r3, #0
 8007914:	f300 80d8 	bgt.w	8007ac8 <_dtoa_r+0x658>
 8007918:	f040 826f 	bne.w	8007dfa <_dtoa_r+0x98a>
 800791c:	4b68      	ldr	r3, [pc, #416]	; (8007ac0 <_dtoa_r+0x650>)
 800791e:	2200      	movs	r2, #0
 8007920:	4640      	mov	r0, r8
 8007922:	4649      	mov	r1, r9
 8007924:	f7f8 fe90 	bl	8000648 <__aeabi_dmul>
 8007928:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800792c:	f7f9 f912 	bl	8000b54 <__aeabi_dcmpge>
 8007930:	9e04      	ldr	r6, [sp, #16]
 8007932:	4637      	mov	r7, r6
 8007934:	2800      	cmp	r0, #0
 8007936:	f040 8245 	bne.w	8007dc4 <_dtoa_r+0x954>
 800793a:	9d00      	ldr	r5, [sp, #0]
 800793c:	2331      	movs	r3, #49	; 0x31
 800793e:	f805 3b01 	strb.w	r3, [r5], #1
 8007942:	f10b 0b01 	add.w	fp, fp, #1
 8007946:	e241      	b.n	8007dcc <_dtoa_r+0x95c>
 8007948:	07f2      	lsls	r2, r6, #31
 800794a:	d505      	bpl.n	8007958 <_dtoa_r+0x4e8>
 800794c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007950:	f7f8 fe7a 	bl	8000648 <__aeabi_dmul>
 8007954:	3501      	adds	r5, #1
 8007956:	2301      	movs	r3, #1
 8007958:	1076      	asrs	r6, r6, #1
 800795a:	3708      	adds	r7, #8
 800795c:	e773      	b.n	8007846 <_dtoa_r+0x3d6>
 800795e:	2502      	movs	r5, #2
 8007960:	e775      	b.n	800784e <_dtoa_r+0x3de>
 8007962:	9e04      	ldr	r6, [sp, #16]
 8007964:	465f      	mov	r7, fp
 8007966:	e792      	b.n	800788e <_dtoa_r+0x41e>
 8007968:	9900      	ldr	r1, [sp, #0]
 800796a:	4b50      	ldr	r3, [pc, #320]	; (8007aac <_dtoa_r+0x63c>)
 800796c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007970:	4431      	add	r1, r6
 8007972:	9102      	str	r1, [sp, #8]
 8007974:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007976:	eeb0 9a47 	vmov.f32	s18, s14
 800797a:	eef0 9a67 	vmov.f32	s19, s15
 800797e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007982:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007986:	2900      	cmp	r1, #0
 8007988:	d044      	beq.n	8007a14 <_dtoa_r+0x5a4>
 800798a:	494e      	ldr	r1, [pc, #312]	; (8007ac4 <_dtoa_r+0x654>)
 800798c:	2000      	movs	r0, #0
 800798e:	f7f8 ff85 	bl	800089c <__aeabi_ddiv>
 8007992:	ec53 2b19 	vmov	r2, r3, d9
 8007996:	f7f8 fc9f 	bl	80002d8 <__aeabi_dsub>
 800799a:	9d00      	ldr	r5, [sp, #0]
 800799c:	ec41 0b19 	vmov	d9, r0, r1
 80079a0:	4649      	mov	r1, r9
 80079a2:	4640      	mov	r0, r8
 80079a4:	f7f9 f900 	bl	8000ba8 <__aeabi_d2iz>
 80079a8:	4606      	mov	r6, r0
 80079aa:	f7f8 fde3 	bl	8000574 <__aeabi_i2d>
 80079ae:	4602      	mov	r2, r0
 80079b0:	460b      	mov	r3, r1
 80079b2:	4640      	mov	r0, r8
 80079b4:	4649      	mov	r1, r9
 80079b6:	f7f8 fc8f 	bl	80002d8 <__aeabi_dsub>
 80079ba:	3630      	adds	r6, #48	; 0x30
 80079bc:	f805 6b01 	strb.w	r6, [r5], #1
 80079c0:	ec53 2b19 	vmov	r2, r3, d9
 80079c4:	4680      	mov	r8, r0
 80079c6:	4689      	mov	r9, r1
 80079c8:	f7f9 f8b0 	bl	8000b2c <__aeabi_dcmplt>
 80079cc:	2800      	cmp	r0, #0
 80079ce:	d164      	bne.n	8007a9a <_dtoa_r+0x62a>
 80079d0:	4642      	mov	r2, r8
 80079d2:	464b      	mov	r3, r9
 80079d4:	4937      	ldr	r1, [pc, #220]	; (8007ab4 <_dtoa_r+0x644>)
 80079d6:	2000      	movs	r0, #0
 80079d8:	f7f8 fc7e 	bl	80002d8 <__aeabi_dsub>
 80079dc:	ec53 2b19 	vmov	r2, r3, d9
 80079e0:	f7f9 f8a4 	bl	8000b2c <__aeabi_dcmplt>
 80079e4:	2800      	cmp	r0, #0
 80079e6:	f040 80b6 	bne.w	8007b56 <_dtoa_r+0x6e6>
 80079ea:	9b02      	ldr	r3, [sp, #8]
 80079ec:	429d      	cmp	r5, r3
 80079ee:	f43f af7c 	beq.w	80078ea <_dtoa_r+0x47a>
 80079f2:	4b31      	ldr	r3, [pc, #196]	; (8007ab8 <_dtoa_r+0x648>)
 80079f4:	ec51 0b19 	vmov	r0, r1, d9
 80079f8:	2200      	movs	r2, #0
 80079fa:	f7f8 fe25 	bl	8000648 <__aeabi_dmul>
 80079fe:	4b2e      	ldr	r3, [pc, #184]	; (8007ab8 <_dtoa_r+0x648>)
 8007a00:	ec41 0b19 	vmov	d9, r0, r1
 8007a04:	2200      	movs	r2, #0
 8007a06:	4640      	mov	r0, r8
 8007a08:	4649      	mov	r1, r9
 8007a0a:	f7f8 fe1d 	bl	8000648 <__aeabi_dmul>
 8007a0e:	4680      	mov	r8, r0
 8007a10:	4689      	mov	r9, r1
 8007a12:	e7c5      	b.n	80079a0 <_dtoa_r+0x530>
 8007a14:	ec51 0b17 	vmov	r0, r1, d7
 8007a18:	f7f8 fe16 	bl	8000648 <__aeabi_dmul>
 8007a1c:	9b02      	ldr	r3, [sp, #8]
 8007a1e:	9d00      	ldr	r5, [sp, #0]
 8007a20:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a22:	ec41 0b19 	vmov	d9, r0, r1
 8007a26:	4649      	mov	r1, r9
 8007a28:	4640      	mov	r0, r8
 8007a2a:	f7f9 f8bd 	bl	8000ba8 <__aeabi_d2iz>
 8007a2e:	4606      	mov	r6, r0
 8007a30:	f7f8 fda0 	bl	8000574 <__aeabi_i2d>
 8007a34:	3630      	adds	r6, #48	; 0x30
 8007a36:	4602      	mov	r2, r0
 8007a38:	460b      	mov	r3, r1
 8007a3a:	4640      	mov	r0, r8
 8007a3c:	4649      	mov	r1, r9
 8007a3e:	f7f8 fc4b 	bl	80002d8 <__aeabi_dsub>
 8007a42:	f805 6b01 	strb.w	r6, [r5], #1
 8007a46:	9b02      	ldr	r3, [sp, #8]
 8007a48:	429d      	cmp	r5, r3
 8007a4a:	4680      	mov	r8, r0
 8007a4c:	4689      	mov	r9, r1
 8007a4e:	f04f 0200 	mov.w	r2, #0
 8007a52:	d124      	bne.n	8007a9e <_dtoa_r+0x62e>
 8007a54:	4b1b      	ldr	r3, [pc, #108]	; (8007ac4 <_dtoa_r+0x654>)
 8007a56:	ec51 0b19 	vmov	r0, r1, d9
 8007a5a:	f7f8 fc3f 	bl	80002dc <__adddf3>
 8007a5e:	4602      	mov	r2, r0
 8007a60:	460b      	mov	r3, r1
 8007a62:	4640      	mov	r0, r8
 8007a64:	4649      	mov	r1, r9
 8007a66:	f7f9 f87f 	bl	8000b68 <__aeabi_dcmpgt>
 8007a6a:	2800      	cmp	r0, #0
 8007a6c:	d173      	bne.n	8007b56 <_dtoa_r+0x6e6>
 8007a6e:	ec53 2b19 	vmov	r2, r3, d9
 8007a72:	4914      	ldr	r1, [pc, #80]	; (8007ac4 <_dtoa_r+0x654>)
 8007a74:	2000      	movs	r0, #0
 8007a76:	f7f8 fc2f 	bl	80002d8 <__aeabi_dsub>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	460b      	mov	r3, r1
 8007a7e:	4640      	mov	r0, r8
 8007a80:	4649      	mov	r1, r9
 8007a82:	f7f9 f853 	bl	8000b2c <__aeabi_dcmplt>
 8007a86:	2800      	cmp	r0, #0
 8007a88:	f43f af2f 	beq.w	80078ea <_dtoa_r+0x47a>
 8007a8c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007a8e:	1e6b      	subs	r3, r5, #1
 8007a90:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a92:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007a96:	2b30      	cmp	r3, #48	; 0x30
 8007a98:	d0f8      	beq.n	8007a8c <_dtoa_r+0x61c>
 8007a9a:	46bb      	mov	fp, r7
 8007a9c:	e04a      	b.n	8007b34 <_dtoa_r+0x6c4>
 8007a9e:	4b06      	ldr	r3, [pc, #24]	; (8007ab8 <_dtoa_r+0x648>)
 8007aa0:	f7f8 fdd2 	bl	8000648 <__aeabi_dmul>
 8007aa4:	4680      	mov	r8, r0
 8007aa6:	4689      	mov	r9, r1
 8007aa8:	e7bd      	b.n	8007a26 <_dtoa_r+0x5b6>
 8007aaa:	bf00      	nop
 8007aac:	08009288 	.word	0x08009288
 8007ab0:	08009260 	.word	0x08009260
 8007ab4:	3ff00000 	.word	0x3ff00000
 8007ab8:	40240000 	.word	0x40240000
 8007abc:	401c0000 	.word	0x401c0000
 8007ac0:	40140000 	.word	0x40140000
 8007ac4:	3fe00000 	.word	0x3fe00000
 8007ac8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007acc:	9d00      	ldr	r5, [sp, #0]
 8007ace:	4642      	mov	r2, r8
 8007ad0:	464b      	mov	r3, r9
 8007ad2:	4630      	mov	r0, r6
 8007ad4:	4639      	mov	r1, r7
 8007ad6:	f7f8 fee1 	bl	800089c <__aeabi_ddiv>
 8007ada:	f7f9 f865 	bl	8000ba8 <__aeabi_d2iz>
 8007ade:	9001      	str	r0, [sp, #4]
 8007ae0:	f7f8 fd48 	bl	8000574 <__aeabi_i2d>
 8007ae4:	4642      	mov	r2, r8
 8007ae6:	464b      	mov	r3, r9
 8007ae8:	f7f8 fdae 	bl	8000648 <__aeabi_dmul>
 8007aec:	4602      	mov	r2, r0
 8007aee:	460b      	mov	r3, r1
 8007af0:	4630      	mov	r0, r6
 8007af2:	4639      	mov	r1, r7
 8007af4:	f7f8 fbf0 	bl	80002d8 <__aeabi_dsub>
 8007af8:	9e01      	ldr	r6, [sp, #4]
 8007afa:	9f04      	ldr	r7, [sp, #16]
 8007afc:	3630      	adds	r6, #48	; 0x30
 8007afe:	f805 6b01 	strb.w	r6, [r5], #1
 8007b02:	9e00      	ldr	r6, [sp, #0]
 8007b04:	1bae      	subs	r6, r5, r6
 8007b06:	42b7      	cmp	r7, r6
 8007b08:	4602      	mov	r2, r0
 8007b0a:	460b      	mov	r3, r1
 8007b0c:	d134      	bne.n	8007b78 <_dtoa_r+0x708>
 8007b0e:	f7f8 fbe5 	bl	80002dc <__adddf3>
 8007b12:	4642      	mov	r2, r8
 8007b14:	464b      	mov	r3, r9
 8007b16:	4606      	mov	r6, r0
 8007b18:	460f      	mov	r7, r1
 8007b1a:	f7f9 f825 	bl	8000b68 <__aeabi_dcmpgt>
 8007b1e:	b9c8      	cbnz	r0, 8007b54 <_dtoa_r+0x6e4>
 8007b20:	4642      	mov	r2, r8
 8007b22:	464b      	mov	r3, r9
 8007b24:	4630      	mov	r0, r6
 8007b26:	4639      	mov	r1, r7
 8007b28:	f7f8 fff6 	bl	8000b18 <__aeabi_dcmpeq>
 8007b2c:	b110      	cbz	r0, 8007b34 <_dtoa_r+0x6c4>
 8007b2e:	9b01      	ldr	r3, [sp, #4]
 8007b30:	07db      	lsls	r3, r3, #31
 8007b32:	d40f      	bmi.n	8007b54 <_dtoa_r+0x6e4>
 8007b34:	4651      	mov	r1, sl
 8007b36:	4620      	mov	r0, r4
 8007b38:	f000 fbcc 	bl	80082d4 <_Bfree>
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b40:	702b      	strb	r3, [r5, #0]
 8007b42:	f10b 0301 	add.w	r3, fp, #1
 8007b46:	6013      	str	r3, [r2, #0]
 8007b48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	f43f ace2 	beq.w	8007514 <_dtoa_r+0xa4>
 8007b50:	601d      	str	r5, [r3, #0]
 8007b52:	e4df      	b.n	8007514 <_dtoa_r+0xa4>
 8007b54:	465f      	mov	r7, fp
 8007b56:	462b      	mov	r3, r5
 8007b58:	461d      	mov	r5, r3
 8007b5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b5e:	2a39      	cmp	r2, #57	; 0x39
 8007b60:	d106      	bne.n	8007b70 <_dtoa_r+0x700>
 8007b62:	9a00      	ldr	r2, [sp, #0]
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d1f7      	bne.n	8007b58 <_dtoa_r+0x6e8>
 8007b68:	9900      	ldr	r1, [sp, #0]
 8007b6a:	2230      	movs	r2, #48	; 0x30
 8007b6c:	3701      	adds	r7, #1
 8007b6e:	700a      	strb	r2, [r1, #0]
 8007b70:	781a      	ldrb	r2, [r3, #0]
 8007b72:	3201      	adds	r2, #1
 8007b74:	701a      	strb	r2, [r3, #0]
 8007b76:	e790      	b.n	8007a9a <_dtoa_r+0x62a>
 8007b78:	4ba3      	ldr	r3, [pc, #652]	; (8007e08 <_dtoa_r+0x998>)
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	f7f8 fd64 	bl	8000648 <__aeabi_dmul>
 8007b80:	2200      	movs	r2, #0
 8007b82:	2300      	movs	r3, #0
 8007b84:	4606      	mov	r6, r0
 8007b86:	460f      	mov	r7, r1
 8007b88:	f7f8 ffc6 	bl	8000b18 <__aeabi_dcmpeq>
 8007b8c:	2800      	cmp	r0, #0
 8007b8e:	d09e      	beq.n	8007ace <_dtoa_r+0x65e>
 8007b90:	e7d0      	b.n	8007b34 <_dtoa_r+0x6c4>
 8007b92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b94:	2a00      	cmp	r2, #0
 8007b96:	f000 80ca 	beq.w	8007d2e <_dtoa_r+0x8be>
 8007b9a:	9a07      	ldr	r2, [sp, #28]
 8007b9c:	2a01      	cmp	r2, #1
 8007b9e:	f300 80ad 	bgt.w	8007cfc <_dtoa_r+0x88c>
 8007ba2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007ba4:	2a00      	cmp	r2, #0
 8007ba6:	f000 80a5 	beq.w	8007cf4 <_dtoa_r+0x884>
 8007baa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007bae:	9e08      	ldr	r6, [sp, #32]
 8007bb0:	9d05      	ldr	r5, [sp, #20]
 8007bb2:	9a05      	ldr	r2, [sp, #20]
 8007bb4:	441a      	add	r2, r3
 8007bb6:	9205      	str	r2, [sp, #20]
 8007bb8:	9a06      	ldr	r2, [sp, #24]
 8007bba:	2101      	movs	r1, #1
 8007bbc:	441a      	add	r2, r3
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	9206      	str	r2, [sp, #24]
 8007bc2:	f000 fc3d 	bl	8008440 <__i2b>
 8007bc6:	4607      	mov	r7, r0
 8007bc8:	b165      	cbz	r5, 8007be4 <_dtoa_r+0x774>
 8007bca:	9b06      	ldr	r3, [sp, #24]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	dd09      	ble.n	8007be4 <_dtoa_r+0x774>
 8007bd0:	42ab      	cmp	r3, r5
 8007bd2:	9a05      	ldr	r2, [sp, #20]
 8007bd4:	bfa8      	it	ge
 8007bd6:	462b      	movge	r3, r5
 8007bd8:	1ad2      	subs	r2, r2, r3
 8007bda:	9205      	str	r2, [sp, #20]
 8007bdc:	9a06      	ldr	r2, [sp, #24]
 8007bde:	1aed      	subs	r5, r5, r3
 8007be0:	1ad3      	subs	r3, r2, r3
 8007be2:	9306      	str	r3, [sp, #24]
 8007be4:	9b08      	ldr	r3, [sp, #32]
 8007be6:	b1f3      	cbz	r3, 8007c26 <_dtoa_r+0x7b6>
 8007be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	f000 80a3 	beq.w	8007d36 <_dtoa_r+0x8c6>
 8007bf0:	2e00      	cmp	r6, #0
 8007bf2:	dd10      	ble.n	8007c16 <_dtoa_r+0x7a6>
 8007bf4:	4639      	mov	r1, r7
 8007bf6:	4632      	mov	r2, r6
 8007bf8:	4620      	mov	r0, r4
 8007bfa:	f000 fce1 	bl	80085c0 <__pow5mult>
 8007bfe:	4652      	mov	r2, sl
 8007c00:	4601      	mov	r1, r0
 8007c02:	4607      	mov	r7, r0
 8007c04:	4620      	mov	r0, r4
 8007c06:	f000 fc31 	bl	800846c <__multiply>
 8007c0a:	4651      	mov	r1, sl
 8007c0c:	4680      	mov	r8, r0
 8007c0e:	4620      	mov	r0, r4
 8007c10:	f000 fb60 	bl	80082d4 <_Bfree>
 8007c14:	46c2      	mov	sl, r8
 8007c16:	9b08      	ldr	r3, [sp, #32]
 8007c18:	1b9a      	subs	r2, r3, r6
 8007c1a:	d004      	beq.n	8007c26 <_dtoa_r+0x7b6>
 8007c1c:	4651      	mov	r1, sl
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f000 fcce 	bl	80085c0 <__pow5mult>
 8007c24:	4682      	mov	sl, r0
 8007c26:	2101      	movs	r1, #1
 8007c28:	4620      	mov	r0, r4
 8007c2a:	f000 fc09 	bl	8008440 <__i2b>
 8007c2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	4606      	mov	r6, r0
 8007c34:	f340 8081 	ble.w	8007d3a <_dtoa_r+0x8ca>
 8007c38:	461a      	mov	r2, r3
 8007c3a:	4601      	mov	r1, r0
 8007c3c:	4620      	mov	r0, r4
 8007c3e:	f000 fcbf 	bl	80085c0 <__pow5mult>
 8007c42:	9b07      	ldr	r3, [sp, #28]
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	4606      	mov	r6, r0
 8007c48:	dd7a      	ble.n	8007d40 <_dtoa_r+0x8d0>
 8007c4a:	f04f 0800 	mov.w	r8, #0
 8007c4e:	6933      	ldr	r3, [r6, #16]
 8007c50:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007c54:	6918      	ldr	r0, [r3, #16]
 8007c56:	f000 fba5 	bl	80083a4 <__hi0bits>
 8007c5a:	f1c0 0020 	rsb	r0, r0, #32
 8007c5e:	9b06      	ldr	r3, [sp, #24]
 8007c60:	4418      	add	r0, r3
 8007c62:	f010 001f 	ands.w	r0, r0, #31
 8007c66:	f000 8094 	beq.w	8007d92 <_dtoa_r+0x922>
 8007c6a:	f1c0 0320 	rsb	r3, r0, #32
 8007c6e:	2b04      	cmp	r3, #4
 8007c70:	f340 8085 	ble.w	8007d7e <_dtoa_r+0x90e>
 8007c74:	9b05      	ldr	r3, [sp, #20]
 8007c76:	f1c0 001c 	rsb	r0, r0, #28
 8007c7a:	4403      	add	r3, r0
 8007c7c:	9305      	str	r3, [sp, #20]
 8007c7e:	9b06      	ldr	r3, [sp, #24]
 8007c80:	4403      	add	r3, r0
 8007c82:	4405      	add	r5, r0
 8007c84:	9306      	str	r3, [sp, #24]
 8007c86:	9b05      	ldr	r3, [sp, #20]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	dd05      	ble.n	8007c98 <_dtoa_r+0x828>
 8007c8c:	4651      	mov	r1, sl
 8007c8e:	461a      	mov	r2, r3
 8007c90:	4620      	mov	r0, r4
 8007c92:	f000 fcef 	bl	8008674 <__lshift>
 8007c96:	4682      	mov	sl, r0
 8007c98:	9b06      	ldr	r3, [sp, #24]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	dd05      	ble.n	8007caa <_dtoa_r+0x83a>
 8007c9e:	4631      	mov	r1, r6
 8007ca0:	461a      	mov	r2, r3
 8007ca2:	4620      	mov	r0, r4
 8007ca4:	f000 fce6 	bl	8008674 <__lshift>
 8007ca8:	4606      	mov	r6, r0
 8007caa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d072      	beq.n	8007d96 <_dtoa_r+0x926>
 8007cb0:	4631      	mov	r1, r6
 8007cb2:	4650      	mov	r0, sl
 8007cb4:	f000 fd4a 	bl	800874c <__mcmp>
 8007cb8:	2800      	cmp	r0, #0
 8007cba:	da6c      	bge.n	8007d96 <_dtoa_r+0x926>
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	4651      	mov	r1, sl
 8007cc0:	220a      	movs	r2, #10
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	f000 fb28 	bl	8008318 <__multadd>
 8007cc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007cce:	4682      	mov	sl, r0
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	f000 81b0 	beq.w	8008036 <_dtoa_r+0xbc6>
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	4639      	mov	r1, r7
 8007cda:	220a      	movs	r2, #10
 8007cdc:	4620      	mov	r0, r4
 8007cde:	f000 fb1b 	bl	8008318 <__multadd>
 8007ce2:	9b01      	ldr	r3, [sp, #4]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	4607      	mov	r7, r0
 8007ce8:	f300 8096 	bgt.w	8007e18 <_dtoa_r+0x9a8>
 8007cec:	9b07      	ldr	r3, [sp, #28]
 8007cee:	2b02      	cmp	r3, #2
 8007cf0:	dc59      	bgt.n	8007da6 <_dtoa_r+0x936>
 8007cf2:	e091      	b.n	8007e18 <_dtoa_r+0x9a8>
 8007cf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007cf6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007cfa:	e758      	b.n	8007bae <_dtoa_r+0x73e>
 8007cfc:	9b04      	ldr	r3, [sp, #16]
 8007cfe:	1e5e      	subs	r6, r3, #1
 8007d00:	9b08      	ldr	r3, [sp, #32]
 8007d02:	42b3      	cmp	r3, r6
 8007d04:	bfbf      	itttt	lt
 8007d06:	9b08      	ldrlt	r3, [sp, #32]
 8007d08:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007d0a:	9608      	strlt	r6, [sp, #32]
 8007d0c:	1af3      	sublt	r3, r6, r3
 8007d0e:	bfb4      	ite	lt
 8007d10:	18d2      	addlt	r2, r2, r3
 8007d12:	1b9e      	subge	r6, r3, r6
 8007d14:	9b04      	ldr	r3, [sp, #16]
 8007d16:	bfbc      	itt	lt
 8007d18:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007d1a:	2600      	movlt	r6, #0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	bfb7      	itett	lt
 8007d20:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007d24:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007d28:	1a9d      	sublt	r5, r3, r2
 8007d2a:	2300      	movlt	r3, #0
 8007d2c:	e741      	b.n	8007bb2 <_dtoa_r+0x742>
 8007d2e:	9e08      	ldr	r6, [sp, #32]
 8007d30:	9d05      	ldr	r5, [sp, #20]
 8007d32:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007d34:	e748      	b.n	8007bc8 <_dtoa_r+0x758>
 8007d36:	9a08      	ldr	r2, [sp, #32]
 8007d38:	e770      	b.n	8007c1c <_dtoa_r+0x7ac>
 8007d3a:	9b07      	ldr	r3, [sp, #28]
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	dc19      	bgt.n	8007d74 <_dtoa_r+0x904>
 8007d40:	9b02      	ldr	r3, [sp, #8]
 8007d42:	b9bb      	cbnz	r3, 8007d74 <_dtoa_r+0x904>
 8007d44:	9b03      	ldr	r3, [sp, #12]
 8007d46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d4a:	b99b      	cbnz	r3, 8007d74 <_dtoa_r+0x904>
 8007d4c:	9b03      	ldr	r3, [sp, #12]
 8007d4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d52:	0d1b      	lsrs	r3, r3, #20
 8007d54:	051b      	lsls	r3, r3, #20
 8007d56:	b183      	cbz	r3, 8007d7a <_dtoa_r+0x90a>
 8007d58:	9b05      	ldr	r3, [sp, #20]
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	9305      	str	r3, [sp, #20]
 8007d5e:	9b06      	ldr	r3, [sp, #24]
 8007d60:	3301      	adds	r3, #1
 8007d62:	9306      	str	r3, [sp, #24]
 8007d64:	f04f 0801 	mov.w	r8, #1
 8007d68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	f47f af6f 	bne.w	8007c4e <_dtoa_r+0x7de>
 8007d70:	2001      	movs	r0, #1
 8007d72:	e774      	b.n	8007c5e <_dtoa_r+0x7ee>
 8007d74:	f04f 0800 	mov.w	r8, #0
 8007d78:	e7f6      	b.n	8007d68 <_dtoa_r+0x8f8>
 8007d7a:	4698      	mov	r8, r3
 8007d7c:	e7f4      	b.n	8007d68 <_dtoa_r+0x8f8>
 8007d7e:	d082      	beq.n	8007c86 <_dtoa_r+0x816>
 8007d80:	9a05      	ldr	r2, [sp, #20]
 8007d82:	331c      	adds	r3, #28
 8007d84:	441a      	add	r2, r3
 8007d86:	9205      	str	r2, [sp, #20]
 8007d88:	9a06      	ldr	r2, [sp, #24]
 8007d8a:	441a      	add	r2, r3
 8007d8c:	441d      	add	r5, r3
 8007d8e:	9206      	str	r2, [sp, #24]
 8007d90:	e779      	b.n	8007c86 <_dtoa_r+0x816>
 8007d92:	4603      	mov	r3, r0
 8007d94:	e7f4      	b.n	8007d80 <_dtoa_r+0x910>
 8007d96:	9b04      	ldr	r3, [sp, #16]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	dc37      	bgt.n	8007e0c <_dtoa_r+0x99c>
 8007d9c:	9b07      	ldr	r3, [sp, #28]
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	dd34      	ble.n	8007e0c <_dtoa_r+0x99c>
 8007da2:	9b04      	ldr	r3, [sp, #16]
 8007da4:	9301      	str	r3, [sp, #4]
 8007da6:	9b01      	ldr	r3, [sp, #4]
 8007da8:	b963      	cbnz	r3, 8007dc4 <_dtoa_r+0x954>
 8007daa:	4631      	mov	r1, r6
 8007dac:	2205      	movs	r2, #5
 8007dae:	4620      	mov	r0, r4
 8007db0:	f000 fab2 	bl	8008318 <__multadd>
 8007db4:	4601      	mov	r1, r0
 8007db6:	4606      	mov	r6, r0
 8007db8:	4650      	mov	r0, sl
 8007dba:	f000 fcc7 	bl	800874c <__mcmp>
 8007dbe:	2800      	cmp	r0, #0
 8007dc0:	f73f adbb 	bgt.w	800793a <_dtoa_r+0x4ca>
 8007dc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dc6:	9d00      	ldr	r5, [sp, #0]
 8007dc8:	ea6f 0b03 	mvn.w	fp, r3
 8007dcc:	f04f 0800 	mov.w	r8, #0
 8007dd0:	4631      	mov	r1, r6
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	f000 fa7e 	bl	80082d4 <_Bfree>
 8007dd8:	2f00      	cmp	r7, #0
 8007dda:	f43f aeab 	beq.w	8007b34 <_dtoa_r+0x6c4>
 8007dde:	f1b8 0f00 	cmp.w	r8, #0
 8007de2:	d005      	beq.n	8007df0 <_dtoa_r+0x980>
 8007de4:	45b8      	cmp	r8, r7
 8007de6:	d003      	beq.n	8007df0 <_dtoa_r+0x980>
 8007de8:	4641      	mov	r1, r8
 8007dea:	4620      	mov	r0, r4
 8007dec:	f000 fa72 	bl	80082d4 <_Bfree>
 8007df0:	4639      	mov	r1, r7
 8007df2:	4620      	mov	r0, r4
 8007df4:	f000 fa6e 	bl	80082d4 <_Bfree>
 8007df8:	e69c      	b.n	8007b34 <_dtoa_r+0x6c4>
 8007dfa:	2600      	movs	r6, #0
 8007dfc:	4637      	mov	r7, r6
 8007dfe:	e7e1      	b.n	8007dc4 <_dtoa_r+0x954>
 8007e00:	46bb      	mov	fp, r7
 8007e02:	4637      	mov	r7, r6
 8007e04:	e599      	b.n	800793a <_dtoa_r+0x4ca>
 8007e06:	bf00      	nop
 8007e08:	40240000 	.word	0x40240000
 8007e0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	f000 80c8 	beq.w	8007fa4 <_dtoa_r+0xb34>
 8007e14:	9b04      	ldr	r3, [sp, #16]
 8007e16:	9301      	str	r3, [sp, #4]
 8007e18:	2d00      	cmp	r5, #0
 8007e1a:	dd05      	ble.n	8007e28 <_dtoa_r+0x9b8>
 8007e1c:	4639      	mov	r1, r7
 8007e1e:	462a      	mov	r2, r5
 8007e20:	4620      	mov	r0, r4
 8007e22:	f000 fc27 	bl	8008674 <__lshift>
 8007e26:	4607      	mov	r7, r0
 8007e28:	f1b8 0f00 	cmp.w	r8, #0
 8007e2c:	d05b      	beq.n	8007ee6 <_dtoa_r+0xa76>
 8007e2e:	6879      	ldr	r1, [r7, #4]
 8007e30:	4620      	mov	r0, r4
 8007e32:	f000 fa0f 	bl	8008254 <_Balloc>
 8007e36:	4605      	mov	r5, r0
 8007e38:	b928      	cbnz	r0, 8007e46 <_dtoa_r+0x9d6>
 8007e3a:	4b83      	ldr	r3, [pc, #524]	; (8008048 <_dtoa_r+0xbd8>)
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007e42:	f7ff bb2e 	b.w	80074a2 <_dtoa_r+0x32>
 8007e46:	693a      	ldr	r2, [r7, #16]
 8007e48:	3202      	adds	r2, #2
 8007e4a:	0092      	lsls	r2, r2, #2
 8007e4c:	f107 010c 	add.w	r1, r7, #12
 8007e50:	300c      	adds	r0, #12
 8007e52:	f7ff fa76 	bl	8007342 <memcpy>
 8007e56:	2201      	movs	r2, #1
 8007e58:	4629      	mov	r1, r5
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f000 fc0a 	bl	8008674 <__lshift>
 8007e60:	9b00      	ldr	r3, [sp, #0]
 8007e62:	3301      	adds	r3, #1
 8007e64:	9304      	str	r3, [sp, #16]
 8007e66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e6a:	4413      	add	r3, r2
 8007e6c:	9308      	str	r3, [sp, #32]
 8007e6e:	9b02      	ldr	r3, [sp, #8]
 8007e70:	f003 0301 	and.w	r3, r3, #1
 8007e74:	46b8      	mov	r8, r7
 8007e76:	9306      	str	r3, [sp, #24]
 8007e78:	4607      	mov	r7, r0
 8007e7a:	9b04      	ldr	r3, [sp, #16]
 8007e7c:	4631      	mov	r1, r6
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	4650      	mov	r0, sl
 8007e82:	9301      	str	r3, [sp, #4]
 8007e84:	f7ff fa6b 	bl	800735e <quorem>
 8007e88:	4641      	mov	r1, r8
 8007e8a:	9002      	str	r0, [sp, #8]
 8007e8c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007e90:	4650      	mov	r0, sl
 8007e92:	f000 fc5b 	bl	800874c <__mcmp>
 8007e96:	463a      	mov	r2, r7
 8007e98:	9005      	str	r0, [sp, #20]
 8007e9a:	4631      	mov	r1, r6
 8007e9c:	4620      	mov	r0, r4
 8007e9e:	f000 fc71 	bl	8008784 <__mdiff>
 8007ea2:	68c2      	ldr	r2, [r0, #12]
 8007ea4:	4605      	mov	r5, r0
 8007ea6:	bb02      	cbnz	r2, 8007eea <_dtoa_r+0xa7a>
 8007ea8:	4601      	mov	r1, r0
 8007eaa:	4650      	mov	r0, sl
 8007eac:	f000 fc4e 	bl	800874c <__mcmp>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	4629      	mov	r1, r5
 8007eb4:	4620      	mov	r0, r4
 8007eb6:	9209      	str	r2, [sp, #36]	; 0x24
 8007eb8:	f000 fa0c 	bl	80082d4 <_Bfree>
 8007ebc:	9b07      	ldr	r3, [sp, #28]
 8007ebe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ec0:	9d04      	ldr	r5, [sp, #16]
 8007ec2:	ea43 0102 	orr.w	r1, r3, r2
 8007ec6:	9b06      	ldr	r3, [sp, #24]
 8007ec8:	4319      	orrs	r1, r3
 8007eca:	d110      	bne.n	8007eee <_dtoa_r+0xa7e>
 8007ecc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007ed0:	d029      	beq.n	8007f26 <_dtoa_r+0xab6>
 8007ed2:	9b05      	ldr	r3, [sp, #20]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	dd02      	ble.n	8007ede <_dtoa_r+0xa6e>
 8007ed8:	9b02      	ldr	r3, [sp, #8]
 8007eda:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007ede:	9b01      	ldr	r3, [sp, #4]
 8007ee0:	f883 9000 	strb.w	r9, [r3]
 8007ee4:	e774      	b.n	8007dd0 <_dtoa_r+0x960>
 8007ee6:	4638      	mov	r0, r7
 8007ee8:	e7ba      	b.n	8007e60 <_dtoa_r+0x9f0>
 8007eea:	2201      	movs	r2, #1
 8007eec:	e7e1      	b.n	8007eb2 <_dtoa_r+0xa42>
 8007eee:	9b05      	ldr	r3, [sp, #20]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	db04      	blt.n	8007efe <_dtoa_r+0xa8e>
 8007ef4:	9907      	ldr	r1, [sp, #28]
 8007ef6:	430b      	orrs	r3, r1
 8007ef8:	9906      	ldr	r1, [sp, #24]
 8007efa:	430b      	orrs	r3, r1
 8007efc:	d120      	bne.n	8007f40 <_dtoa_r+0xad0>
 8007efe:	2a00      	cmp	r2, #0
 8007f00:	dded      	ble.n	8007ede <_dtoa_r+0xa6e>
 8007f02:	4651      	mov	r1, sl
 8007f04:	2201      	movs	r2, #1
 8007f06:	4620      	mov	r0, r4
 8007f08:	f000 fbb4 	bl	8008674 <__lshift>
 8007f0c:	4631      	mov	r1, r6
 8007f0e:	4682      	mov	sl, r0
 8007f10:	f000 fc1c 	bl	800874c <__mcmp>
 8007f14:	2800      	cmp	r0, #0
 8007f16:	dc03      	bgt.n	8007f20 <_dtoa_r+0xab0>
 8007f18:	d1e1      	bne.n	8007ede <_dtoa_r+0xa6e>
 8007f1a:	f019 0f01 	tst.w	r9, #1
 8007f1e:	d0de      	beq.n	8007ede <_dtoa_r+0xa6e>
 8007f20:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f24:	d1d8      	bne.n	8007ed8 <_dtoa_r+0xa68>
 8007f26:	9a01      	ldr	r2, [sp, #4]
 8007f28:	2339      	movs	r3, #57	; 0x39
 8007f2a:	7013      	strb	r3, [r2, #0]
 8007f2c:	462b      	mov	r3, r5
 8007f2e:	461d      	mov	r5, r3
 8007f30:	3b01      	subs	r3, #1
 8007f32:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007f36:	2a39      	cmp	r2, #57	; 0x39
 8007f38:	d06c      	beq.n	8008014 <_dtoa_r+0xba4>
 8007f3a:	3201      	adds	r2, #1
 8007f3c:	701a      	strb	r2, [r3, #0]
 8007f3e:	e747      	b.n	8007dd0 <_dtoa_r+0x960>
 8007f40:	2a00      	cmp	r2, #0
 8007f42:	dd07      	ble.n	8007f54 <_dtoa_r+0xae4>
 8007f44:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f48:	d0ed      	beq.n	8007f26 <_dtoa_r+0xab6>
 8007f4a:	9a01      	ldr	r2, [sp, #4]
 8007f4c:	f109 0301 	add.w	r3, r9, #1
 8007f50:	7013      	strb	r3, [r2, #0]
 8007f52:	e73d      	b.n	8007dd0 <_dtoa_r+0x960>
 8007f54:	9b04      	ldr	r3, [sp, #16]
 8007f56:	9a08      	ldr	r2, [sp, #32]
 8007f58:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d043      	beq.n	8007fe8 <_dtoa_r+0xb78>
 8007f60:	4651      	mov	r1, sl
 8007f62:	2300      	movs	r3, #0
 8007f64:	220a      	movs	r2, #10
 8007f66:	4620      	mov	r0, r4
 8007f68:	f000 f9d6 	bl	8008318 <__multadd>
 8007f6c:	45b8      	cmp	r8, r7
 8007f6e:	4682      	mov	sl, r0
 8007f70:	f04f 0300 	mov.w	r3, #0
 8007f74:	f04f 020a 	mov.w	r2, #10
 8007f78:	4641      	mov	r1, r8
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	d107      	bne.n	8007f8e <_dtoa_r+0xb1e>
 8007f7e:	f000 f9cb 	bl	8008318 <__multadd>
 8007f82:	4680      	mov	r8, r0
 8007f84:	4607      	mov	r7, r0
 8007f86:	9b04      	ldr	r3, [sp, #16]
 8007f88:	3301      	adds	r3, #1
 8007f8a:	9304      	str	r3, [sp, #16]
 8007f8c:	e775      	b.n	8007e7a <_dtoa_r+0xa0a>
 8007f8e:	f000 f9c3 	bl	8008318 <__multadd>
 8007f92:	4639      	mov	r1, r7
 8007f94:	4680      	mov	r8, r0
 8007f96:	2300      	movs	r3, #0
 8007f98:	220a      	movs	r2, #10
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	f000 f9bc 	bl	8008318 <__multadd>
 8007fa0:	4607      	mov	r7, r0
 8007fa2:	e7f0      	b.n	8007f86 <_dtoa_r+0xb16>
 8007fa4:	9b04      	ldr	r3, [sp, #16]
 8007fa6:	9301      	str	r3, [sp, #4]
 8007fa8:	9d00      	ldr	r5, [sp, #0]
 8007faa:	4631      	mov	r1, r6
 8007fac:	4650      	mov	r0, sl
 8007fae:	f7ff f9d6 	bl	800735e <quorem>
 8007fb2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007fb6:	9b00      	ldr	r3, [sp, #0]
 8007fb8:	f805 9b01 	strb.w	r9, [r5], #1
 8007fbc:	1aea      	subs	r2, r5, r3
 8007fbe:	9b01      	ldr	r3, [sp, #4]
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	dd07      	ble.n	8007fd4 <_dtoa_r+0xb64>
 8007fc4:	4651      	mov	r1, sl
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	220a      	movs	r2, #10
 8007fca:	4620      	mov	r0, r4
 8007fcc:	f000 f9a4 	bl	8008318 <__multadd>
 8007fd0:	4682      	mov	sl, r0
 8007fd2:	e7ea      	b.n	8007faa <_dtoa_r+0xb3a>
 8007fd4:	9b01      	ldr	r3, [sp, #4]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	bfc8      	it	gt
 8007fda:	461d      	movgt	r5, r3
 8007fdc:	9b00      	ldr	r3, [sp, #0]
 8007fde:	bfd8      	it	le
 8007fe0:	2501      	movle	r5, #1
 8007fe2:	441d      	add	r5, r3
 8007fe4:	f04f 0800 	mov.w	r8, #0
 8007fe8:	4651      	mov	r1, sl
 8007fea:	2201      	movs	r2, #1
 8007fec:	4620      	mov	r0, r4
 8007fee:	f000 fb41 	bl	8008674 <__lshift>
 8007ff2:	4631      	mov	r1, r6
 8007ff4:	4682      	mov	sl, r0
 8007ff6:	f000 fba9 	bl	800874c <__mcmp>
 8007ffa:	2800      	cmp	r0, #0
 8007ffc:	dc96      	bgt.n	8007f2c <_dtoa_r+0xabc>
 8007ffe:	d102      	bne.n	8008006 <_dtoa_r+0xb96>
 8008000:	f019 0f01 	tst.w	r9, #1
 8008004:	d192      	bne.n	8007f2c <_dtoa_r+0xabc>
 8008006:	462b      	mov	r3, r5
 8008008:	461d      	mov	r5, r3
 800800a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800800e:	2a30      	cmp	r2, #48	; 0x30
 8008010:	d0fa      	beq.n	8008008 <_dtoa_r+0xb98>
 8008012:	e6dd      	b.n	8007dd0 <_dtoa_r+0x960>
 8008014:	9a00      	ldr	r2, [sp, #0]
 8008016:	429a      	cmp	r2, r3
 8008018:	d189      	bne.n	8007f2e <_dtoa_r+0xabe>
 800801a:	f10b 0b01 	add.w	fp, fp, #1
 800801e:	2331      	movs	r3, #49	; 0x31
 8008020:	e796      	b.n	8007f50 <_dtoa_r+0xae0>
 8008022:	4b0a      	ldr	r3, [pc, #40]	; (800804c <_dtoa_r+0xbdc>)
 8008024:	f7ff ba99 	b.w	800755a <_dtoa_r+0xea>
 8008028:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800802a:	2b00      	cmp	r3, #0
 800802c:	f47f aa6d 	bne.w	800750a <_dtoa_r+0x9a>
 8008030:	4b07      	ldr	r3, [pc, #28]	; (8008050 <_dtoa_r+0xbe0>)
 8008032:	f7ff ba92 	b.w	800755a <_dtoa_r+0xea>
 8008036:	9b01      	ldr	r3, [sp, #4]
 8008038:	2b00      	cmp	r3, #0
 800803a:	dcb5      	bgt.n	8007fa8 <_dtoa_r+0xb38>
 800803c:	9b07      	ldr	r3, [sp, #28]
 800803e:	2b02      	cmp	r3, #2
 8008040:	f73f aeb1 	bgt.w	8007da6 <_dtoa_r+0x936>
 8008044:	e7b0      	b.n	8007fa8 <_dtoa_r+0xb38>
 8008046:	bf00      	nop
 8008048:	080091f0 	.word	0x080091f0
 800804c:	08009150 	.word	0x08009150
 8008050:	08009174 	.word	0x08009174

08008054 <_free_r>:
 8008054:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008056:	2900      	cmp	r1, #0
 8008058:	d044      	beq.n	80080e4 <_free_r+0x90>
 800805a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800805e:	9001      	str	r0, [sp, #4]
 8008060:	2b00      	cmp	r3, #0
 8008062:	f1a1 0404 	sub.w	r4, r1, #4
 8008066:	bfb8      	it	lt
 8008068:	18e4      	addlt	r4, r4, r3
 800806a:	f000 f8e7 	bl	800823c <__malloc_lock>
 800806e:	4a1e      	ldr	r2, [pc, #120]	; (80080e8 <_free_r+0x94>)
 8008070:	9801      	ldr	r0, [sp, #4]
 8008072:	6813      	ldr	r3, [r2, #0]
 8008074:	b933      	cbnz	r3, 8008084 <_free_r+0x30>
 8008076:	6063      	str	r3, [r4, #4]
 8008078:	6014      	str	r4, [r2, #0]
 800807a:	b003      	add	sp, #12
 800807c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008080:	f000 b8e2 	b.w	8008248 <__malloc_unlock>
 8008084:	42a3      	cmp	r3, r4
 8008086:	d908      	bls.n	800809a <_free_r+0x46>
 8008088:	6825      	ldr	r5, [r4, #0]
 800808a:	1961      	adds	r1, r4, r5
 800808c:	428b      	cmp	r3, r1
 800808e:	bf01      	itttt	eq
 8008090:	6819      	ldreq	r1, [r3, #0]
 8008092:	685b      	ldreq	r3, [r3, #4]
 8008094:	1949      	addeq	r1, r1, r5
 8008096:	6021      	streq	r1, [r4, #0]
 8008098:	e7ed      	b.n	8008076 <_free_r+0x22>
 800809a:	461a      	mov	r2, r3
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	b10b      	cbz	r3, 80080a4 <_free_r+0x50>
 80080a0:	42a3      	cmp	r3, r4
 80080a2:	d9fa      	bls.n	800809a <_free_r+0x46>
 80080a4:	6811      	ldr	r1, [r2, #0]
 80080a6:	1855      	adds	r5, r2, r1
 80080a8:	42a5      	cmp	r5, r4
 80080aa:	d10b      	bne.n	80080c4 <_free_r+0x70>
 80080ac:	6824      	ldr	r4, [r4, #0]
 80080ae:	4421      	add	r1, r4
 80080b0:	1854      	adds	r4, r2, r1
 80080b2:	42a3      	cmp	r3, r4
 80080b4:	6011      	str	r1, [r2, #0]
 80080b6:	d1e0      	bne.n	800807a <_free_r+0x26>
 80080b8:	681c      	ldr	r4, [r3, #0]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	6053      	str	r3, [r2, #4]
 80080be:	440c      	add	r4, r1
 80080c0:	6014      	str	r4, [r2, #0]
 80080c2:	e7da      	b.n	800807a <_free_r+0x26>
 80080c4:	d902      	bls.n	80080cc <_free_r+0x78>
 80080c6:	230c      	movs	r3, #12
 80080c8:	6003      	str	r3, [r0, #0]
 80080ca:	e7d6      	b.n	800807a <_free_r+0x26>
 80080cc:	6825      	ldr	r5, [r4, #0]
 80080ce:	1961      	adds	r1, r4, r5
 80080d0:	428b      	cmp	r3, r1
 80080d2:	bf04      	itt	eq
 80080d4:	6819      	ldreq	r1, [r3, #0]
 80080d6:	685b      	ldreq	r3, [r3, #4]
 80080d8:	6063      	str	r3, [r4, #4]
 80080da:	bf04      	itt	eq
 80080dc:	1949      	addeq	r1, r1, r5
 80080de:	6021      	streq	r1, [r4, #0]
 80080e0:	6054      	str	r4, [r2, #4]
 80080e2:	e7ca      	b.n	800807a <_free_r+0x26>
 80080e4:	b003      	add	sp, #12
 80080e6:	bd30      	pop	{r4, r5, pc}
 80080e8:	200007a0 	.word	0x200007a0

080080ec <malloc>:
 80080ec:	4b02      	ldr	r3, [pc, #8]	; (80080f8 <malloc+0xc>)
 80080ee:	4601      	mov	r1, r0
 80080f0:	6818      	ldr	r0, [r3, #0]
 80080f2:	f000 b823 	b.w	800813c <_malloc_r>
 80080f6:	bf00      	nop
 80080f8:	20000084 	.word	0x20000084

080080fc <sbrk_aligned>:
 80080fc:	b570      	push	{r4, r5, r6, lr}
 80080fe:	4e0e      	ldr	r6, [pc, #56]	; (8008138 <sbrk_aligned+0x3c>)
 8008100:	460c      	mov	r4, r1
 8008102:	6831      	ldr	r1, [r6, #0]
 8008104:	4605      	mov	r5, r0
 8008106:	b911      	cbnz	r1, 800810e <sbrk_aligned+0x12>
 8008108:	f000 fcce 	bl	8008aa8 <_sbrk_r>
 800810c:	6030      	str	r0, [r6, #0]
 800810e:	4621      	mov	r1, r4
 8008110:	4628      	mov	r0, r5
 8008112:	f000 fcc9 	bl	8008aa8 <_sbrk_r>
 8008116:	1c43      	adds	r3, r0, #1
 8008118:	d00a      	beq.n	8008130 <sbrk_aligned+0x34>
 800811a:	1cc4      	adds	r4, r0, #3
 800811c:	f024 0403 	bic.w	r4, r4, #3
 8008120:	42a0      	cmp	r0, r4
 8008122:	d007      	beq.n	8008134 <sbrk_aligned+0x38>
 8008124:	1a21      	subs	r1, r4, r0
 8008126:	4628      	mov	r0, r5
 8008128:	f000 fcbe 	bl	8008aa8 <_sbrk_r>
 800812c:	3001      	adds	r0, #1
 800812e:	d101      	bne.n	8008134 <sbrk_aligned+0x38>
 8008130:	f04f 34ff 	mov.w	r4, #4294967295
 8008134:	4620      	mov	r0, r4
 8008136:	bd70      	pop	{r4, r5, r6, pc}
 8008138:	200007a4 	.word	0x200007a4

0800813c <_malloc_r>:
 800813c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008140:	1ccd      	adds	r5, r1, #3
 8008142:	f025 0503 	bic.w	r5, r5, #3
 8008146:	3508      	adds	r5, #8
 8008148:	2d0c      	cmp	r5, #12
 800814a:	bf38      	it	cc
 800814c:	250c      	movcc	r5, #12
 800814e:	2d00      	cmp	r5, #0
 8008150:	4607      	mov	r7, r0
 8008152:	db01      	blt.n	8008158 <_malloc_r+0x1c>
 8008154:	42a9      	cmp	r1, r5
 8008156:	d905      	bls.n	8008164 <_malloc_r+0x28>
 8008158:	230c      	movs	r3, #12
 800815a:	603b      	str	r3, [r7, #0]
 800815c:	2600      	movs	r6, #0
 800815e:	4630      	mov	r0, r6
 8008160:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008164:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008238 <_malloc_r+0xfc>
 8008168:	f000 f868 	bl	800823c <__malloc_lock>
 800816c:	f8d8 3000 	ldr.w	r3, [r8]
 8008170:	461c      	mov	r4, r3
 8008172:	bb5c      	cbnz	r4, 80081cc <_malloc_r+0x90>
 8008174:	4629      	mov	r1, r5
 8008176:	4638      	mov	r0, r7
 8008178:	f7ff ffc0 	bl	80080fc <sbrk_aligned>
 800817c:	1c43      	adds	r3, r0, #1
 800817e:	4604      	mov	r4, r0
 8008180:	d155      	bne.n	800822e <_malloc_r+0xf2>
 8008182:	f8d8 4000 	ldr.w	r4, [r8]
 8008186:	4626      	mov	r6, r4
 8008188:	2e00      	cmp	r6, #0
 800818a:	d145      	bne.n	8008218 <_malloc_r+0xdc>
 800818c:	2c00      	cmp	r4, #0
 800818e:	d048      	beq.n	8008222 <_malloc_r+0xe6>
 8008190:	6823      	ldr	r3, [r4, #0]
 8008192:	4631      	mov	r1, r6
 8008194:	4638      	mov	r0, r7
 8008196:	eb04 0903 	add.w	r9, r4, r3
 800819a:	f000 fc85 	bl	8008aa8 <_sbrk_r>
 800819e:	4581      	cmp	r9, r0
 80081a0:	d13f      	bne.n	8008222 <_malloc_r+0xe6>
 80081a2:	6821      	ldr	r1, [r4, #0]
 80081a4:	1a6d      	subs	r5, r5, r1
 80081a6:	4629      	mov	r1, r5
 80081a8:	4638      	mov	r0, r7
 80081aa:	f7ff ffa7 	bl	80080fc <sbrk_aligned>
 80081ae:	3001      	adds	r0, #1
 80081b0:	d037      	beq.n	8008222 <_malloc_r+0xe6>
 80081b2:	6823      	ldr	r3, [r4, #0]
 80081b4:	442b      	add	r3, r5
 80081b6:	6023      	str	r3, [r4, #0]
 80081b8:	f8d8 3000 	ldr.w	r3, [r8]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d038      	beq.n	8008232 <_malloc_r+0xf6>
 80081c0:	685a      	ldr	r2, [r3, #4]
 80081c2:	42a2      	cmp	r2, r4
 80081c4:	d12b      	bne.n	800821e <_malloc_r+0xe2>
 80081c6:	2200      	movs	r2, #0
 80081c8:	605a      	str	r2, [r3, #4]
 80081ca:	e00f      	b.n	80081ec <_malloc_r+0xb0>
 80081cc:	6822      	ldr	r2, [r4, #0]
 80081ce:	1b52      	subs	r2, r2, r5
 80081d0:	d41f      	bmi.n	8008212 <_malloc_r+0xd6>
 80081d2:	2a0b      	cmp	r2, #11
 80081d4:	d917      	bls.n	8008206 <_malloc_r+0xca>
 80081d6:	1961      	adds	r1, r4, r5
 80081d8:	42a3      	cmp	r3, r4
 80081da:	6025      	str	r5, [r4, #0]
 80081dc:	bf18      	it	ne
 80081de:	6059      	strne	r1, [r3, #4]
 80081e0:	6863      	ldr	r3, [r4, #4]
 80081e2:	bf08      	it	eq
 80081e4:	f8c8 1000 	streq.w	r1, [r8]
 80081e8:	5162      	str	r2, [r4, r5]
 80081ea:	604b      	str	r3, [r1, #4]
 80081ec:	4638      	mov	r0, r7
 80081ee:	f104 060b 	add.w	r6, r4, #11
 80081f2:	f000 f829 	bl	8008248 <__malloc_unlock>
 80081f6:	f026 0607 	bic.w	r6, r6, #7
 80081fa:	1d23      	adds	r3, r4, #4
 80081fc:	1af2      	subs	r2, r6, r3
 80081fe:	d0ae      	beq.n	800815e <_malloc_r+0x22>
 8008200:	1b9b      	subs	r3, r3, r6
 8008202:	50a3      	str	r3, [r4, r2]
 8008204:	e7ab      	b.n	800815e <_malloc_r+0x22>
 8008206:	42a3      	cmp	r3, r4
 8008208:	6862      	ldr	r2, [r4, #4]
 800820a:	d1dd      	bne.n	80081c8 <_malloc_r+0x8c>
 800820c:	f8c8 2000 	str.w	r2, [r8]
 8008210:	e7ec      	b.n	80081ec <_malloc_r+0xb0>
 8008212:	4623      	mov	r3, r4
 8008214:	6864      	ldr	r4, [r4, #4]
 8008216:	e7ac      	b.n	8008172 <_malloc_r+0x36>
 8008218:	4634      	mov	r4, r6
 800821a:	6876      	ldr	r6, [r6, #4]
 800821c:	e7b4      	b.n	8008188 <_malloc_r+0x4c>
 800821e:	4613      	mov	r3, r2
 8008220:	e7cc      	b.n	80081bc <_malloc_r+0x80>
 8008222:	230c      	movs	r3, #12
 8008224:	603b      	str	r3, [r7, #0]
 8008226:	4638      	mov	r0, r7
 8008228:	f000 f80e 	bl	8008248 <__malloc_unlock>
 800822c:	e797      	b.n	800815e <_malloc_r+0x22>
 800822e:	6025      	str	r5, [r4, #0]
 8008230:	e7dc      	b.n	80081ec <_malloc_r+0xb0>
 8008232:	605b      	str	r3, [r3, #4]
 8008234:	deff      	udf	#255	; 0xff
 8008236:	bf00      	nop
 8008238:	200007a0 	.word	0x200007a0

0800823c <__malloc_lock>:
 800823c:	4801      	ldr	r0, [pc, #4]	; (8008244 <__malloc_lock+0x8>)
 800823e:	f7ff b87e 	b.w	800733e <__retarget_lock_acquire_recursive>
 8008242:	bf00      	nop
 8008244:	2000079c 	.word	0x2000079c

08008248 <__malloc_unlock>:
 8008248:	4801      	ldr	r0, [pc, #4]	; (8008250 <__malloc_unlock+0x8>)
 800824a:	f7ff b879 	b.w	8007340 <__retarget_lock_release_recursive>
 800824e:	bf00      	nop
 8008250:	2000079c 	.word	0x2000079c

08008254 <_Balloc>:
 8008254:	b570      	push	{r4, r5, r6, lr}
 8008256:	69c6      	ldr	r6, [r0, #28]
 8008258:	4604      	mov	r4, r0
 800825a:	460d      	mov	r5, r1
 800825c:	b976      	cbnz	r6, 800827c <_Balloc+0x28>
 800825e:	2010      	movs	r0, #16
 8008260:	f7ff ff44 	bl	80080ec <malloc>
 8008264:	4602      	mov	r2, r0
 8008266:	61e0      	str	r0, [r4, #28]
 8008268:	b920      	cbnz	r0, 8008274 <_Balloc+0x20>
 800826a:	4b18      	ldr	r3, [pc, #96]	; (80082cc <_Balloc+0x78>)
 800826c:	4818      	ldr	r0, [pc, #96]	; (80082d0 <_Balloc+0x7c>)
 800826e:	216b      	movs	r1, #107	; 0x6b
 8008270:	f000 fc2a 	bl	8008ac8 <__assert_func>
 8008274:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008278:	6006      	str	r6, [r0, #0]
 800827a:	60c6      	str	r6, [r0, #12]
 800827c:	69e6      	ldr	r6, [r4, #28]
 800827e:	68f3      	ldr	r3, [r6, #12]
 8008280:	b183      	cbz	r3, 80082a4 <_Balloc+0x50>
 8008282:	69e3      	ldr	r3, [r4, #28]
 8008284:	68db      	ldr	r3, [r3, #12]
 8008286:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800828a:	b9b8      	cbnz	r0, 80082bc <_Balloc+0x68>
 800828c:	2101      	movs	r1, #1
 800828e:	fa01 f605 	lsl.w	r6, r1, r5
 8008292:	1d72      	adds	r2, r6, #5
 8008294:	0092      	lsls	r2, r2, #2
 8008296:	4620      	mov	r0, r4
 8008298:	f000 fc34 	bl	8008b04 <_calloc_r>
 800829c:	b160      	cbz	r0, 80082b8 <_Balloc+0x64>
 800829e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80082a2:	e00e      	b.n	80082c2 <_Balloc+0x6e>
 80082a4:	2221      	movs	r2, #33	; 0x21
 80082a6:	2104      	movs	r1, #4
 80082a8:	4620      	mov	r0, r4
 80082aa:	f000 fc2b 	bl	8008b04 <_calloc_r>
 80082ae:	69e3      	ldr	r3, [r4, #28]
 80082b0:	60f0      	str	r0, [r6, #12]
 80082b2:	68db      	ldr	r3, [r3, #12]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d1e4      	bne.n	8008282 <_Balloc+0x2e>
 80082b8:	2000      	movs	r0, #0
 80082ba:	bd70      	pop	{r4, r5, r6, pc}
 80082bc:	6802      	ldr	r2, [r0, #0]
 80082be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80082c2:	2300      	movs	r3, #0
 80082c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80082c8:	e7f7      	b.n	80082ba <_Balloc+0x66>
 80082ca:	bf00      	nop
 80082cc:	08009181 	.word	0x08009181
 80082d0:	08009201 	.word	0x08009201

080082d4 <_Bfree>:
 80082d4:	b570      	push	{r4, r5, r6, lr}
 80082d6:	69c6      	ldr	r6, [r0, #28]
 80082d8:	4605      	mov	r5, r0
 80082da:	460c      	mov	r4, r1
 80082dc:	b976      	cbnz	r6, 80082fc <_Bfree+0x28>
 80082de:	2010      	movs	r0, #16
 80082e0:	f7ff ff04 	bl	80080ec <malloc>
 80082e4:	4602      	mov	r2, r0
 80082e6:	61e8      	str	r0, [r5, #28]
 80082e8:	b920      	cbnz	r0, 80082f4 <_Bfree+0x20>
 80082ea:	4b09      	ldr	r3, [pc, #36]	; (8008310 <_Bfree+0x3c>)
 80082ec:	4809      	ldr	r0, [pc, #36]	; (8008314 <_Bfree+0x40>)
 80082ee:	218f      	movs	r1, #143	; 0x8f
 80082f0:	f000 fbea 	bl	8008ac8 <__assert_func>
 80082f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082f8:	6006      	str	r6, [r0, #0]
 80082fa:	60c6      	str	r6, [r0, #12]
 80082fc:	b13c      	cbz	r4, 800830e <_Bfree+0x3a>
 80082fe:	69eb      	ldr	r3, [r5, #28]
 8008300:	6862      	ldr	r2, [r4, #4]
 8008302:	68db      	ldr	r3, [r3, #12]
 8008304:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008308:	6021      	str	r1, [r4, #0]
 800830a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800830e:	bd70      	pop	{r4, r5, r6, pc}
 8008310:	08009181 	.word	0x08009181
 8008314:	08009201 	.word	0x08009201

08008318 <__multadd>:
 8008318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800831c:	690d      	ldr	r5, [r1, #16]
 800831e:	4607      	mov	r7, r0
 8008320:	460c      	mov	r4, r1
 8008322:	461e      	mov	r6, r3
 8008324:	f101 0c14 	add.w	ip, r1, #20
 8008328:	2000      	movs	r0, #0
 800832a:	f8dc 3000 	ldr.w	r3, [ip]
 800832e:	b299      	uxth	r1, r3
 8008330:	fb02 6101 	mla	r1, r2, r1, r6
 8008334:	0c1e      	lsrs	r6, r3, #16
 8008336:	0c0b      	lsrs	r3, r1, #16
 8008338:	fb02 3306 	mla	r3, r2, r6, r3
 800833c:	b289      	uxth	r1, r1
 800833e:	3001      	adds	r0, #1
 8008340:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008344:	4285      	cmp	r5, r0
 8008346:	f84c 1b04 	str.w	r1, [ip], #4
 800834a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800834e:	dcec      	bgt.n	800832a <__multadd+0x12>
 8008350:	b30e      	cbz	r6, 8008396 <__multadd+0x7e>
 8008352:	68a3      	ldr	r3, [r4, #8]
 8008354:	42ab      	cmp	r3, r5
 8008356:	dc19      	bgt.n	800838c <__multadd+0x74>
 8008358:	6861      	ldr	r1, [r4, #4]
 800835a:	4638      	mov	r0, r7
 800835c:	3101      	adds	r1, #1
 800835e:	f7ff ff79 	bl	8008254 <_Balloc>
 8008362:	4680      	mov	r8, r0
 8008364:	b928      	cbnz	r0, 8008372 <__multadd+0x5a>
 8008366:	4602      	mov	r2, r0
 8008368:	4b0c      	ldr	r3, [pc, #48]	; (800839c <__multadd+0x84>)
 800836a:	480d      	ldr	r0, [pc, #52]	; (80083a0 <__multadd+0x88>)
 800836c:	21ba      	movs	r1, #186	; 0xba
 800836e:	f000 fbab 	bl	8008ac8 <__assert_func>
 8008372:	6922      	ldr	r2, [r4, #16]
 8008374:	3202      	adds	r2, #2
 8008376:	f104 010c 	add.w	r1, r4, #12
 800837a:	0092      	lsls	r2, r2, #2
 800837c:	300c      	adds	r0, #12
 800837e:	f7fe ffe0 	bl	8007342 <memcpy>
 8008382:	4621      	mov	r1, r4
 8008384:	4638      	mov	r0, r7
 8008386:	f7ff ffa5 	bl	80082d4 <_Bfree>
 800838a:	4644      	mov	r4, r8
 800838c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008390:	3501      	adds	r5, #1
 8008392:	615e      	str	r6, [r3, #20]
 8008394:	6125      	str	r5, [r4, #16]
 8008396:	4620      	mov	r0, r4
 8008398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800839c:	080091f0 	.word	0x080091f0
 80083a0:	08009201 	.word	0x08009201

080083a4 <__hi0bits>:
 80083a4:	0c03      	lsrs	r3, r0, #16
 80083a6:	041b      	lsls	r3, r3, #16
 80083a8:	b9d3      	cbnz	r3, 80083e0 <__hi0bits+0x3c>
 80083aa:	0400      	lsls	r0, r0, #16
 80083ac:	2310      	movs	r3, #16
 80083ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80083b2:	bf04      	itt	eq
 80083b4:	0200      	lsleq	r0, r0, #8
 80083b6:	3308      	addeq	r3, #8
 80083b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80083bc:	bf04      	itt	eq
 80083be:	0100      	lsleq	r0, r0, #4
 80083c0:	3304      	addeq	r3, #4
 80083c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80083c6:	bf04      	itt	eq
 80083c8:	0080      	lsleq	r0, r0, #2
 80083ca:	3302      	addeq	r3, #2
 80083cc:	2800      	cmp	r0, #0
 80083ce:	db05      	blt.n	80083dc <__hi0bits+0x38>
 80083d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80083d4:	f103 0301 	add.w	r3, r3, #1
 80083d8:	bf08      	it	eq
 80083da:	2320      	moveq	r3, #32
 80083dc:	4618      	mov	r0, r3
 80083de:	4770      	bx	lr
 80083e0:	2300      	movs	r3, #0
 80083e2:	e7e4      	b.n	80083ae <__hi0bits+0xa>

080083e4 <__lo0bits>:
 80083e4:	6803      	ldr	r3, [r0, #0]
 80083e6:	f013 0207 	ands.w	r2, r3, #7
 80083ea:	d00c      	beq.n	8008406 <__lo0bits+0x22>
 80083ec:	07d9      	lsls	r1, r3, #31
 80083ee:	d422      	bmi.n	8008436 <__lo0bits+0x52>
 80083f0:	079a      	lsls	r2, r3, #30
 80083f2:	bf49      	itett	mi
 80083f4:	085b      	lsrmi	r3, r3, #1
 80083f6:	089b      	lsrpl	r3, r3, #2
 80083f8:	6003      	strmi	r3, [r0, #0]
 80083fa:	2201      	movmi	r2, #1
 80083fc:	bf5c      	itt	pl
 80083fe:	6003      	strpl	r3, [r0, #0]
 8008400:	2202      	movpl	r2, #2
 8008402:	4610      	mov	r0, r2
 8008404:	4770      	bx	lr
 8008406:	b299      	uxth	r1, r3
 8008408:	b909      	cbnz	r1, 800840e <__lo0bits+0x2a>
 800840a:	0c1b      	lsrs	r3, r3, #16
 800840c:	2210      	movs	r2, #16
 800840e:	b2d9      	uxtb	r1, r3
 8008410:	b909      	cbnz	r1, 8008416 <__lo0bits+0x32>
 8008412:	3208      	adds	r2, #8
 8008414:	0a1b      	lsrs	r3, r3, #8
 8008416:	0719      	lsls	r1, r3, #28
 8008418:	bf04      	itt	eq
 800841a:	091b      	lsreq	r3, r3, #4
 800841c:	3204      	addeq	r2, #4
 800841e:	0799      	lsls	r1, r3, #30
 8008420:	bf04      	itt	eq
 8008422:	089b      	lsreq	r3, r3, #2
 8008424:	3202      	addeq	r2, #2
 8008426:	07d9      	lsls	r1, r3, #31
 8008428:	d403      	bmi.n	8008432 <__lo0bits+0x4e>
 800842a:	085b      	lsrs	r3, r3, #1
 800842c:	f102 0201 	add.w	r2, r2, #1
 8008430:	d003      	beq.n	800843a <__lo0bits+0x56>
 8008432:	6003      	str	r3, [r0, #0]
 8008434:	e7e5      	b.n	8008402 <__lo0bits+0x1e>
 8008436:	2200      	movs	r2, #0
 8008438:	e7e3      	b.n	8008402 <__lo0bits+0x1e>
 800843a:	2220      	movs	r2, #32
 800843c:	e7e1      	b.n	8008402 <__lo0bits+0x1e>
	...

08008440 <__i2b>:
 8008440:	b510      	push	{r4, lr}
 8008442:	460c      	mov	r4, r1
 8008444:	2101      	movs	r1, #1
 8008446:	f7ff ff05 	bl	8008254 <_Balloc>
 800844a:	4602      	mov	r2, r0
 800844c:	b928      	cbnz	r0, 800845a <__i2b+0x1a>
 800844e:	4b05      	ldr	r3, [pc, #20]	; (8008464 <__i2b+0x24>)
 8008450:	4805      	ldr	r0, [pc, #20]	; (8008468 <__i2b+0x28>)
 8008452:	f240 1145 	movw	r1, #325	; 0x145
 8008456:	f000 fb37 	bl	8008ac8 <__assert_func>
 800845a:	2301      	movs	r3, #1
 800845c:	6144      	str	r4, [r0, #20]
 800845e:	6103      	str	r3, [r0, #16]
 8008460:	bd10      	pop	{r4, pc}
 8008462:	bf00      	nop
 8008464:	080091f0 	.word	0x080091f0
 8008468:	08009201 	.word	0x08009201

0800846c <__multiply>:
 800846c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008470:	4691      	mov	r9, r2
 8008472:	690a      	ldr	r2, [r1, #16]
 8008474:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008478:	429a      	cmp	r2, r3
 800847a:	bfb8      	it	lt
 800847c:	460b      	movlt	r3, r1
 800847e:	460c      	mov	r4, r1
 8008480:	bfbc      	itt	lt
 8008482:	464c      	movlt	r4, r9
 8008484:	4699      	movlt	r9, r3
 8008486:	6927      	ldr	r7, [r4, #16]
 8008488:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800848c:	68a3      	ldr	r3, [r4, #8]
 800848e:	6861      	ldr	r1, [r4, #4]
 8008490:	eb07 060a 	add.w	r6, r7, sl
 8008494:	42b3      	cmp	r3, r6
 8008496:	b085      	sub	sp, #20
 8008498:	bfb8      	it	lt
 800849a:	3101      	addlt	r1, #1
 800849c:	f7ff feda 	bl	8008254 <_Balloc>
 80084a0:	b930      	cbnz	r0, 80084b0 <__multiply+0x44>
 80084a2:	4602      	mov	r2, r0
 80084a4:	4b44      	ldr	r3, [pc, #272]	; (80085b8 <__multiply+0x14c>)
 80084a6:	4845      	ldr	r0, [pc, #276]	; (80085bc <__multiply+0x150>)
 80084a8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80084ac:	f000 fb0c 	bl	8008ac8 <__assert_func>
 80084b0:	f100 0514 	add.w	r5, r0, #20
 80084b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80084b8:	462b      	mov	r3, r5
 80084ba:	2200      	movs	r2, #0
 80084bc:	4543      	cmp	r3, r8
 80084be:	d321      	bcc.n	8008504 <__multiply+0x98>
 80084c0:	f104 0314 	add.w	r3, r4, #20
 80084c4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80084c8:	f109 0314 	add.w	r3, r9, #20
 80084cc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80084d0:	9202      	str	r2, [sp, #8]
 80084d2:	1b3a      	subs	r2, r7, r4
 80084d4:	3a15      	subs	r2, #21
 80084d6:	f022 0203 	bic.w	r2, r2, #3
 80084da:	3204      	adds	r2, #4
 80084dc:	f104 0115 	add.w	r1, r4, #21
 80084e0:	428f      	cmp	r7, r1
 80084e2:	bf38      	it	cc
 80084e4:	2204      	movcc	r2, #4
 80084e6:	9201      	str	r2, [sp, #4]
 80084e8:	9a02      	ldr	r2, [sp, #8]
 80084ea:	9303      	str	r3, [sp, #12]
 80084ec:	429a      	cmp	r2, r3
 80084ee:	d80c      	bhi.n	800850a <__multiply+0x9e>
 80084f0:	2e00      	cmp	r6, #0
 80084f2:	dd03      	ble.n	80084fc <__multiply+0x90>
 80084f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d05b      	beq.n	80085b4 <__multiply+0x148>
 80084fc:	6106      	str	r6, [r0, #16]
 80084fe:	b005      	add	sp, #20
 8008500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008504:	f843 2b04 	str.w	r2, [r3], #4
 8008508:	e7d8      	b.n	80084bc <__multiply+0x50>
 800850a:	f8b3 a000 	ldrh.w	sl, [r3]
 800850e:	f1ba 0f00 	cmp.w	sl, #0
 8008512:	d024      	beq.n	800855e <__multiply+0xf2>
 8008514:	f104 0e14 	add.w	lr, r4, #20
 8008518:	46a9      	mov	r9, r5
 800851a:	f04f 0c00 	mov.w	ip, #0
 800851e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008522:	f8d9 1000 	ldr.w	r1, [r9]
 8008526:	fa1f fb82 	uxth.w	fp, r2
 800852a:	b289      	uxth	r1, r1
 800852c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008530:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008534:	f8d9 2000 	ldr.w	r2, [r9]
 8008538:	4461      	add	r1, ip
 800853a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800853e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008542:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008546:	b289      	uxth	r1, r1
 8008548:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800854c:	4577      	cmp	r7, lr
 800854e:	f849 1b04 	str.w	r1, [r9], #4
 8008552:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008556:	d8e2      	bhi.n	800851e <__multiply+0xb2>
 8008558:	9a01      	ldr	r2, [sp, #4]
 800855a:	f845 c002 	str.w	ip, [r5, r2]
 800855e:	9a03      	ldr	r2, [sp, #12]
 8008560:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008564:	3304      	adds	r3, #4
 8008566:	f1b9 0f00 	cmp.w	r9, #0
 800856a:	d021      	beq.n	80085b0 <__multiply+0x144>
 800856c:	6829      	ldr	r1, [r5, #0]
 800856e:	f104 0c14 	add.w	ip, r4, #20
 8008572:	46ae      	mov	lr, r5
 8008574:	f04f 0a00 	mov.w	sl, #0
 8008578:	f8bc b000 	ldrh.w	fp, [ip]
 800857c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008580:	fb09 220b 	mla	r2, r9, fp, r2
 8008584:	4452      	add	r2, sl
 8008586:	b289      	uxth	r1, r1
 8008588:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800858c:	f84e 1b04 	str.w	r1, [lr], #4
 8008590:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008594:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008598:	f8be 1000 	ldrh.w	r1, [lr]
 800859c:	fb09 110a 	mla	r1, r9, sl, r1
 80085a0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80085a4:	4567      	cmp	r7, ip
 80085a6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80085aa:	d8e5      	bhi.n	8008578 <__multiply+0x10c>
 80085ac:	9a01      	ldr	r2, [sp, #4]
 80085ae:	50a9      	str	r1, [r5, r2]
 80085b0:	3504      	adds	r5, #4
 80085b2:	e799      	b.n	80084e8 <__multiply+0x7c>
 80085b4:	3e01      	subs	r6, #1
 80085b6:	e79b      	b.n	80084f0 <__multiply+0x84>
 80085b8:	080091f0 	.word	0x080091f0
 80085bc:	08009201 	.word	0x08009201

080085c0 <__pow5mult>:
 80085c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085c4:	4615      	mov	r5, r2
 80085c6:	f012 0203 	ands.w	r2, r2, #3
 80085ca:	4606      	mov	r6, r0
 80085cc:	460f      	mov	r7, r1
 80085ce:	d007      	beq.n	80085e0 <__pow5mult+0x20>
 80085d0:	4c25      	ldr	r4, [pc, #148]	; (8008668 <__pow5mult+0xa8>)
 80085d2:	3a01      	subs	r2, #1
 80085d4:	2300      	movs	r3, #0
 80085d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80085da:	f7ff fe9d 	bl	8008318 <__multadd>
 80085de:	4607      	mov	r7, r0
 80085e0:	10ad      	asrs	r5, r5, #2
 80085e2:	d03d      	beq.n	8008660 <__pow5mult+0xa0>
 80085e4:	69f4      	ldr	r4, [r6, #28]
 80085e6:	b97c      	cbnz	r4, 8008608 <__pow5mult+0x48>
 80085e8:	2010      	movs	r0, #16
 80085ea:	f7ff fd7f 	bl	80080ec <malloc>
 80085ee:	4602      	mov	r2, r0
 80085f0:	61f0      	str	r0, [r6, #28]
 80085f2:	b928      	cbnz	r0, 8008600 <__pow5mult+0x40>
 80085f4:	4b1d      	ldr	r3, [pc, #116]	; (800866c <__pow5mult+0xac>)
 80085f6:	481e      	ldr	r0, [pc, #120]	; (8008670 <__pow5mult+0xb0>)
 80085f8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80085fc:	f000 fa64 	bl	8008ac8 <__assert_func>
 8008600:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008604:	6004      	str	r4, [r0, #0]
 8008606:	60c4      	str	r4, [r0, #12]
 8008608:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800860c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008610:	b94c      	cbnz	r4, 8008626 <__pow5mult+0x66>
 8008612:	f240 2171 	movw	r1, #625	; 0x271
 8008616:	4630      	mov	r0, r6
 8008618:	f7ff ff12 	bl	8008440 <__i2b>
 800861c:	2300      	movs	r3, #0
 800861e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008622:	4604      	mov	r4, r0
 8008624:	6003      	str	r3, [r0, #0]
 8008626:	f04f 0900 	mov.w	r9, #0
 800862a:	07eb      	lsls	r3, r5, #31
 800862c:	d50a      	bpl.n	8008644 <__pow5mult+0x84>
 800862e:	4639      	mov	r1, r7
 8008630:	4622      	mov	r2, r4
 8008632:	4630      	mov	r0, r6
 8008634:	f7ff ff1a 	bl	800846c <__multiply>
 8008638:	4639      	mov	r1, r7
 800863a:	4680      	mov	r8, r0
 800863c:	4630      	mov	r0, r6
 800863e:	f7ff fe49 	bl	80082d4 <_Bfree>
 8008642:	4647      	mov	r7, r8
 8008644:	106d      	asrs	r5, r5, #1
 8008646:	d00b      	beq.n	8008660 <__pow5mult+0xa0>
 8008648:	6820      	ldr	r0, [r4, #0]
 800864a:	b938      	cbnz	r0, 800865c <__pow5mult+0x9c>
 800864c:	4622      	mov	r2, r4
 800864e:	4621      	mov	r1, r4
 8008650:	4630      	mov	r0, r6
 8008652:	f7ff ff0b 	bl	800846c <__multiply>
 8008656:	6020      	str	r0, [r4, #0]
 8008658:	f8c0 9000 	str.w	r9, [r0]
 800865c:	4604      	mov	r4, r0
 800865e:	e7e4      	b.n	800862a <__pow5mult+0x6a>
 8008660:	4638      	mov	r0, r7
 8008662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008666:	bf00      	nop
 8008668:	08009350 	.word	0x08009350
 800866c:	08009181 	.word	0x08009181
 8008670:	08009201 	.word	0x08009201

08008674 <__lshift>:
 8008674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008678:	460c      	mov	r4, r1
 800867a:	6849      	ldr	r1, [r1, #4]
 800867c:	6923      	ldr	r3, [r4, #16]
 800867e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008682:	68a3      	ldr	r3, [r4, #8]
 8008684:	4607      	mov	r7, r0
 8008686:	4691      	mov	r9, r2
 8008688:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800868c:	f108 0601 	add.w	r6, r8, #1
 8008690:	42b3      	cmp	r3, r6
 8008692:	db0b      	blt.n	80086ac <__lshift+0x38>
 8008694:	4638      	mov	r0, r7
 8008696:	f7ff fddd 	bl	8008254 <_Balloc>
 800869a:	4605      	mov	r5, r0
 800869c:	b948      	cbnz	r0, 80086b2 <__lshift+0x3e>
 800869e:	4602      	mov	r2, r0
 80086a0:	4b28      	ldr	r3, [pc, #160]	; (8008744 <__lshift+0xd0>)
 80086a2:	4829      	ldr	r0, [pc, #164]	; (8008748 <__lshift+0xd4>)
 80086a4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80086a8:	f000 fa0e 	bl	8008ac8 <__assert_func>
 80086ac:	3101      	adds	r1, #1
 80086ae:	005b      	lsls	r3, r3, #1
 80086b0:	e7ee      	b.n	8008690 <__lshift+0x1c>
 80086b2:	2300      	movs	r3, #0
 80086b4:	f100 0114 	add.w	r1, r0, #20
 80086b8:	f100 0210 	add.w	r2, r0, #16
 80086bc:	4618      	mov	r0, r3
 80086be:	4553      	cmp	r3, sl
 80086c0:	db33      	blt.n	800872a <__lshift+0xb6>
 80086c2:	6920      	ldr	r0, [r4, #16]
 80086c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80086c8:	f104 0314 	add.w	r3, r4, #20
 80086cc:	f019 091f 	ands.w	r9, r9, #31
 80086d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80086d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80086d8:	d02b      	beq.n	8008732 <__lshift+0xbe>
 80086da:	f1c9 0e20 	rsb	lr, r9, #32
 80086de:	468a      	mov	sl, r1
 80086e0:	2200      	movs	r2, #0
 80086e2:	6818      	ldr	r0, [r3, #0]
 80086e4:	fa00 f009 	lsl.w	r0, r0, r9
 80086e8:	4310      	orrs	r0, r2
 80086ea:	f84a 0b04 	str.w	r0, [sl], #4
 80086ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80086f2:	459c      	cmp	ip, r3
 80086f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80086f8:	d8f3      	bhi.n	80086e2 <__lshift+0x6e>
 80086fa:	ebac 0304 	sub.w	r3, ip, r4
 80086fe:	3b15      	subs	r3, #21
 8008700:	f023 0303 	bic.w	r3, r3, #3
 8008704:	3304      	adds	r3, #4
 8008706:	f104 0015 	add.w	r0, r4, #21
 800870a:	4584      	cmp	ip, r0
 800870c:	bf38      	it	cc
 800870e:	2304      	movcc	r3, #4
 8008710:	50ca      	str	r2, [r1, r3]
 8008712:	b10a      	cbz	r2, 8008718 <__lshift+0xa4>
 8008714:	f108 0602 	add.w	r6, r8, #2
 8008718:	3e01      	subs	r6, #1
 800871a:	4638      	mov	r0, r7
 800871c:	612e      	str	r6, [r5, #16]
 800871e:	4621      	mov	r1, r4
 8008720:	f7ff fdd8 	bl	80082d4 <_Bfree>
 8008724:	4628      	mov	r0, r5
 8008726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800872a:	f842 0f04 	str.w	r0, [r2, #4]!
 800872e:	3301      	adds	r3, #1
 8008730:	e7c5      	b.n	80086be <__lshift+0x4a>
 8008732:	3904      	subs	r1, #4
 8008734:	f853 2b04 	ldr.w	r2, [r3], #4
 8008738:	f841 2f04 	str.w	r2, [r1, #4]!
 800873c:	459c      	cmp	ip, r3
 800873e:	d8f9      	bhi.n	8008734 <__lshift+0xc0>
 8008740:	e7ea      	b.n	8008718 <__lshift+0xa4>
 8008742:	bf00      	nop
 8008744:	080091f0 	.word	0x080091f0
 8008748:	08009201 	.word	0x08009201

0800874c <__mcmp>:
 800874c:	b530      	push	{r4, r5, lr}
 800874e:	6902      	ldr	r2, [r0, #16]
 8008750:	690c      	ldr	r4, [r1, #16]
 8008752:	1b12      	subs	r2, r2, r4
 8008754:	d10e      	bne.n	8008774 <__mcmp+0x28>
 8008756:	f100 0314 	add.w	r3, r0, #20
 800875a:	3114      	adds	r1, #20
 800875c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008760:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008764:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008768:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800876c:	42a5      	cmp	r5, r4
 800876e:	d003      	beq.n	8008778 <__mcmp+0x2c>
 8008770:	d305      	bcc.n	800877e <__mcmp+0x32>
 8008772:	2201      	movs	r2, #1
 8008774:	4610      	mov	r0, r2
 8008776:	bd30      	pop	{r4, r5, pc}
 8008778:	4283      	cmp	r3, r0
 800877a:	d3f3      	bcc.n	8008764 <__mcmp+0x18>
 800877c:	e7fa      	b.n	8008774 <__mcmp+0x28>
 800877e:	f04f 32ff 	mov.w	r2, #4294967295
 8008782:	e7f7      	b.n	8008774 <__mcmp+0x28>

08008784 <__mdiff>:
 8008784:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008788:	460c      	mov	r4, r1
 800878a:	4606      	mov	r6, r0
 800878c:	4611      	mov	r1, r2
 800878e:	4620      	mov	r0, r4
 8008790:	4690      	mov	r8, r2
 8008792:	f7ff ffdb 	bl	800874c <__mcmp>
 8008796:	1e05      	subs	r5, r0, #0
 8008798:	d110      	bne.n	80087bc <__mdiff+0x38>
 800879a:	4629      	mov	r1, r5
 800879c:	4630      	mov	r0, r6
 800879e:	f7ff fd59 	bl	8008254 <_Balloc>
 80087a2:	b930      	cbnz	r0, 80087b2 <__mdiff+0x2e>
 80087a4:	4b3a      	ldr	r3, [pc, #232]	; (8008890 <__mdiff+0x10c>)
 80087a6:	4602      	mov	r2, r0
 80087a8:	f240 2137 	movw	r1, #567	; 0x237
 80087ac:	4839      	ldr	r0, [pc, #228]	; (8008894 <__mdiff+0x110>)
 80087ae:	f000 f98b 	bl	8008ac8 <__assert_func>
 80087b2:	2301      	movs	r3, #1
 80087b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80087b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087bc:	bfa4      	itt	ge
 80087be:	4643      	movge	r3, r8
 80087c0:	46a0      	movge	r8, r4
 80087c2:	4630      	mov	r0, r6
 80087c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80087c8:	bfa6      	itte	ge
 80087ca:	461c      	movge	r4, r3
 80087cc:	2500      	movge	r5, #0
 80087ce:	2501      	movlt	r5, #1
 80087d0:	f7ff fd40 	bl	8008254 <_Balloc>
 80087d4:	b920      	cbnz	r0, 80087e0 <__mdiff+0x5c>
 80087d6:	4b2e      	ldr	r3, [pc, #184]	; (8008890 <__mdiff+0x10c>)
 80087d8:	4602      	mov	r2, r0
 80087da:	f240 2145 	movw	r1, #581	; 0x245
 80087de:	e7e5      	b.n	80087ac <__mdiff+0x28>
 80087e0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80087e4:	6926      	ldr	r6, [r4, #16]
 80087e6:	60c5      	str	r5, [r0, #12]
 80087e8:	f104 0914 	add.w	r9, r4, #20
 80087ec:	f108 0514 	add.w	r5, r8, #20
 80087f0:	f100 0e14 	add.w	lr, r0, #20
 80087f4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80087f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80087fc:	f108 0210 	add.w	r2, r8, #16
 8008800:	46f2      	mov	sl, lr
 8008802:	2100      	movs	r1, #0
 8008804:	f859 3b04 	ldr.w	r3, [r9], #4
 8008808:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800880c:	fa11 f88b 	uxtah	r8, r1, fp
 8008810:	b299      	uxth	r1, r3
 8008812:	0c1b      	lsrs	r3, r3, #16
 8008814:	eba8 0801 	sub.w	r8, r8, r1
 8008818:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800881c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008820:	fa1f f888 	uxth.w	r8, r8
 8008824:	1419      	asrs	r1, r3, #16
 8008826:	454e      	cmp	r6, r9
 8008828:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800882c:	f84a 3b04 	str.w	r3, [sl], #4
 8008830:	d8e8      	bhi.n	8008804 <__mdiff+0x80>
 8008832:	1b33      	subs	r3, r6, r4
 8008834:	3b15      	subs	r3, #21
 8008836:	f023 0303 	bic.w	r3, r3, #3
 800883a:	3304      	adds	r3, #4
 800883c:	3415      	adds	r4, #21
 800883e:	42a6      	cmp	r6, r4
 8008840:	bf38      	it	cc
 8008842:	2304      	movcc	r3, #4
 8008844:	441d      	add	r5, r3
 8008846:	4473      	add	r3, lr
 8008848:	469e      	mov	lr, r3
 800884a:	462e      	mov	r6, r5
 800884c:	4566      	cmp	r6, ip
 800884e:	d30e      	bcc.n	800886e <__mdiff+0xea>
 8008850:	f10c 0203 	add.w	r2, ip, #3
 8008854:	1b52      	subs	r2, r2, r5
 8008856:	f022 0203 	bic.w	r2, r2, #3
 800885a:	3d03      	subs	r5, #3
 800885c:	45ac      	cmp	ip, r5
 800885e:	bf38      	it	cc
 8008860:	2200      	movcc	r2, #0
 8008862:	4413      	add	r3, r2
 8008864:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008868:	b17a      	cbz	r2, 800888a <__mdiff+0x106>
 800886a:	6107      	str	r7, [r0, #16]
 800886c:	e7a4      	b.n	80087b8 <__mdiff+0x34>
 800886e:	f856 8b04 	ldr.w	r8, [r6], #4
 8008872:	fa11 f288 	uxtah	r2, r1, r8
 8008876:	1414      	asrs	r4, r2, #16
 8008878:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800887c:	b292      	uxth	r2, r2
 800887e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008882:	f84e 2b04 	str.w	r2, [lr], #4
 8008886:	1421      	asrs	r1, r4, #16
 8008888:	e7e0      	b.n	800884c <__mdiff+0xc8>
 800888a:	3f01      	subs	r7, #1
 800888c:	e7ea      	b.n	8008864 <__mdiff+0xe0>
 800888e:	bf00      	nop
 8008890:	080091f0 	.word	0x080091f0
 8008894:	08009201 	.word	0x08009201

08008898 <__d2b>:
 8008898:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800889c:	460f      	mov	r7, r1
 800889e:	2101      	movs	r1, #1
 80088a0:	ec59 8b10 	vmov	r8, r9, d0
 80088a4:	4616      	mov	r6, r2
 80088a6:	f7ff fcd5 	bl	8008254 <_Balloc>
 80088aa:	4604      	mov	r4, r0
 80088ac:	b930      	cbnz	r0, 80088bc <__d2b+0x24>
 80088ae:	4602      	mov	r2, r0
 80088b0:	4b24      	ldr	r3, [pc, #144]	; (8008944 <__d2b+0xac>)
 80088b2:	4825      	ldr	r0, [pc, #148]	; (8008948 <__d2b+0xb0>)
 80088b4:	f240 310f 	movw	r1, #783	; 0x30f
 80088b8:	f000 f906 	bl	8008ac8 <__assert_func>
 80088bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80088c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088c4:	bb2d      	cbnz	r5, 8008912 <__d2b+0x7a>
 80088c6:	9301      	str	r3, [sp, #4]
 80088c8:	f1b8 0300 	subs.w	r3, r8, #0
 80088cc:	d026      	beq.n	800891c <__d2b+0x84>
 80088ce:	4668      	mov	r0, sp
 80088d0:	9300      	str	r3, [sp, #0]
 80088d2:	f7ff fd87 	bl	80083e4 <__lo0bits>
 80088d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80088da:	b1e8      	cbz	r0, 8008918 <__d2b+0x80>
 80088dc:	f1c0 0320 	rsb	r3, r0, #32
 80088e0:	fa02 f303 	lsl.w	r3, r2, r3
 80088e4:	430b      	orrs	r3, r1
 80088e6:	40c2      	lsrs	r2, r0
 80088e8:	6163      	str	r3, [r4, #20]
 80088ea:	9201      	str	r2, [sp, #4]
 80088ec:	9b01      	ldr	r3, [sp, #4]
 80088ee:	61a3      	str	r3, [r4, #24]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	bf14      	ite	ne
 80088f4:	2202      	movne	r2, #2
 80088f6:	2201      	moveq	r2, #1
 80088f8:	6122      	str	r2, [r4, #16]
 80088fa:	b1bd      	cbz	r5, 800892c <__d2b+0x94>
 80088fc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008900:	4405      	add	r5, r0
 8008902:	603d      	str	r5, [r7, #0]
 8008904:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008908:	6030      	str	r0, [r6, #0]
 800890a:	4620      	mov	r0, r4
 800890c:	b003      	add	sp, #12
 800890e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008912:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008916:	e7d6      	b.n	80088c6 <__d2b+0x2e>
 8008918:	6161      	str	r1, [r4, #20]
 800891a:	e7e7      	b.n	80088ec <__d2b+0x54>
 800891c:	a801      	add	r0, sp, #4
 800891e:	f7ff fd61 	bl	80083e4 <__lo0bits>
 8008922:	9b01      	ldr	r3, [sp, #4]
 8008924:	6163      	str	r3, [r4, #20]
 8008926:	3020      	adds	r0, #32
 8008928:	2201      	movs	r2, #1
 800892a:	e7e5      	b.n	80088f8 <__d2b+0x60>
 800892c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008930:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008934:	6038      	str	r0, [r7, #0]
 8008936:	6918      	ldr	r0, [r3, #16]
 8008938:	f7ff fd34 	bl	80083a4 <__hi0bits>
 800893c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008940:	e7e2      	b.n	8008908 <__d2b+0x70>
 8008942:	bf00      	nop
 8008944:	080091f0 	.word	0x080091f0
 8008948:	08009201 	.word	0x08009201

0800894c <__sflush_r>:
 800894c:	898a      	ldrh	r2, [r1, #12]
 800894e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008952:	4605      	mov	r5, r0
 8008954:	0710      	lsls	r0, r2, #28
 8008956:	460c      	mov	r4, r1
 8008958:	d458      	bmi.n	8008a0c <__sflush_r+0xc0>
 800895a:	684b      	ldr	r3, [r1, #4]
 800895c:	2b00      	cmp	r3, #0
 800895e:	dc05      	bgt.n	800896c <__sflush_r+0x20>
 8008960:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008962:	2b00      	cmp	r3, #0
 8008964:	dc02      	bgt.n	800896c <__sflush_r+0x20>
 8008966:	2000      	movs	r0, #0
 8008968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800896c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800896e:	2e00      	cmp	r6, #0
 8008970:	d0f9      	beq.n	8008966 <__sflush_r+0x1a>
 8008972:	2300      	movs	r3, #0
 8008974:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008978:	682f      	ldr	r7, [r5, #0]
 800897a:	6a21      	ldr	r1, [r4, #32]
 800897c:	602b      	str	r3, [r5, #0]
 800897e:	d032      	beq.n	80089e6 <__sflush_r+0x9a>
 8008980:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008982:	89a3      	ldrh	r3, [r4, #12]
 8008984:	075a      	lsls	r2, r3, #29
 8008986:	d505      	bpl.n	8008994 <__sflush_r+0x48>
 8008988:	6863      	ldr	r3, [r4, #4]
 800898a:	1ac0      	subs	r0, r0, r3
 800898c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800898e:	b10b      	cbz	r3, 8008994 <__sflush_r+0x48>
 8008990:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008992:	1ac0      	subs	r0, r0, r3
 8008994:	2300      	movs	r3, #0
 8008996:	4602      	mov	r2, r0
 8008998:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800899a:	6a21      	ldr	r1, [r4, #32]
 800899c:	4628      	mov	r0, r5
 800899e:	47b0      	blx	r6
 80089a0:	1c43      	adds	r3, r0, #1
 80089a2:	89a3      	ldrh	r3, [r4, #12]
 80089a4:	d106      	bne.n	80089b4 <__sflush_r+0x68>
 80089a6:	6829      	ldr	r1, [r5, #0]
 80089a8:	291d      	cmp	r1, #29
 80089aa:	d82b      	bhi.n	8008a04 <__sflush_r+0xb8>
 80089ac:	4a29      	ldr	r2, [pc, #164]	; (8008a54 <__sflush_r+0x108>)
 80089ae:	410a      	asrs	r2, r1
 80089b0:	07d6      	lsls	r6, r2, #31
 80089b2:	d427      	bmi.n	8008a04 <__sflush_r+0xb8>
 80089b4:	2200      	movs	r2, #0
 80089b6:	6062      	str	r2, [r4, #4]
 80089b8:	04d9      	lsls	r1, r3, #19
 80089ba:	6922      	ldr	r2, [r4, #16]
 80089bc:	6022      	str	r2, [r4, #0]
 80089be:	d504      	bpl.n	80089ca <__sflush_r+0x7e>
 80089c0:	1c42      	adds	r2, r0, #1
 80089c2:	d101      	bne.n	80089c8 <__sflush_r+0x7c>
 80089c4:	682b      	ldr	r3, [r5, #0]
 80089c6:	b903      	cbnz	r3, 80089ca <__sflush_r+0x7e>
 80089c8:	6560      	str	r0, [r4, #84]	; 0x54
 80089ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089cc:	602f      	str	r7, [r5, #0]
 80089ce:	2900      	cmp	r1, #0
 80089d0:	d0c9      	beq.n	8008966 <__sflush_r+0x1a>
 80089d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089d6:	4299      	cmp	r1, r3
 80089d8:	d002      	beq.n	80089e0 <__sflush_r+0x94>
 80089da:	4628      	mov	r0, r5
 80089dc:	f7ff fb3a 	bl	8008054 <_free_r>
 80089e0:	2000      	movs	r0, #0
 80089e2:	6360      	str	r0, [r4, #52]	; 0x34
 80089e4:	e7c0      	b.n	8008968 <__sflush_r+0x1c>
 80089e6:	2301      	movs	r3, #1
 80089e8:	4628      	mov	r0, r5
 80089ea:	47b0      	blx	r6
 80089ec:	1c41      	adds	r1, r0, #1
 80089ee:	d1c8      	bne.n	8008982 <__sflush_r+0x36>
 80089f0:	682b      	ldr	r3, [r5, #0]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d0c5      	beq.n	8008982 <__sflush_r+0x36>
 80089f6:	2b1d      	cmp	r3, #29
 80089f8:	d001      	beq.n	80089fe <__sflush_r+0xb2>
 80089fa:	2b16      	cmp	r3, #22
 80089fc:	d101      	bne.n	8008a02 <__sflush_r+0xb6>
 80089fe:	602f      	str	r7, [r5, #0]
 8008a00:	e7b1      	b.n	8008966 <__sflush_r+0x1a>
 8008a02:	89a3      	ldrh	r3, [r4, #12]
 8008a04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a08:	81a3      	strh	r3, [r4, #12]
 8008a0a:	e7ad      	b.n	8008968 <__sflush_r+0x1c>
 8008a0c:	690f      	ldr	r7, [r1, #16]
 8008a0e:	2f00      	cmp	r7, #0
 8008a10:	d0a9      	beq.n	8008966 <__sflush_r+0x1a>
 8008a12:	0793      	lsls	r3, r2, #30
 8008a14:	680e      	ldr	r6, [r1, #0]
 8008a16:	bf08      	it	eq
 8008a18:	694b      	ldreq	r3, [r1, #20]
 8008a1a:	600f      	str	r7, [r1, #0]
 8008a1c:	bf18      	it	ne
 8008a1e:	2300      	movne	r3, #0
 8008a20:	eba6 0807 	sub.w	r8, r6, r7
 8008a24:	608b      	str	r3, [r1, #8]
 8008a26:	f1b8 0f00 	cmp.w	r8, #0
 8008a2a:	dd9c      	ble.n	8008966 <__sflush_r+0x1a>
 8008a2c:	6a21      	ldr	r1, [r4, #32]
 8008a2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a30:	4643      	mov	r3, r8
 8008a32:	463a      	mov	r2, r7
 8008a34:	4628      	mov	r0, r5
 8008a36:	47b0      	blx	r6
 8008a38:	2800      	cmp	r0, #0
 8008a3a:	dc06      	bgt.n	8008a4a <__sflush_r+0xfe>
 8008a3c:	89a3      	ldrh	r3, [r4, #12]
 8008a3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a42:	81a3      	strh	r3, [r4, #12]
 8008a44:	f04f 30ff 	mov.w	r0, #4294967295
 8008a48:	e78e      	b.n	8008968 <__sflush_r+0x1c>
 8008a4a:	4407      	add	r7, r0
 8008a4c:	eba8 0800 	sub.w	r8, r8, r0
 8008a50:	e7e9      	b.n	8008a26 <__sflush_r+0xda>
 8008a52:	bf00      	nop
 8008a54:	dfbffffe 	.word	0xdfbffffe

08008a58 <_fflush_r>:
 8008a58:	b538      	push	{r3, r4, r5, lr}
 8008a5a:	690b      	ldr	r3, [r1, #16]
 8008a5c:	4605      	mov	r5, r0
 8008a5e:	460c      	mov	r4, r1
 8008a60:	b913      	cbnz	r3, 8008a68 <_fflush_r+0x10>
 8008a62:	2500      	movs	r5, #0
 8008a64:	4628      	mov	r0, r5
 8008a66:	bd38      	pop	{r3, r4, r5, pc}
 8008a68:	b118      	cbz	r0, 8008a72 <_fflush_r+0x1a>
 8008a6a:	6a03      	ldr	r3, [r0, #32]
 8008a6c:	b90b      	cbnz	r3, 8008a72 <_fflush_r+0x1a>
 8008a6e:	f7fe fb6f 	bl	8007150 <__sinit>
 8008a72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d0f3      	beq.n	8008a62 <_fflush_r+0xa>
 8008a7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a7c:	07d0      	lsls	r0, r2, #31
 8008a7e:	d404      	bmi.n	8008a8a <_fflush_r+0x32>
 8008a80:	0599      	lsls	r1, r3, #22
 8008a82:	d402      	bmi.n	8008a8a <_fflush_r+0x32>
 8008a84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a86:	f7fe fc5a 	bl	800733e <__retarget_lock_acquire_recursive>
 8008a8a:	4628      	mov	r0, r5
 8008a8c:	4621      	mov	r1, r4
 8008a8e:	f7ff ff5d 	bl	800894c <__sflush_r>
 8008a92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a94:	07da      	lsls	r2, r3, #31
 8008a96:	4605      	mov	r5, r0
 8008a98:	d4e4      	bmi.n	8008a64 <_fflush_r+0xc>
 8008a9a:	89a3      	ldrh	r3, [r4, #12]
 8008a9c:	059b      	lsls	r3, r3, #22
 8008a9e:	d4e1      	bmi.n	8008a64 <_fflush_r+0xc>
 8008aa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008aa2:	f7fe fc4d 	bl	8007340 <__retarget_lock_release_recursive>
 8008aa6:	e7dd      	b.n	8008a64 <_fflush_r+0xc>

08008aa8 <_sbrk_r>:
 8008aa8:	b538      	push	{r3, r4, r5, lr}
 8008aaa:	4d06      	ldr	r5, [pc, #24]	; (8008ac4 <_sbrk_r+0x1c>)
 8008aac:	2300      	movs	r3, #0
 8008aae:	4604      	mov	r4, r0
 8008ab0:	4608      	mov	r0, r1
 8008ab2:	602b      	str	r3, [r5, #0]
 8008ab4:	f7f9 fce0 	bl	8002478 <_sbrk>
 8008ab8:	1c43      	adds	r3, r0, #1
 8008aba:	d102      	bne.n	8008ac2 <_sbrk_r+0x1a>
 8008abc:	682b      	ldr	r3, [r5, #0]
 8008abe:	b103      	cbz	r3, 8008ac2 <_sbrk_r+0x1a>
 8008ac0:	6023      	str	r3, [r4, #0]
 8008ac2:	bd38      	pop	{r3, r4, r5, pc}
 8008ac4:	20000798 	.word	0x20000798

08008ac8 <__assert_func>:
 8008ac8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008aca:	4614      	mov	r4, r2
 8008acc:	461a      	mov	r2, r3
 8008ace:	4b09      	ldr	r3, [pc, #36]	; (8008af4 <__assert_func+0x2c>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4605      	mov	r5, r0
 8008ad4:	68d8      	ldr	r0, [r3, #12]
 8008ad6:	b14c      	cbz	r4, 8008aec <__assert_func+0x24>
 8008ad8:	4b07      	ldr	r3, [pc, #28]	; (8008af8 <__assert_func+0x30>)
 8008ada:	9100      	str	r1, [sp, #0]
 8008adc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ae0:	4906      	ldr	r1, [pc, #24]	; (8008afc <__assert_func+0x34>)
 8008ae2:	462b      	mov	r3, r5
 8008ae4:	f000 f844 	bl	8008b70 <fiprintf>
 8008ae8:	f000 f854 	bl	8008b94 <abort>
 8008aec:	4b04      	ldr	r3, [pc, #16]	; (8008b00 <__assert_func+0x38>)
 8008aee:	461c      	mov	r4, r3
 8008af0:	e7f3      	b.n	8008ada <__assert_func+0x12>
 8008af2:	bf00      	nop
 8008af4:	20000084 	.word	0x20000084
 8008af8:	08009366 	.word	0x08009366
 8008afc:	08009373 	.word	0x08009373
 8008b00:	080093a1 	.word	0x080093a1

08008b04 <_calloc_r>:
 8008b04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b06:	fba1 2402 	umull	r2, r4, r1, r2
 8008b0a:	b94c      	cbnz	r4, 8008b20 <_calloc_r+0x1c>
 8008b0c:	4611      	mov	r1, r2
 8008b0e:	9201      	str	r2, [sp, #4]
 8008b10:	f7ff fb14 	bl	800813c <_malloc_r>
 8008b14:	9a01      	ldr	r2, [sp, #4]
 8008b16:	4605      	mov	r5, r0
 8008b18:	b930      	cbnz	r0, 8008b28 <_calloc_r+0x24>
 8008b1a:	4628      	mov	r0, r5
 8008b1c:	b003      	add	sp, #12
 8008b1e:	bd30      	pop	{r4, r5, pc}
 8008b20:	220c      	movs	r2, #12
 8008b22:	6002      	str	r2, [r0, #0]
 8008b24:	2500      	movs	r5, #0
 8008b26:	e7f8      	b.n	8008b1a <_calloc_r+0x16>
 8008b28:	4621      	mov	r1, r4
 8008b2a:	f7fe fb8a 	bl	8007242 <memset>
 8008b2e:	e7f4      	b.n	8008b1a <_calloc_r+0x16>

08008b30 <__ascii_mbtowc>:
 8008b30:	b082      	sub	sp, #8
 8008b32:	b901      	cbnz	r1, 8008b36 <__ascii_mbtowc+0x6>
 8008b34:	a901      	add	r1, sp, #4
 8008b36:	b142      	cbz	r2, 8008b4a <__ascii_mbtowc+0x1a>
 8008b38:	b14b      	cbz	r3, 8008b4e <__ascii_mbtowc+0x1e>
 8008b3a:	7813      	ldrb	r3, [r2, #0]
 8008b3c:	600b      	str	r3, [r1, #0]
 8008b3e:	7812      	ldrb	r2, [r2, #0]
 8008b40:	1e10      	subs	r0, r2, #0
 8008b42:	bf18      	it	ne
 8008b44:	2001      	movne	r0, #1
 8008b46:	b002      	add	sp, #8
 8008b48:	4770      	bx	lr
 8008b4a:	4610      	mov	r0, r2
 8008b4c:	e7fb      	b.n	8008b46 <__ascii_mbtowc+0x16>
 8008b4e:	f06f 0001 	mvn.w	r0, #1
 8008b52:	e7f8      	b.n	8008b46 <__ascii_mbtowc+0x16>

08008b54 <__ascii_wctomb>:
 8008b54:	b149      	cbz	r1, 8008b6a <__ascii_wctomb+0x16>
 8008b56:	2aff      	cmp	r2, #255	; 0xff
 8008b58:	bf85      	ittet	hi
 8008b5a:	238a      	movhi	r3, #138	; 0x8a
 8008b5c:	6003      	strhi	r3, [r0, #0]
 8008b5e:	700a      	strbls	r2, [r1, #0]
 8008b60:	f04f 30ff 	movhi.w	r0, #4294967295
 8008b64:	bf98      	it	ls
 8008b66:	2001      	movls	r0, #1
 8008b68:	4770      	bx	lr
 8008b6a:	4608      	mov	r0, r1
 8008b6c:	4770      	bx	lr
	...

08008b70 <fiprintf>:
 8008b70:	b40e      	push	{r1, r2, r3}
 8008b72:	b503      	push	{r0, r1, lr}
 8008b74:	4601      	mov	r1, r0
 8008b76:	ab03      	add	r3, sp, #12
 8008b78:	4805      	ldr	r0, [pc, #20]	; (8008b90 <fiprintf+0x20>)
 8008b7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b7e:	6800      	ldr	r0, [r0, #0]
 8008b80:	9301      	str	r3, [sp, #4]
 8008b82:	f000 f837 	bl	8008bf4 <_vfiprintf_r>
 8008b86:	b002      	add	sp, #8
 8008b88:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b8c:	b003      	add	sp, #12
 8008b8e:	4770      	bx	lr
 8008b90:	20000084 	.word	0x20000084

08008b94 <abort>:
 8008b94:	b508      	push	{r3, lr}
 8008b96:	2006      	movs	r0, #6
 8008b98:	f000 fa04 	bl	8008fa4 <raise>
 8008b9c:	2001      	movs	r0, #1
 8008b9e:	f7f9 fbf3 	bl	8002388 <_exit>

08008ba2 <__sfputc_r>:
 8008ba2:	6893      	ldr	r3, [r2, #8]
 8008ba4:	3b01      	subs	r3, #1
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	b410      	push	{r4}
 8008baa:	6093      	str	r3, [r2, #8]
 8008bac:	da08      	bge.n	8008bc0 <__sfputc_r+0x1e>
 8008bae:	6994      	ldr	r4, [r2, #24]
 8008bb0:	42a3      	cmp	r3, r4
 8008bb2:	db01      	blt.n	8008bb8 <__sfputc_r+0x16>
 8008bb4:	290a      	cmp	r1, #10
 8008bb6:	d103      	bne.n	8008bc0 <__sfputc_r+0x1e>
 8008bb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bbc:	f000 b934 	b.w	8008e28 <__swbuf_r>
 8008bc0:	6813      	ldr	r3, [r2, #0]
 8008bc2:	1c58      	adds	r0, r3, #1
 8008bc4:	6010      	str	r0, [r2, #0]
 8008bc6:	7019      	strb	r1, [r3, #0]
 8008bc8:	4608      	mov	r0, r1
 8008bca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <__sfputs_r>:
 8008bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bd2:	4606      	mov	r6, r0
 8008bd4:	460f      	mov	r7, r1
 8008bd6:	4614      	mov	r4, r2
 8008bd8:	18d5      	adds	r5, r2, r3
 8008bda:	42ac      	cmp	r4, r5
 8008bdc:	d101      	bne.n	8008be2 <__sfputs_r+0x12>
 8008bde:	2000      	movs	r0, #0
 8008be0:	e007      	b.n	8008bf2 <__sfputs_r+0x22>
 8008be2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008be6:	463a      	mov	r2, r7
 8008be8:	4630      	mov	r0, r6
 8008bea:	f7ff ffda 	bl	8008ba2 <__sfputc_r>
 8008bee:	1c43      	adds	r3, r0, #1
 8008bf0:	d1f3      	bne.n	8008bda <__sfputs_r+0xa>
 8008bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008bf4 <_vfiprintf_r>:
 8008bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bf8:	460d      	mov	r5, r1
 8008bfa:	b09d      	sub	sp, #116	; 0x74
 8008bfc:	4614      	mov	r4, r2
 8008bfe:	4698      	mov	r8, r3
 8008c00:	4606      	mov	r6, r0
 8008c02:	b118      	cbz	r0, 8008c0c <_vfiprintf_r+0x18>
 8008c04:	6a03      	ldr	r3, [r0, #32]
 8008c06:	b90b      	cbnz	r3, 8008c0c <_vfiprintf_r+0x18>
 8008c08:	f7fe faa2 	bl	8007150 <__sinit>
 8008c0c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c0e:	07d9      	lsls	r1, r3, #31
 8008c10:	d405      	bmi.n	8008c1e <_vfiprintf_r+0x2a>
 8008c12:	89ab      	ldrh	r3, [r5, #12]
 8008c14:	059a      	lsls	r2, r3, #22
 8008c16:	d402      	bmi.n	8008c1e <_vfiprintf_r+0x2a>
 8008c18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c1a:	f7fe fb90 	bl	800733e <__retarget_lock_acquire_recursive>
 8008c1e:	89ab      	ldrh	r3, [r5, #12]
 8008c20:	071b      	lsls	r3, r3, #28
 8008c22:	d501      	bpl.n	8008c28 <_vfiprintf_r+0x34>
 8008c24:	692b      	ldr	r3, [r5, #16]
 8008c26:	b99b      	cbnz	r3, 8008c50 <_vfiprintf_r+0x5c>
 8008c28:	4629      	mov	r1, r5
 8008c2a:	4630      	mov	r0, r6
 8008c2c:	f000 f93a 	bl	8008ea4 <__swsetup_r>
 8008c30:	b170      	cbz	r0, 8008c50 <_vfiprintf_r+0x5c>
 8008c32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c34:	07dc      	lsls	r4, r3, #31
 8008c36:	d504      	bpl.n	8008c42 <_vfiprintf_r+0x4e>
 8008c38:	f04f 30ff 	mov.w	r0, #4294967295
 8008c3c:	b01d      	add	sp, #116	; 0x74
 8008c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c42:	89ab      	ldrh	r3, [r5, #12]
 8008c44:	0598      	lsls	r0, r3, #22
 8008c46:	d4f7      	bmi.n	8008c38 <_vfiprintf_r+0x44>
 8008c48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c4a:	f7fe fb79 	bl	8007340 <__retarget_lock_release_recursive>
 8008c4e:	e7f3      	b.n	8008c38 <_vfiprintf_r+0x44>
 8008c50:	2300      	movs	r3, #0
 8008c52:	9309      	str	r3, [sp, #36]	; 0x24
 8008c54:	2320      	movs	r3, #32
 8008c56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c5e:	2330      	movs	r3, #48	; 0x30
 8008c60:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008e14 <_vfiprintf_r+0x220>
 8008c64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c68:	f04f 0901 	mov.w	r9, #1
 8008c6c:	4623      	mov	r3, r4
 8008c6e:	469a      	mov	sl, r3
 8008c70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c74:	b10a      	cbz	r2, 8008c7a <_vfiprintf_r+0x86>
 8008c76:	2a25      	cmp	r2, #37	; 0x25
 8008c78:	d1f9      	bne.n	8008c6e <_vfiprintf_r+0x7a>
 8008c7a:	ebba 0b04 	subs.w	fp, sl, r4
 8008c7e:	d00b      	beq.n	8008c98 <_vfiprintf_r+0xa4>
 8008c80:	465b      	mov	r3, fp
 8008c82:	4622      	mov	r2, r4
 8008c84:	4629      	mov	r1, r5
 8008c86:	4630      	mov	r0, r6
 8008c88:	f7ff ffa2 	bl	8008bd0 <__sfputs_r>
 8008c8c:	3001      	adds	r0, #1
 8008c8e:	f000 80a9 	beq.w	8008de4 <_vfiprintf_r+0x1f0>
 8008c92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c94:	445a      	add	r2, fp
 8008c96:	9209      	str	r2, [sp, #36]	; 0x24
 8008c98:	f89a 3000 	ldrb.w	r3, [sl]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	f000 80a1 	beq.w	8008de4 <_vfiprintf_r+0x1f0>
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ca8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cac:	f10a 0a01 	add.w	sl, sl, #1
 8008cb0:	9304      	str	r3, [sp, #16]
 8008cb2:	9307      	str	r3, [sp, #28]
 8008cb4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008cb8:	931a      	str	r3, [sp, #104]	; 0x68
 8008cba:	4654      	mov	r4, sl
 8008cbc:	2205      	movs	r2, #5
 8008cbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cc2:	4854      	ldr	r0, [pc, #336]	; (8008e14 <_vfiprintf_r+0x220>)
 8008cc4:	f7f7 faac 	bl	8000220 <memchr>
 8008cc8:	9a04      	ldr	r2, [sp, #16]
 8008cca:	b9d8      	cbnz	r0, 8008d04 <_vfiprintf_r+0x110>
 8008ccc:	06d1      	lsls	r1, r2, #27
 8008cce:	bf44      	itt	mi
 8008cd0:	2320      	movmi	r3, #32
 8008cd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cd6:	0713      	lsls	r3, r2, #28
 8008cd8:	bf44      	itt	mi
 8008cda:	232b      	movmi	r3, #43	; 0x2b
 8008cdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ce0:	f89a 3000 	ldrb.w	r3, [sl]
 8008ce4:	2b2a      	cmp	r3, #42	; 0x2a
 8008ce6:	d015      	beq.n	8008d14 <_vfiprintf_r+0x120>
 8008ce8:	9a07      	ldr	r2, [sp, #28]
 8008cea:	4654      	mov	r4, sl
 8008cec:	2000      	movs	r0, #0
 8008cee:	f04f 0c0a 	mov.w	ip, #10
 8008cf2:	4621      	mov	r1, r4
 8008cf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cf8:	3b30      	subs	r3, #48	; 0x30
 8008cfa:	2b09      	cmp	r3, #9
 8008cfc:	d94d      	bls.n	8008d9a <_vfiprintf_r+0x1a6>
 8008cfe:	b1b0      	cbz	r0, 8008d2e <_vfiprintf_r+0x13a>
 8008d00:	9207      	str	r2, [sp, #28]
 8008d02:	e014      	b.n	8008d2e <_vfiprintf_r+0x13a>
 8008d04:	eba0 0308 	sub.w	r3, r0, r8
 8008d08:	fa09 f303 	lsl.w	r3, r9, r3
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	9304      	str	r3, [sp, #16]
 8008d10:	46a2      	mov	sl, r4
 8008d12:	e7d2      	b.n	8008cba <_vfiprintf_r+0xc6>
 8008d14:	9b03      	ldr	r3, [sp, #12]
 8008d16:	1d19      	adds	r1, r3, #4
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	9103      	str	r1, [sp, #12]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	bfbb      	ittet	lt
 8008d20:	425b      	neglt	r3, r3
 8008d22:	f042 0202 	orrlt.w	r2, r2, #2
 8008d26:	9307      	strge	r3, [sp, #28]
 8008d28:	9307      	strlt	r3, [sp, #28]
 8008d2a:	bfb8      	it	lt
 8008d2c:	9204      	strlt	r2, [sp, #16]
 8008d2e:	7823      	ldrb	r3, [r4, #0]
 8008d30:	2b2e      	cmp	r3, #46	; 0x2e
 8008d32:	d10c      	bne.n	8008d4e <_vfiprintf_r+0x15a>
 8008d34:	7863      	ldrb	r3, [r4, #1]
 8008d36:	2b2a      	cmp	r3, #42	; 0x2a
 8008d38:	d134      	bne.n	8008da4 <_vfiprintf_r+0x1b0>
 8008d3a:	9b03      	ldr	r3, [sp, #12]
 8008d3c:	1d1a      	adds	r2, r3, #4
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	9203      	str	r2, [sp, #12]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	bfb8      	it	lt
 8008d46:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d4a:	3402      	adds	r4, #2
 8008d4c:	9305      	str	r3, [sp, #20]
 8008d4e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008e24 <_vfiprintf_r+0x230>
 8008d52:	7821      	ldrb	r1, [r4, #0]
 8008d54:	2203      	movs	r2, #3
 8008d56:	4650      	mov	r0, sl
 8008d58:	f7f7 fa62 	bl	8000220 <memchr>
 8008d5c:	b138      	cbz	r0, 8008d6e <_vfiprintf_r+0x17a>
 8008d5e:	9b04      	ldr	r3, [sp, #16]
 8008d60:	eba0 000a 	sub.w	r0, r0, sl
 8008d64:	2240      	movs	r2, #64	; 0x40
 8008d66:	4082      	lsls	r2, r0
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	3401      	adds	r4, #1
 8008d6c:	9304      	str	r3, [sp, #16]
 8008d6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d72:	4829      	ldr	r0, [pc, #164]	; (8008e18 <_vfiprintf_r+0x224>)
 8008d74:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d78:	2206      	movs	r2, #6
 8008d7a:	f7f7 fa51 	bl	8000220 <memchr>
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	d03f      	beq.n	8008e02 <_vfiprintf_r+0x20e>
 8008d82:	4b26      	ldr	r3, [pc, #152]	; (8008e1c <_vfiprintf_r+0x228>)
 8008d84:	bb1b      	cbnz	r3, 8008dce <_vfiprintf_r+0x1da>
 8008d86:	9b03      	ldr	r3, [sp, #12]
 8008d88:	3307      	adds	r3, #7
 8008d8a:	f023 0307 	bic.w	r3, r3, #7
 8008d8e:	3308      	adds	r3, #8
 8008d90:	9303      	str	r3, [sp, #12]
 8008d92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d94:	443b      	add	r3, r7
 8008d96:	9309      	str	r3, [sp, #36]	; 0x24
 8008d98:	e768      	b.n	8008c6c <_vfiprintf_r+0x78>
 8008d9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d9e:	460c      	mov	r4, r1
 8008da0:	2001      	movs	r0, #1
 8008da2:	e7a6      	b.n	8008cf2 <_vfiprintf_r+0xfe>
 8008da4:	2300      	movs	r3, #0
 8008da6:	3401      	adds	r4, #1
 8008da8:	9305      	str	r3, [sp, #20]
 8008daa:	4619      	mov	r1, r3
 8008dac:	f04f 0c0a 	mov.w	ip, #10
 8008db0:	4620      	mov	r0, r4
 8008db2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008db6:	3a30      	subs	r2, #48	; 0x30
 8008db8:	2a09      	cmp	r2, #9
 8008dba:	d903      	bls.n	8008dc4 <_vfiprintf_r+0x1d0>
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d0c6      	beq.n	8008d4e <_vfiprintf_r+0x15a>
 8008dc0:	9105      	str	r1, [sp, #20]
 8008dc2:	e7c4      	b.n	8008d4e <_vfiprintf_r+0x15a>
 8008dc4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008dc8:	4604      	mov	r4, r0
 8008dca:	2301      	movs	r3, #1
 8008dcc:	e7f0      	b.n	8008db0 <_vfiprintf_r+0x1bc>
 8008dce:	ab03      	add	r3, sp, #12
 8008dd0:	9300      	str	r3, [sp, #0]
 8008dd2:	462a      	mov	r2, r5
 8008dd4:	4b12      	ldr	r3, [pc, #72]	; (8008e20 <_vfiprintf_r+0x22c>)
 8008dd6:	a904      	add	r1, sp, #16
 8008dd8:	4630      	mov	r0, r6
 8008dda:	f7fd fd67 	bl	80068ac <_printf_float>
 8008dde:	4607      	mov	r7, r0
 8008de0:	1c78      	adds	r0, r7, #1
 8008de2:	d1d6      	bne.n	8008d92 <_vfiprintf_r+0x19e>
 8008de4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008de6:	07d9      	lsls	r1, r3, #31
 8008de8:	d405      	bmi.n	8008df6 <_vfiprintf_r+0x202>
 8008dea:	89ab      	ldrh	r3, [r5, #12]
 8008dec:	059a      	lsls	r2, r3, #22
 8008dee:	d402      	bmi.n	8008df6 <_vfiprintf_r+0x202>
 8008df0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008df2:	f7fe faa5 	bl	8007340 <__retarget_lock_release_recursive>
 8008df6:	89ab      	ldrh	r3, [r5, #12]
 8008df8:	065b      	lsls	r3, r3, #25
 8008dfa:	f53f af1d 	bmi.w	8008c38 <_vfiprintf_r+0x44>
 8008dfe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e00:	e71c      	b.n	8008c3c <_vfiprintf_r+0x48>
 8008e02:	ab03      	add	r3, sp, #12
 8008e04:	9300      	str	r3, [sp, #0]
 8008e06:	462a      	mov	r2, r5
 8008e08:	4b05      	ldr	r3, [pc, #20]	; (8008e20 <_vfiprintf_r+0x22c>)
 8008e0a:	a904      	add	r1, sp, #16
 8008e0c:	4630      	mov	r0, r6
 8008e0e:	f7fd fff1 	bl	8006df4 <_printf_i>
 8008e12:	e7e4      	b.n	8008dde <_vfiprintf_r+0x1ea>
 8008e14:	080094a3 	.word	0x080094a3
 8008e18:	080094ad 	.word	0x080094ad
 8008e1c:	080068ad 	.word	0x080068ad
 8008e20:	08008bd1 	.word	0x08008bd1
 8008e24:	080094a9 	.word	0x080094a9

08008e28 <__swbuf_r>:
 8008e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e2a:	460e      	mov	r6, r1
 8008e2c:	4614      	mov	r4, r2
 8008e2e:	4605      	mov	r5, r0
 8008e30:	b118      	cbz	r0, 8008e3a <__swbuf_r+0x12>
 8008e32:	6a03      	ldr	r3, [r0, #32]
 8008e34:	b90b      	cbnz	r3, 8008e3a <__swbuf_r+0x12>
 8008e36:	f7fe f98b 	bl	8007150 <__sinit>
 8008e3a:	69a3      	ldr	r3, [r4, #24]
 8008e3c:	60a3      	str	r3, [r4, #8]
 8008e3e:	89a3      	ldrh	r3, [r4, #12]
 8008e40:	071a      	lsls	r2, r3, #28
 8008e42:	d525      	bpl.n	8008e90 <__swbuf_r+0x68>
 8008e44:	6923      	ldr	r3, [r4, #16]
 8008e46:	b31b      	cbz	r3, 8008e90 <__swbuf_r+0x68>
 8008e48:	6823      	ldr	r3, [r4, #0]
 8008e4a:	6922      	ldr	r2, [r4, #16]
 8008e4c:	1a98      	subs	r0, r3, r2
 8008e4e:	6963      	ldr	r3, [r4, #20]
 8008e50:	b2f6      	uxtb	r6, r6
 8008e52:	4283      	cmp	r3, r0
 8008e54:	4637      	mov	r7, r6
 8008e56:	dc04      	bgt.n	8008e62 <__swbuf_r+0x3a>
 8008e58:	4621      	mov	r1, r4
 8008e5a:	4628      	mov	r0, r5
 8008e5c:	f7ff fdfc 	bl	8008a58 <_fflush_r>
 8008e60:	b9e0      	cbnz	r0, 8008e9c <__swbuf_r+0x74>
 8008e62:	68a3      	ldr	r3, [r4, #8]
 8008e64:	3b01      	subs	r3, #1
 8008e66:	60a3      	str	r3, [r4, #8]
 8008e68:	6823      	ldr	r3, [r4, #0]
 8008e6a:	1c5a      	adds	r2, r3, #1
 8008e6c:	6022      	str	r2, [r4, #0]
 8008e6e:	701e      	strb	r6, [r3, #0]
 8008e70:	6962      	ldr	r2, [r4, #20]
 8008e72:	1c43      	adds	r3, r0, #1
 8008e74:	429a      	cmp	r2, r3
 8008e76:	d004      	beq.n	8008e82 <__swbuf_r+0x5a>
 8008e78:	89a3      	ldrh	r3, [r4, #12]
 8008e7a:	07db      	lsls	r3, r3, #31
 8008e7c:	d506      	bpl.n	8008e8c <__swbuf_r+0x64>
 8008e7e:	2e0a      	cmp	r6, #10
 8008e80:	d104      	bne.n	8008e8c <__swbuf_r+0x64>
 8008e82:	4621      	mov	r1, r4
 8008e84:	4628      	mov	r0, r5
 8008e86:	f7ff fde7 	bl	8008a58 <_fflush_r>
 8008e8a:	b938      	cbnz	r0, 8008e9c <__swbuf_r+0x74>
 8008e8c:	4638      	mov	r0, r7
 8008e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e90:	4621      	mov	r1, r4
 8008e92:	4628      	mov	r0, r5
 8008e94:	f000 f806 	bl	8008ea4 <__swsetup_r>
 8008e98:	2800      	cmp	r0, #0
 8008e9a:	d0d5      	beq.n	8008e48 <__swbuf_r+0x20>
 8008e9c:	f04f 37ff 	mov.w	r7, #4294967295
 8008ea0:	e7f4      	b.n	8008e8c <__swbuf_r+0x64>
	...

08008ea4 <__swsetup_r>:
 8008ea4:	b538      	push	{r3, r4, r5, lr}
 8008ea6:	4b2a      	ldr	r3, [pc, #168]	; (8008f50 <__swsetup_r+0xac>)
 8008ea8:	4605      	mov	r5, r0
 8008eaa:	6818      	ldr	r0, [r3, #0]
 8008eac:	460c      	mov	r4, r1
 8008eae:	b118      	cbz	r0, 8008eb8 <__swsetup_r+0x14>
 8008eb0:	6a03      	ldr	r3, [r0, #32]
 8008eb2:	b90b      	cbnz	r3, 8008eb8 <__swsetup_r+0x14>
 8008eb4:	f7fe f94c 	bl	8007150 <__sinit>
 8008eb8:	89a3      	ldrh	r3, [r4, #12]
 8008eba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ebe:	0718      	lsls	r0, r3, #28
 8008ec0:	d422      	bmi.n	8008f08 <__swsetup_r+0x64>
 8008ec2:	06d9      	lsls	r1, r3, #27
 8008ec4:	d407      	bmi.n	8008ed6 <__swsetup_r+0x32>
 8008ec6:	2309      	movs	r3, #9
 8008ec8:	602b      	str	r3, [r5, #0]
 8008eca:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008ece:	81a3      	strh	r3, [r4, #12]
 8008ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ed4:	e034      	b.n	8008f40 <__swsetup_r+0x9c>
 8008ed6:	0758      	lsls	r0, r3, #29
 8008ed8:	d512      	bpl.n	8008f00 <__swsetup_r+0x5c>
 8008eda:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008edc:	b141      	cbz	r1, 8008ef0 <__swsetup_r+0x4c>
 8008ede:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ee2:	4299      	cmp	r1, r3
 8008ee4:	d002      	beq.n	8008eec <__swsetup_r+0x48>
 8008ee6:	4628      	mov	r0, r5
 8008ee8:	f7ff f8b4 	bl	8008054 <_free_r>
 8008eec:	2300      	movs	r3, #0
 8008eee:	6363      	str	r3, [r4, #52]	; 0x34
 8008ef0:	89a3      	ldrh	r3, [r4, #12]
 8008ef2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008ef6:	81a3      	strh	r3, [r4, #12]
 8008ef8:	2300      	movs	r3, #0
 8008efa:	6063      	str	r3, [r4, #4]
 8008efc:	6923      	ldr	r3, [r4, #16]
 8008efe:	6023      	str	r3, [r4, #0]
 8008f00:	89a3      	ldrh	r3, [r4, #12]
 8008f02:	f043 0308 	orr.w	r3, r3, #8
 8008f06:	81a3      	strh	r3, [r4, #12]
 8008f08:	6923      	ldr	r3, [r4, #16]
 8008f0a:	b94b      	cbnz	r3, 8008f20 <__swsetup_r+0x7c>
 8008f0c:	89a3      	ldrh	r3, [r4, #12]
 8008f0e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008f12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f16:	d003      	beq.n	8008f20 <__swsetup_r+0x7c>
 8008f18:	4621      	mov	r1, r4
 8008f1a:	4628      	mov	r0, r5
 8008f1c:	f000 f884 	bl	8009028 <__smakebuf_r>
 8008f20:	89a0      	ldrh	r0, [r4, #12]
 8008f22:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f26:	f010 0301 	ands.w	r3, r0, #1
 8008f2a:	d00a      	beq.n	8008f42 <__swsetup_r+0x9e>
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	60a3      	str	r3, [r4, #8]
 8008f30:	6963      	ldr	r3, [r4, #20]
 8008f32:	425b      	negs	r3, r3
 8008f34:	61a3      	str	r3, [r4, #24]
 8008f36:	6923      	ldr	r3, [r4, #16]
 8008f38:	b943      	cbnz	r3, 8008f4c <__swsetup_r+0xa8>
 8008f3a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008f3e:	d1c4      	bne.n	8008eca <__swsetup_r+0x26>
 8008f40:	bd38      	pop	{r3, r4, r5, pc}
 8008f42:	0781      	lsls	r1, r0, #30
 8008f44:	bf58      	it	pl
 8008f46:	6963      	ldrpl	r3, [r4, #20]
 8008f48:	60a3      	str	r3, [r4, #8]
 8008f4a:	e7f4      	b.n	8008f36 <__swsetup_r+0x92>
 8008f4c:	2000      	movs	r0, #0
 8008f4e:	e7f7      	b.n	8008f40 <__swsetup_r+0x9c>
 8008f50:	20000084 	.word	0x20000084

08008f54 <_raise_r>:
 8008f54:	291f      	cmp	r1, #31
 8008f56:	b538      	push	{r3, r4, r5, lr}
 8008f58:	4604      	mov	r4, r0
 8008f5a:	460d      	mov	r5, r1
 8008f5c:	d904      	bls.n	8008f68 <_raise_r+0x14>
 8008f5e:	2316      	movs	r3, #22
 8008f60:	6003      	str	r3, [r0, #0]
 8008f62:	f04f 30ff 	mov.w	r0, #4294967295
 8008f66:	bd38      	pop	{r3, r4, r5, pc}
 8008f68:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008f6a:	b112      	cbz	r2, 8008f72 <_raise_r+0x1e>
 8008f6c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f70:	b94b      	cbnz	r3, 8008f86 <_raise_r+0x32>
 8008f72:	4620      	mov	r0, r4
 8008f74:	f000 f830 	bl	8008fd8 <_getpid_r>
 8008f78:	462a      	mov	r2, r5
 8008f7a:	4601      	mov	r1, r0
 8008f7c:	4620      	mov	r0, r4
 8008f7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f82:	f000 b817 	b.w	8008fb4 <_kill_r>
 8008f86:	2b01      	cmp	r3, #1
 8008f88:	d00a      	beq.n	8008fa0 <_raise_r+0x4c>
 8008f8a:	1c59      	adds	r1, r3, #1
 8008f8c:	d103      	bne.n	8008f96 <_raise_r+0x42>
 8008f8e:	2316      	movs	r3, #22
 8008f90:	6003      	str	r3, [r0, #0]
 8008f92:	2001      	movs	r0, #1
 8008f94:	e7e7      	b.n	8008f66 <_raise_r+0x12>
 8008f96:	2400      	movs	r4, #0
 8008f98:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008f9c:	4628      	mov	r0, r5
 8008f9e:	4798      	blx	r3
 8008fa0:	2000      	movs	r0, #0
 8008fa2:	e7e0      	b.n	8008f66 <_raise_r+0x12>

08008fa4 <raise>:
 8008fa4:	4b02      	ldr	r3, [pc, #8]	; (8008fb0 <raise+0xc>)
 8008fa6:	4601      	mov	r1, r0
 8008fa8:	6818      	ldr	r0, [r3, #0]
 8008faa:	f7ff bfd3 	b.w	8008f54 <_raise_r>
 8008fae:	bf00      	nop
 8008fb0:	20000084 	.word	0x20000084

08008fb4 <_kill_r>:
 8008fb4:	b538      	push	{r3, r4, r5, lr}
 8008fb6:	4d07      	ldr	r5, [pc, #28]	; (8008fd4 <_kill_r+0x20>)
 8008fb8:	2300      	movs	r3, #0
 8008fba:	4604      	mov	r4, r0
 8008fbc:	4608      	mov	r0, r1
 8008fbe:	4611      	mov	r1, r2
 8008fc0:	602b      	str	r3, [r5, #0]
 8008fc2:	f7f9 f9d1 	bl	8002368 <_kill>
 8008fc6:	1c43      	adds	r3, r0, #1
 8008fc8:	d102      	bne.n	8008fd0 <_kill_r+0x1c>
 8008fca:	682b      	ldr	r3, [r5, #0]
 8008fcc:	b103      	cbz	r3, 8008fd0 <_kill_r+0x1c>
 8008fce:	6023      	str	r3, [r4, #0]
 8008fd0:	bd38      	pop	{r3, r4, r5, pc}
 8008fd2:	bf00      	nop
 8008fd4:	20000798 	.word	0x20000798

08008fd8 <_getpid_r>:
 8008fd8:	f7f9 b9be 	b.w	8002358 <_getpid>

08008fdc <__swhatbuf_r>:
 8008fdc:	b570      	push	{r4, r5, r6, lr}
 8008fde:	460c      	mov	r4, r1
 8008fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fe4:	2900      	cmp	r1, #0
 8008fe6:	b096      	sub	sp, #88	; 0x58
 8008fe8:	4615      	mov	r5, r2
 8008fea:	461e      	mov	r6, r3
 8008fec:	da0d      	bge.n	800900a <__swhatbuf_r+0x2e>
 8008fee:	89a3      	ldrh	r3, [r4, #12]
 8008ff0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008ff4:	f04f 0100 	mov.w	r1, #0
 8008ff8:	bf0c      	ite	eq
 8008ffa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008ffe:	2340      	movne	r3, #64	; 0x40
 8009000:	2000      	movs	r0, #0
 8009002:	6031      	str	r1, [r6, #0]
 8009004:	602b      	str	r3, [r5, #0]
 8009006:	b016      	add	sp, #88	; 0x58
 8009008:	bd70      	pop	{r4, r5, r6, pc}
 800900a:	466a      	mov	r2, sp
 800900c:	f000 f848 	bl	80090a0 <_fstat_r>
 8009010:	2800      	cmp	r0, #0
 8009012:	dbec      	blt.n	8008fee <__swhatbuf_r+0x12>
 8009014:	9901      	ldr	r1, [sp, #4]
 8009016:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800901a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800901e:	4259      	negs	r1, r3
 8009020:	4159      	adcs	r1, r3
 8009022:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009026:	e7eb      	b.n	8009000 <__swhatbuf_r+0x24>

08009028 <__smakebuf_r>:
 8009028:	898b      	ldrh	r3, [r1, #12]
 800902a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800902c:	079d      	lsls	r5, r3, #30
 800902e:	4606      	mov	r6, r0
 8009030:	460c      	mov	r4, r1
 8009032:	d507      	bpl.n	8009044 <__smakebuf_r+0x1c>
 8009034:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009038:	6023      	str	r3, [r4, #0]
 800903a:	6123      	str	r3, [r4, #16]
 800903c:	2301      	movs	r3, #1
 800903e:	6163      	str	r3, [r4, #20]
 8009040:	b002      	add	sp, #8
 8009042:	bd70      	pop	{r4, r5, r6, pc}
 8009044:	ab01      	add	r3, sp, #4
 8009046:	466a      	mov	r2, sp
 8009048:	f7ff ffc8 	bl	8008fdc <__swhatbuf_r>
 800904c:	9900      	ldr	r1, [sp, #0]
 800904e:	4605      	mov	r5, r0
 8009050:	4630      	mov	r0, r6
 8009052:	f7ff f873 	bl	800813c <_malloc_r>
 8009056:	b948      	cbnz	r0, 800906c <__smakebuf_r+0x44>
 8009058:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800905c:	059a      	lsls	r2, r3, #22
 800905e:	d4ef      	bmi.n	8009040 <__smakebuf_r+0x18>
 8009060:	f023 0303 	bic.w	r3, r3, #3
 8009064:	f043 0302 	orr.w	r3, r3, #2
 8009068:	81a3      	strh	r3, [r4, #12]
 800906a:	e7e3      	b.n	8009034 <__smakebuf_r+0xc>
 800906c:	89a3      	ldrh	r3, [r4, #12]
 800906e:	6020      	str	r0, [r4, #0]
 8009070:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009074:	81a3      	strh	r3, [r4, #12]
 8009076:	9b00      	ldr	r3, [sp, #0]
 8009078:	6163      	str	r3, [r4, #20]
 800907a:	9b01      	ldr	r3, [sp, #4]
 800907c:	6120      	str	r0, [r4, #16]
 800907e:	b15b      	cbz	r3, 8009098 <__smakebuf_r+0x70>
 8009080:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009084:	4630      	mov	r0, r6
 8009086:	f000 f81d 	bl	80090c4 <_isatty_r>
 800908a:	b128      	cbz	r0, 8009098 <__smakebuf_r+0x70>
 800908c:	89a3      	ldrh	r3, [r4, #12]
 800908e:	f023 0303 	bic.w	r3, r3, #3
 8009092:	f043 0301 	orr.w	r3, r3, #1
 8009096:	81a3      	strh	r3, [r4, #12]
 8009098:	89a3      	ldrh	r3, [r4, #12]
 800909a:	431d      	orrs	r5, r3
 800909c:	81a5      	strh	r5, [r4, #12]
 800909e:	e7cf      	b.n	8009040 <__smakebuf_r+0x18>

080090a0 <_fstat_r>:
 80090a0:	b538      	push	{r3, r4, r5, lr}
 80090a2:	4d07      	ldr	r5, [pc, #28]	; (80090c0 <_fstat_r+0x20>)
 80090a4:	2300      	movs	r3, #0
 80090a6:	4604      	mov	r4, r0
 80090a8:	4608      	mov	r0, r1
 80090aa:	4611      	mov	r1, r2
 80090ac:	602b      	str	r3, [r5, #0]
 80090ae:	f7f9 f9ba 	bl	8002426 <_fstat>
 80090b2:	1c43      	adds	r3, r0, #1
 80090b4:	d102      	bne.n	80090bc <_fstat_r+0x1c>
 80090b6:	682b      	ldr	r3, [r5, #0]
 80090b8:	b103      	cbz	r3, 80090bc <_fstat_r+0x1c>
 80090ba:	6023      	str	r3, [r4, #0]
 80090bc:	bd38      	pop	{r3, r4, r5, pc}
 80090be:	bf00      	nop
 80090c0:	20000798 	.word	0x20000798

080090c4 <_isatty_r>:
 80090c4:	b538      	push	{r3, r4, r5, lr}
 80090c6:	4d06      	ldr	r5, [pc, #24]	; (80090e0 <_isatty_r+0x1c>)
 80090c8:	2300      	movs	r3, #0
 80090ca:	4604      	mov	r4, r0
 80090cc:	4608      	mov	r0, r1
 80090ce:	602b      	str	r3, [r5, #0]
 80090d0:	f7f9 f9b9 	bl	8002446 <_isatty>
 80090d4:	1c43      	adds	r3, r0, #1
 80090d6:	d102      	bne.n	80090de <_isatty_r+0x1a>
 80090d8:	682b      	ldr	r3, [r5, #0]
 80090da:	b103      	cbz	r3, 80090de <_isatty_r+0x1a>
 80090dc:	6023      	str	r3, [r4, #0]
 80090de:	bd38      	pop	{r3, r4, r5, pc}
 80090e0:	20000798 	.word	0x20000798

080090e4 <_init>:
 80090e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090e6:	bf00      	nop
 80090e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090ea:	bc08      	pop	{r3}
 80090ec:	469e      	mov	lr, r3
 80090ee:	4770      	bx	lr

080090f0 <_fini>:
 80090f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090f2:	bf00      	nop
 80090f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090f6:	bc08      	pop	{r3}
 80090f8:	469e      	mov	lr, r3
 80090fa:	4770      	bx	lr
