// Seed: 1439252499
module module_0 ();
  assign id_1 = id_1[1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge 1) begin : LABEL_0
    id_4 <= 1;
    if (1) if (1) id_4 <= id_4;
  end
  module_0 modCall_1 ();
  wire id_5;
endmodule
