// Phase 1 component logic
