

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 16:43:40 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.26|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 1.2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 1.3  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 1.4  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!j)
3 --> 
	3  / (!full_assign_load)
	4  / (full_assign_load)
4 --> 
	4  / (!empty_assign_load)
	5  / (empty_assign_load)
5 --> 
	6  / (!full_assign_load_1)
	7  / (full_assign_load_1)
6 --> 
	5  / true
7 --> 
	7  / (!empty_assign_load_1)
	2  / (empty_assign_load_1)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: last [1/1] 0.00ns
:0  %last = alloca i32, align 4

ST_1: stg_9 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

ST_1: stg_10 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4 %priorityIn_V), !map !11

ST_1: stg_11 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !17

ST_1: stg_12 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %empty), !map !21

ST_1: stg_13 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %full), !map !25

ST_1: stg_14 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %currentPriority_V), !map !29

ST_1: stg_15 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !33

ST_1: stg_16 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: full_read [1/1] 0.00ns
:9  %full_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %full)

ST_1: empty_read [1/1] 0.00ns
:10  %empty_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %empty)

ST_1: priorityIn_V_read [1/1] 0.00ns
:11  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.i4(i4 %priorityIn_V)

ST_1: empty_assign [1/1] 0.00ns
:12  %empty_assign = alloca i1, align 1

ST_1: full_assign [1/1] 0.00ns
:13  %full_assign = alloca i1, align 1

ST_1: stg_22 [1/1] 0.00ns
:14  store volatile i1 %empty_read, i1* %empty_assign, align 1

ST_1: stg_23 [1/1] 0.00ns
:15  store volatile i1 %full_read, i1* %full_assign, align 1

ST_1: stg_24 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecWire(i4* %currentPriority_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_25 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i1 %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_26 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i1 %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_27 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_28 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i4 %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_30 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_31 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: last_1 [1/1] 0.00ns
:24  %last_1 = zext i4 %priorityIn_V_read to i32

ST_1: stg_33 [1/1] 1.57ns
:25  store i32 0, i32* %last, align 4

ST_1: stg_34 [1/1] 1.30ns
:26  br label %1


 <State 2>: 1.57ns
ST_2: j [1/1] 0.00ns
:0  %j = phi i1 [ false, %0 ], [ true, %12 ]

ST_2: result [1/1] 0.00ns
:1  %result = phi i1 [ true, %0 ], [ %result_3, %12 ]

ST_2: empty_2 [1/1] 0.00ns
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_38 [1/1] 1.57ns
:3  br i1 %j, label %13, label %.preheader

ST_2: stg_39 [1/1] 0.00ns
:0  ret i1 %result


 <State 3>: 2.44ns
ST_3: val_assign [1/1] 0.00ns
.preheader:0  %val_assign = phi i32 [ %i, %2 ], [ 0, %1 ]

ST_3: full_assign_load [1/1] 0.00ns
.preheader:1  %full_assign_load = load volatile i1* %full_assign, align 1

ST_3: i [1/1] 2.44ns
.preheader:2  %i = add nsw i32 %val_assign, 1

ST_3: stg_43 [1/1] 0.00ns
.preheader:3  br i1 %full_assign_load, label %3, label %2

ST_3: stg_44 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: tmp [1/1] 0.00ns
:1  %tmp = trunc i32 %val_assign to i4

ST_3: stg_46 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)

ST_3: stg_47 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp)

ST_3: stg_48 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i4* %currentPriority_V, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_3: stg_49 [1/1] 0.00ns
:5  br label %.preheader

ST_3: stg_50 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_3: stg_51 [1/1] 1.57ns
:1  br label %4


 <State 4>: 3.89ns
ST_4: op2_assign [1/1] 0.00ns
:0  %op2_assign = phi i32 [ 0, %3 ], [ %i_1, %5 ]

ST_4: result_1 [1/1] 0.00ns
:1  %result_1 = phi i1 [ %result, %3 ], [ %result_1_s, %5 ]

ST_4: empty_assign_load [1/1] 0.00ns
:2  %empty_assign_load = load volatile i1* %empty_assign, align 1

ST_4: i_1 [1/1] 2.44ns
:3  %i_1 = add nsw i32 %op2_assign, 1

ST_4: stg_56 [1/1] 0.00ns
:4  br i1 %empty_assign_load, label %6, label %5

ST_4: stg_57 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_4: tmp_3 [1/1] 2.52ns
:1  %tmp_3 = icmp eq i32 %last_1, %op2_assign

ST_4: result_1_s [1/1] 1.37ns
:2  %result_1_s = and i1 %tmp_3, %result_1

ST_4: stg_60 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read)

ST_4: stg_61 [1/1] 0.00ns
:4  br label %4

ST_4: stg_62 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_4: stg_63 [1/1] 1.57ns
:1  br label %7


 <State 5>: 2.44ns
ST_5: i_2 [1/1] 0.00ns
:0  %i_2 = phi i32 [ 0, %6 ], [ %i_3, %8 ]

ST_5: full_assign_load_1 [1/1] 0.00ns
:1  %full_assign_load_1 = load volatile i1* %full_assign, align 1

ST_5: i_3 [1/1] 2.44ns
:2  %i_3 = add nsw i32 %i_2, 1

ST_5: stg_67 [1/1] 0.00ns
:3  br i1 %full_assign_load_1, label %9, label %8

ST_5: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = sext i32 %i_2 to i64

ST_5: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_5

ST_5: random_priorities_load [2/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_5: stg_71 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_5: stg_72 [1/1] 1.30ns
:1  br label %10


 <State 6>: 2.39ns
ST_6: stg_73 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_6: random_priorities_load [1/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_6: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

ST_6: stg_76 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_6: stg_77 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_1)

ST_6: stg_78 [1/1] 0.00ns
:7  br label %7


 <State 7>: 5.26ns
ST_7: result_3 [1/1] 0.00ns
:0  %result_3 = phi i1 [ %result_1, %9 ], [ %p_result_3, %11 ]

ST_7: empty_assign_load_1 [1/1] 0.00ns
:1  %empty_assign_load_1 = load volatile i1* %empty_assign, align 1

ST_7: stg_81 [1/1] 0.00ns
:2  br i1 %empty_assign_load_1, label %12, label %11

ST_7: last_load [1/1] 0.00ns
:0  %last_load = load i32* %last, align 4

ST_7: stg_83 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_7: ult [1/1] 2.52ns
:2  %ult = icmp ult i32 %last_1, %last_load

ST_7: rev4 [1/1] 1.37ns
:3  %rev4 = xor i1 %ult, true

ST_7: p_result_3 [1/1] 1.37ns
:4  %p_result_3 = and i1 %rev4, %result_3

ST_7: stg_87 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read)

ST_7: stg_88 [1/1] 1.57ns
:6  store i32 %last_1, i32* %last, align 4

ST_7: stg_89 [1/1] 0.00ns
:7  br label %10

ST_7: stg_90 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_7: stg_91 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x46ccda0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x46ce090; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x46b47e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x468ea30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x46aa990; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentPriority_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x46a9d60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x46c4a70; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
last                   (alloca           ) [ 01111111]
stg_9                  (specbitsmap      ) [ 00000000]
stg_10                 (specbitsmap      ) [ 00000000]
stg_11                 (specbitsmap      ) [ 00000000]
stg_12                 (specbitsmap      ) [ 00000000]
stg_13                 (specbitsmap      ) [ 00000000]
stg_14                 (specbitsmap      ) [ 00000000]
stg_15                 (specbitsmap      ) [ 00000000]
stg_16                 (spectopmodule    ) [ 00000000]
full_read              (read             ) [ 00000000]
empty_read             (read             ) [ 00000000]
priorityIn_V_read      (read             ) [ 00111111]
empty_assign           (alloca           ) [ 01111111]
full_assign            (alloca           ) [ 01111111]
stg_22                 (store            ) [ 00000000]
stg_23                 (store            ) [ 00000000]
stg_24                 (specwire         ) [ 00000000]
stg_25                 (specwire         ) [ 00000000]
stg_26                 (specwire         ) [ 00000000]
stg_27                 (specwire         ) [ 00000000]
stg_28                 (specwire         ) [ 00000000]
stg_29                 (specwire         ) [ 00000000]
stg_30                 (specwire         ) [ 00000000]
stg_31                 (specifcore       ) [ 00000000]
last_1                 (zext             ) [ 00111111]
stg_33                 (store            ) [ 00000000]
stg_34                 (br               ) [ 01111111]
j                      (phi              ) [ 00111111]
result                 (phi              ) [ 00111000]
empty_2                (speclooptripcount) [ 00000000]
stg_38                 (br               ) [ 00111111]
stg_39                 (ret              ) [ 00000000]
val_assign             (phi              ) [ 00010000]
full_assign_load       (load             ) [ 00111111]
i                      (add              ) [ 00111111]
stg_43                 (br               ) [ 00000000]
stg_44                 (write            ) [ 00000000]
tmp                    (trunc            ) [ 00000000]
stg_46                 (write            ) [ 00000000]
stg_47                 (write            ) [ 00000000]
stg_48                 (specifcore       ) [ 00000000]
stg_49                 (br               ) [ 00111111]
stg_50                 (write            ) [ 00000000]
stg_51                 (br               ) [ 00111111]
op2_assign             (phi              ) [ 00001000]
result_1               (phi              ) [ 00001111]
empty_assign_load      (load             ) [ 00111111]
i_1                    (add              ) [ 00111111]
stg_56                 (br               ) [ 00000000]
stg_57                 (write            ) [ 00000000]
tmp_3                  (icmp             ) [ 00000000]
result_1_s             (and              ) [ 00111111]
stg_60                 (write            ) [ 00000000]
stg_61                 (br               ) [ 00111111]
stg_62                 (write            ) [ 00000000]
stg_63                 (br               ) [ 00111111]
i_2                    (phi              ) [ 00000100]
full_assign_load_1     (load             ) [ 00111111]
i_3                    (add              ) [ 00111111]
stg_67                 (br               ) [ 00000000]
tmp_5                  (sext             ) [ 00000000]
random_priorities_addr (getelementptr    ) [ 00000010]
stg_71                 (write            ) [ 00000000]
stg_72                 (br               ) [ 00111111]
stg_73                 (write            ) [ 00000000]
random_priorities_load (load             ) [ 00000000]
tmp_1                  (trunc            ) [ 00000000]
stg_76                 (write            ) [ 00000000]
stg_77                 (write            ) [ 00000000]
stg_78                 (br               ) [ 00111111]
result_3               (phi              ) [ 01100001]
empty_assign_load_1    (load             ) [ 00111111]
stg_81                 (br               ) [ 00000000]
last_load              (load             ) [ 00000000]
stg_83                 (write            ) [ 00000000]
ult                    (icmp             ) [ 00000000]
rev4                   (xor              ) [ 00000000]
p_result_3             (and              ) [ 00111111]
stg_87                 (write            ) [ 00000000]
stg_88                 (store            ) [ 00000000]
stg_89                 (br               ) [ 00111111]
stg_90                 (write            ) [ 00000000]
stg_91                 (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="currentPriority_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentPriority_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="random_priorities">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="last_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="empty_assign_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_assign/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="full_assign_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="full_assign/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="full_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="empty_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="priorityIn_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="2" slack="0"/>
<pin id="93" dir="0" index="2" bw="2" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_44/3 stg_50/3 stg_57/4 stg_62/4 stg_71/5 stg_73/6 stg_83/7 stg_90/7 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_46/3 stg_76/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="4" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_47/3 stg_60/4 stg_77/6 stg_87/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="random_priorities_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="random_priorities_addr/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="124" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="random_priorities_load/5 "/>
</bind>
</comp>

<comp id="126" class="1005" name="j_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="j_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="result_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="result_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="val_assign_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="val_assign_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="op2_assign_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="op2_assign_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/4 "/>
</bind>
</comp>

<comp id="173" class="1005" name="result_1_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="2"/>
<pin id="175" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_1 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="result_1_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="2"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_2_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_2_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="195" class="1005" name="result_3_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_3 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="result_3_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="2"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_3/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="2"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="full_assign_load/3 full_assign_load_1/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="3"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_assign_load/4 empty_assign_load_1/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="stg_22_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_22/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="stg_23_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_23/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="last_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="stg_33_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_33/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="i_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="3"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="result_1_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1_s/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="last_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="5"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_load/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="ult_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="5"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="rev4_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_result_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_3/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="stg_88_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="5"/>
<pin id="301" dir="0" index="1" bw="32" slack="5"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_88/7 "/>
</bind>
</comp>

<comp id="303" class="1005" name="last_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="310" class="1005" name="priorityIn_V_read_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="3"/>
<pin id="312" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="priorityIn_V_read "/>
</bind>
</comp>

<comp id="315" class="1005" name="empty_assign_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="empty_assign "/>
</bind>
</comp>

<comp id="321" class="1005" name="full_assign_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="full_assign "/>
</bind>
</comp>

<comp id="327" class="1005" name="last_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="3"/>
<pin id="329" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="last_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="result_1_s_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="result_1_s "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_3_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="363" class="1005" name="random_priorities_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="random_priorities_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="p_result_3_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="p_result_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="50" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="113"><net_src comp="56" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="58" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="126" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="126" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="182"><net_src comp="139" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="205"><net_src comp="173" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="218"><net_src comp="78" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="72" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="84" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="155" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="155" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="249"><net_src comp="166" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="166" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="176" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="188" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="188" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="276"><net_src comp="121" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="199" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="306"><net_src comp="60" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="313"><net_src comp="84" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="318"><net_src comp="64" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="324"><net_src comp="68" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="330"><net_src comp="224" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="340"><net_src comp="233" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="348"><net_src comp="245" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="353"><net_src comp="256" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="361"><net_src comp="262" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="366"><net_src comp="114" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="374"><net_src comp="293" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="199" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {3 6 }
	Port: cmdOut_V | {3 4 5 6 7 }
	Port: currentPriority_V | {3 4 6 7 }
  - Chain level:
	State 1
		stg_22 : 1
		stg_23 : 1
		stg_33 : 1
	State 2
		stg_38 : 1
		stg_39 : 1
	State 3
		i : 1
		stg_43 : 1
		tmp : 1
		stg_46 : 2
		stg_47 : 2
	State 4
		i_1 : 1
		stg_56 : 1
		tmp_3 : 1
		result_1_s : 2
	State 5
		i_3 : 1
		stg_67 : 1
		tmp_5 : 1
		random_priorities_addr : 2
		random_priorities_load : 3
	State 6
		tmp_1 : 1
		stg_76 : 2
		stg_77 : 2
	State 7
		stg_81 : 1
		ult : 1
		rev4 : 2
		p_result_3 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |           i_fu_233           |    0    |    32   |
|    add   |          i_1_fu_245          |    0    |    32   |
|          |          i_3_fu_262          |    0    |    32   |
|----------|------------------------------|---------|---------|
|   icmp   |         tmp_3_fu_251         |    0    |    40   |
|          |          ult_fu_282          |    0    |    40   |
|----------|------------------------------|---------|---------|
|    and   |       result_1_s_fu_256      |    0    |    1    |
|          |       p_result_3_fu_293      |    0    |    1    |
|----------|------------------------------|---------|---------|
|    xor   |          rev4_fu_287         |    0    |    1    |
|----------|------------------------------|---------|---------|
|          |     full_read_read_fu_72     |    0    |    0    |
|   read   |     empty_read_read_fu_78    |    0    |    0    |
|          | priorityIn_V_read_read_fu_84 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        grp_write_fu_90       |    0    |    0    |
|   write  |        grp_write_fu_98       |    0    |    0    |
|          |       grp_write_fu_105       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |         last_1_fu_224        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |          tmp_fu_239          |    0    |    0    |
|          |         tmp_1_fu_273         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |         tmp_5_fu_268         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   179   |
|----------|------------------------------|---------|---------|

Memories:
+-----------------+--------+
|                 |  BRAM  |
+-----------------+--------+
|random_priorities|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     empty_assign_reg_315     |    1   |
|      full_assign_reg_321     |    1   |
|          i_1_reg_345         |   32   |
|          i_2_reg_184         |   32   |
|          i_3_reg_358         |   32   |
|           i_reg_337          |   32   |
|           j_reg_126          |    1   |
|        last_1_reg_327        |   32   |
|         last_reg_303         |   32   |
|      op2_assign_reg_162      |   32   |
|      p_result_3_reg_371      |    1   |
|   priorityIn_V_read_reg_310  |    4   |
|random_priorities_addr_reg_363|    8   |
|       result_1_reg_173       |    1   |
|      result_1_s_reg_350      |    1   |
|       result_3_reg_195       |    1   |
|        result_reg_139        |    1   |
|      val_assign_reg_151      |   32   |
+------------------------------+--------+
|             Total            |   276  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_90  |  p2  |   3  |   2  |    6   |
|  grp_write_fu_98  |  p2  |   2  |   4  |    8   ||    4    |
|  grp_write_fu_105 |  p2  |   3  |   4  |   12   ||    4    |
| grp_access_fu_121 |  p0  |   2  |   8  |   16   ||    8    |
|     j_reg_126     |  p0  |   2  |   1  |    2   |
|   result_reg_139  |  p0  |   2  |   1  |    2   ||    1    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   46   ||  7.991  ||    17   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   179  |
|   Memory  |    1   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   17   |
|  Register |    -   |    -   |   276  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   276  |   196  |
+-----------+--------+--------+--------+--------+
