
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nm_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401c68 <.init>:
  401c68:	stp	x29, x30, [sp, #-16]!
  401c6c:	mov	x29, sp
  401c70:	bl	402250 <ferror@plt+0x60>
  401c74:	ldp	x29, x30, [sp], #16
  401c78:	ret

Disassembly of section .plt:

0000000000401c80 <memcpy@plt-0x20>:
  401c80:	stp	x16, x30, [sp, #-16]!
  401c84:	adrp	x16, 417000 <ferror@plt+0x14e10>
  401c88:	ldr	x17, [x16, #4088]
  401c8c:	add	x16, x16, #0xff8
  401c90:	br	x17
  401c94:	nop
  401c98:	nop
  401c9c:	nop

0000000000401ca0 <memcpy@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401ca4:	ldr	x17, [x16]
  401ca8:	add	x16, x16, #0x0
  401cac:	br	x17

0000000000401cb0 <memmove@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401cb4:	ldr	x17, [x16, #8]
  401cb8:	add	x16, x16, #0x8
  401cbc:	br	x17

0000000000401cc0 <mkstemps@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401cc4:	ldr	x17, [x16, #16]
  401cc8:	add	x16, x16, #0x10
  401ccc:	br	x17

0000000000401cd0 <cplus_demangle_name_to_style@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401cd4:	ldr	x17, [x16, #24]
  401cd8:	add	x16, x16, #0x18
  401cdc:	br	x17

0000000000401ce0 <strlen@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401ce4:	ldr	x17, [x16, #32]
  401ce8:	add	x16, x16, #0x20
  401cec:	br	x17

0000000000401cf0 <fputs@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401cf4:	ldr	x17, [x16, #40]
  401cf8:	add	x16, x16, #0x28
  401cfc:	br	x17

0000000000401d00 <bfd_scan_vma@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401d04:	ldr	x17, [x16, #48]
  401d08:	add	x16, x16, #0x30
  401d0c:	br	x17

0000000000401d10 <exit@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401d14:	ldr	x17, [x16, #56]
  401d18:	add	x16, x16, #0x38
  401d1c:	br	x17

0000000000401d20 <bfd_plugin_set_plugin@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401d24:	ldr	x17, [x16, #64]
  401d28:	add	x16, x16, #0x40
  401d2c:	br	x17

0000000000401d30 <bfd_arch_list@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401d34:	ldr	x17, [x16, #72]
  401d38:	add	x16, x16, #0x48
  401d3c:	br	x17

0000000000401d40 <bfd_set_default_target@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401d44:	ldr	x17, [x16, #80]
  401d48:	add	x16, x16, #0x50
  401d4c:	br	x17

0000000000401d50 <bfd_is_undefined_symclass@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401d54:	ldr	x17, [x16, #88]
  401d58:	add	x16, x16, #0x58
  401d5c:	br	x17

0000000000401d60 <ftell@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401d64:	ldr	x17, [x16, #96]
  401d68:	add	x16, x16, #0x60
  401d6c:	br	x17

0000000000401d70 <sprintf@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401d74:	ldr	x17, [x16, #104]
  401d78:	add	x16, x16, #0x68
  401d7c:	br	x17

0000000000401d80 <putc@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401d84:	ldr	x17, [x16, #112]
  401d88:	add	x16, x16, #0x70
  401d8c:	br	x17

0000000000401d90 <fputc@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401d94:	ldr	x17, [x16, #120]
  401d98:	add	x16, x16, #0x78
  401d9c:	br	x17

0000000000401da0 <cplus_demangle_set_style@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401da4:	ldr	x17, [x16, #128]
  401da8:	add	x16, x16, #0x80
  401dac:	br	x17

0000000000401db0 <qsort@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401db4:	ldr	x17, [x16, #136]
  401db8:	add	x16, x16, #0x88
  401dbc:	br	x17

0000000000401dc0 <ctime@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401dc4:	ldr	x17, [x16, #144]
  401dc8:	add	x16, x16, #0x90
  401dcc:	br	x17

0000000000401dd0 <asprintf@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401dd4:	ldr	x17, [x16, #152]
  401dd8:	add	x16, x16, #0x98
  401ddc:	br	x17

0000000000401de0 <bfd_openr@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401de4:	ldr	x17, [x16, #160]
  401de8:	add	x16, x16, #0xa0
  401dec:	br	x17

0000000000401df0 <fclose@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401df4:	ldr	x17, [x16, #168]
  401df8:	add	x16, x16, #0xa8
  401dfc:	br	x17

0000000000401e00 <atoi@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401e04:	ldr	x17, [x16, #176]
  401e08:	add	x16, x16, #0xb0
  401e0c:	br	x17

0000000000401e10 <fopen@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401e14:	ldr	x17, [x16, #184]
  401e18:	add	x16, x16, #0xb8
  401e1c:	br	x17

0000000000401e20 <xrealloc@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401e24:	ldr	x17, [x16, #192]
  401e28:	add	x16, x16, #0xc0
  401e2c:	br	x17

0000000000401e30 <concat@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401e34:	ldr	x17, [x16, #200]
  401e38:	add	x16, x16, #0xc8
  401e3c:	br	x17

0000000000401e40 <bindtextdomain@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401e44:	ldr	x17, [x16, #208]
  401e48:	add	x16, x16, #0xd0
  401e4c:	br	x17

0000000000401e50 <bfd_target_list@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401e54:	ldr	x17, [x16, #216]
  401e58:	add	x16, x16, #0xd8
  401e5c:	br	x17

0000000000401e60 <__libc_start_main@plt>:
  401e60:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401e64:	ldr	x17, [x16, #224]
  401e68:	add	x16, x16, #0xe0
  401e6c:	br	x17

0000000000401e70 <bfd_get_error@plt>:
  401e70:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401e74:	ldr	x17, [x16, #232]
  401e78:	add	x16, x16, #0xe8
  401e7c:	br	x17

0000000000401e80 <memset@plt>:
  401e80:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401e84:	ldr	x17, [x16, #240]
  401e88:	add	x16, x16, #0xf0
  401e8c:	br	x17

0000000000401e90 <xmalloc@plt>:
  401e90:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401e94:	ldr	x17, [x16, #248]
  401e98:	add	x16, x16, #0xf8
  401e9c:	br	x17

0000000000401ea0 <xmalloc_set_program_name@plt>:
  401ea0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401ea4:	ldr	x17, [x16, #256]
  401ea8:	add	x16, x16, #0x100
  401eac:	br	x17

0000000000401eb0 <xstrdup@plt>:
  401eb0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401eb4:	ldr	x17, [x16, #264]
  401eb8:	add	x16, x16, #0x108
  401ebc:	br	x17

0000000000401ec0 <bfd_get_arch_size@plt>:
  401ec0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401ec4:	ldr	x17, [x16, #272]
  401ec8:	add	x16, x16, #0x110
  401ecc:	br	x17

0000000000401ed0 <bfd_init@plt>:
  401ed0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401ed4:	ldr	x17, [x16, #280]
  401ed8:	add	x16, x16, #0x118
  401edc:	br	x17

0000000000401ee0 <strerror@plt>:
  401ee0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401ee4:	ldr	x17, [x16, #288]
  401ee8:	add	x16, x16, #0x120
  401eec:	br	x17

0000000000401ef0 <close@plt>:
  401ef0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401ef4:	ldr	x17, [x16, #296]
  401ef8:	add	x16, x16, #0x128
  401efc:	br	x17

0000000000401f00 <strrchr@plt>:
  401f00:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401f04:	ldr	x17, [x16, #304]
  401f08:	add	x16, x16, #0x130
  401f0c:	br	x17

0000000000401f10 <__gmon_start__@plt>:
  401f10:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401f14:	ldr	x17, [x16, #312]
  401f18:	add	x16, x16, #0x138
  401f1c:	br	x17

0000000000401f20 <bfd_set_format@plt>:
  401f20:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401f24:	ldr	x17, [x16, #320]
  401f28:	add	x16, x16, #0x140
  401f2c:	br	x17

0000000000401f30 <mkdtemp@plt>:
  401f30:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401f34:	ldr	x17, [x16, #328]
  401f38:	add	x16, x16, #0x148
  401f3c:	br	x17

0000000000401f40 <fseek@plt>:
  401f40:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401f44:	ldr	x17, [x16, #336]
  401f48:	add	x16, x16, #0x150
  401f4c:	br	x17

0000000000401f50 <abort@plt>:
  401f50:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401f54:	ldr	x17, [x16, #344]
  401f58:	add	x16, x16, #0x158
  401f5c:	br	x17

0000000000401f60 <access@plt>:
  401f60:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401f64:	ldr	x17, [x16, #352]
  401f68:	add	x16, x16, #0x160
  401f6c:	br	x17

0000000000401f70 <bfd_close_all_done@plt>:
  401f70:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401f74:	ldr	x17, [x16, #360]
  401f78:	add	x16, x16, #0x168
  401f7c:	br	x17

0000000000401f80 <bfd_plugin_set_program_name@plt>:
  401f80:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401f84:	ldr	x17, [x16, #368]
  401f88:	add	x16, x16, #0x170
  401f8c:	br	x17

0000000000401f90 <fread_unlocked@plt>:
  401f90:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401f94:	ldr	x17, [x16, #376]
  401f98:	add	x16, x16, #0x178
  401f9c:	br	x17

0000000000401fa0 <textdomain@plt>:
  401fa0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401fa4:	ldr	x17, [x16, #384]
  401fa8:	add	x16, x16, #0x180
  401fac:	br	x17

0000000000401fb0 <getopt_long@plt>:
  401fb0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401fb4:	ldr	x17, [x16, #392]
  401fb8:	add	x16, x16, #0x188
  401fbc:	br	x17

0000000000401fc0 <strcmp@plt>:
  401fc0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401fc4:	ldr	x17, [x16, #400]
  401fc8:	add	x16, x16, #0x190
  401fcc:	br	x17

0000000000401fd0 <bfd_printable_arch_mach@plt>:
  401fd0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401fd4:	ldr	x17, [x16, #408]
  401fd8:	add	x16, x16, #0x198
  401fdc:	br	x17

0000000000401fe0 <bfd_iterate_over_targets@plt>:
  401fe0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401fe4:	ldr	x17, [x16, #416]
  401fe8:	add	x16, x16, #0x1a0
  401fec:	br	x17

0000000000401ff0 <free@plt>:
  401ff0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401ff4:	ldr	x17, [x16, #424]
  401ff8:	add	x16, x16, #0x1a8
  401ffc:	br	x17

0000000000402000 <bfd_openw@plt>:
  402000:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402004:	ldr	x17, [x16, #432]
  402008:	add	x16, x16, #0x1b0
  40200c:	br	x17

0000000000402010 <fwrite@plt>:
  402010:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402014:	ldr	x17, [x16, #440]
  402018:	add	x16, x16, #0x1b8
  40201c:	br	x17

0000000000402020 <bfd_set_error_program_name@plt>:
  402020:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402024:	ldr	x17, [x16, #448]
  402028:	add	x16, x16, #0x1c0
  40202c:	br	x17

0000000000402030 <bfd_demangle@plt>:
  402030:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402034:	ldr	x17, [x16, #456]
  402038:	add	x16, x16, #0x1c8
  40203c:	br	x17

0000000000402040 <fflush@plt>:
  402040:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402044:	ldr	x17, [x16, #464]
  402048:	add	x16, x16, #0x1d0
  40204c:	br	x17

0000000000402050 <strcpy@plt>:
  402050:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402054:	ldr	x17, [x16, #472]
  402058:	add	x16, x16, #0x1d8
  40205c:	br	x17

0000000000402060 <xstrerror@plt>:
  402060:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402064:	ldr	x17, [x16, #480]
  402068:	add	x16, x16, #0x1e0
  40206c:	br	x17

0000000000402070 <mkstemp@plt>:
  402070:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402074:	ldr	x17, [x16, #488]
  402078:	add	x16, x16, #0x1e8
  40207c:	br	x17

0000000000402080 <xexit@plt>:
  402080:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402084:	ldr	x17, [x16, #496]
  402088:	add	x16, x16, #0x1f0
  40208c:	br	x17

0000000000402090 <bfd_close@plt>:
  402090:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402094:	ldr	x17, [x16, #504]
  402098:	add	x16, x16, #0x1f8
  40209c:	br	x17

00000000004020a0 <bfd_check_format_matches@plt>:
  4020a0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  4020a4:	ldr	x17, [x16, #512]
  4020a8:	add	x16, x16, #0x200
  4020ac:	br	x17

00000000004020b0 <strstr@plt>:
  4020b0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  4020b4:	ldr	x17, [x16, #520]
  4020b8:	add	x16, x16, #0x208
  4020bc:	br	x17

00000000004020c0 <bfd_errmsg@plt>:
  4020c0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  4020c4:	ldr	x17, [x16, #528]
  4020c8:	add	x16, x16, #0x210
  4020cc:	br	x17

00000000004020d0 <bfd_canonicalize_reloc@plt>:
  4020d0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  4020d4:	ldr	x17, [x16, #536]
  4020d8:	add	x16, x16, #0x218
  4020dc:	br	x17

00000000004020e0 <dcgettext@plt>:
  4020e0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  4020e4:	ldr	x17, [x16, #544]
  4020e8:	add	x16, x16, #0x220
  4020ec:	br	x17

00000000004020f0 <strcoll@plt>:
  4020f0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  4020f4:	ldr	x17, [x16, #552]
  4020f8:	add	x16, x16, #0x228
  4020fc:	br	x17

0000000000402100 <bfd_check_format@plt>:
  402100:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402104:	ldr	x17, [x16, #560]
  402108:	add	x16, x16, #0x230
  40210c:	br	x17

0000000000402110 <bfd_openr_next_archived_file@plt>:
  402110:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402114:	ldr	x17, [x16, #568]
  402118:	add	x16, x16, #0x238
  40211c:	br	x17

0000000000402120 <bfd_get_reloc_upper_bound@plt>:
  402120:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402124:	ldr	x17, [x16, #576]
  402128:	add	x16, x16, #0x240
  40212c:	br	x17

0000000000402130 <vfprintf@plt>:
  402130:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402134:	ldr	x17, [x16, #584]
  402138:	add	x16, x16, #0x248
  40213c:	br	x17

0000000000402140 <printf@plt>:
  402140:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402144:	ldr	x17, [x16, #592]
  402148:	add	x16, x16, #0x250
  40214c:	br	x17

0000000000402150 <bfd_map_over_sections@plt>:
  402150:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402154:	ldr	x17, [x16, #600]
  402158:	add	x16, x16, #0x258
  40215c:	br	x17

0000000000402160 <__assert_fail@plt>:
  402160:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402164:	ldr	x17, [x16, #608]
  402168:	add	x16, x16, #0x260
  40216c:	br	x17

0000000000402170 <__errno_location@plt>:
  402170:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402174:	ldr	x17, [x16, #616]
  402178:	add	x16, x16, #0x268
  40217c:	br	x17

0000000000402180 <getenv@plt>:
  402180:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402184:	ldr	x17, [x16, #624]
  402188:	add	x16, x16, #0x270
  40218c:	br	x17

0000000000402190 <putchar@plt>:
  402190:	adrp	x16, 418000 <ferror@plt+0x15e10>
  402194:	ldr	x17, [x16, #632]
  402198:	add	x16, x16, #0x278
  40219c:	br	x17

00000000004021a0 <__xstat@plt>:
  4021a0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  4021a4:	ldr	x17, [x16, #640]
  4021a8:	add	x16, x16, #0x280
  4021ac:	br	x17

00000000004021b0 <unlink@plt>:
  4021b0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  4021b4:	ldr	x17, [x16, #648]
  4021b8:	add	x16, x16, #0x288
  4021bc:	br	x17

00000000004021c0 <fprintf@plt>:
  4021c0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  4021c4:	ldr	x17, [x16, #656]
  4021c8:	add	x16, x16, #0x290
  4021cc:	br	x17

00000000004021d0 <bfd_get_next_mapent@plt>:
  4021d0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  4021d4:	ldr	x17, [x16, #664]
  4021d8:	add	x16, x16, #0x298
  4021dc:	br	x17

00000000004021e0 <setlocale@plt>:
  4021e0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  4021e4:	ldr	x17, [x16, #672]
  4021e8:	add	x16, x16, #0x2a0
  4021ec:	br	x17

00000000004021f0 <ferror@plt>:
  4021f0:	adrp	x16, 418000 <ferror@plt+0x15e10>
  4021f4:	ldr	x17, [x16, #680]
  4021f8:	add	x16, x16, #0x2a8
  4021fc:	br	x17

Disassembly of section .text:

0000000000402200 <.text>:
  402200:	mov	x29, #0x0                   	// #0
  402204:	mov	x30, #0x0                   	// #0
  402208:	mov	x5, x0
  40220c:	ldr	x1, [sp]
  402210:	add	x2, sp, #0x8
  402214:	mov	x6, sp
  402218:	movz	x0, #0x0, lsl #48
  40221c:	movk	x0, #0x0, lsl #32
  402220:	movk	x0, #0x40, lsl #16
  402224:	movk	x0, #0x230c
  402228:	movz	x3, #0x0, lsl #48
  40222c:	movk	x3, #0x0, lsl #32
  402230:	movk	x3, #0x40, lsl #16
  402234:	movk	x3, #0x6070
  402238:	movz	x4, #0x0, lsl #48
  40223c:	movk	x4, #0x0, lsl #32
  402240:	movk	x4, #0x40, lsl #16
  402244:	movk	x4, #0x60f0
  402248:	bl	401e60 <__libc_start_main@plt>
  40224c:	bl	401f50 <abort@plt>
  402250:	adrp	x0, 417000 <ferror@plt+0x14e10>
  402254:	ldr	x0, [x0, #4064]
  402258:	cbz	x0, 402260 <ferror@plt+0x70>
  40225c:	b	401f10 <__gmon_start__@plt>
  402260:	ret
  402264:	nop
  402268:	adrp	x0, 418000 <ferror@plt+0x15e10>
  40226c:	add	x0, x0, #0x740
  402270:	adrp	x1, 418000 <ferror@plt+0x15e10>
  402274:	add	x1, x1, #0x740
  402278:	cmp	x1, x0
  40227c:	b.eq	402294 <ferror@plt+0xa4>  // b.none
  402280:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402284:	ldr	x1, [x1, #288]
  402288:	cbz	x1, 402294 <ferror@plt+0xa4>
  40228c:	mov	x16, x1
  402290:	br	x16
  402294:	ret
  402298:	adrp	x0, 418000 <ferror@plt+0x15e10>
  40229c:	add	x0, x0, #0x740
  4022a0:	adrp	x1, 418000 <ferror@plt+0x15e10>
  4022a4:	add	x1, x1, #0x740
  4022a8:	sub	x1, x1, x0
  4022ac:	lsr	x2, x1, #63
  4022b0:	add	x1, x2, x1, asr #3
  4022b4:	cmp	xzr, x1, asr #1
  4022b8:	asr	x1, x1, #1
  4022bc:	b.eq	4022d4 <ferror@plt+0xe4>  // b.none
  4022c0:	adrp	x2, 406000 <ferror@plt+0x3e10>
  4022c4:	ldr	x2, [x2, #296]
  4022c8:	cbz	x2, 4022d4 <ferror@plt+0xe4>
  4022cc:	mov	x16, x2
  4022d0:	br	x16
  4022d4:	ret
  4022d8:	stp	x29, x30, [sp, #-32]!
  4022dc:	mov	x29, sp
  4022e0:	str	x19, [sp, #16]
  4022e4:	adrp	x19, 418000 <ferror@plt+0x15e10>
  4022e8:	ldrb	w0, [x19, #3008]
  4022ec:	cbnz	w0, 4022fc <ferror@plt+0x10c>
  4022f0:	bl	402268 <ferror@plt+0x78>
  4022f4:	mov	w0, #0x1                   	// #1
  4022f8:	strb	w0, [x19, #3008]
  4022fc:	ldr	x19, [sp, #16]
  402300:	ldp	x29, x30, [sp], #32
  402304:	ret
  402308:	b	402298 <ferror@plt+0xa8>
  40230c:	sub	sp, sp, #0x70
  402310:	stp	x20, x19, [sp, #96]
  402314:	adrp	x20, 406000 <ferror@plt+0x3e10>
  402318:	stp	x29, x30, [sp, #16]
  40231c:	add	x29, sp, #0x10
  402320:	add	x20, x20, #0x596
  402324:	mov	x19, x1
  402328:	stur	w0, [x29, #-4]
  40232c:	str	x1, [sp]
  402330:	mov	w0, #0x5                   	// #5
  402334:	mov	x1, x20
  402338:	stp	x28, x27, [sp, #32]
  40233c:	stp	x26, x25, [sp, #48]
  402340:	stp	x24, x23, [sp, #64]
  402344:	stp	x22, x21, [sp, #80]
  402348:	bl	4021e0 <setlocale@plt>
  40234c:	mov	w0, wzr
  402350:	mov	x1, x20
  402354:	bl	4021e0 <setlocale@plt>
  402358:	mov	w0, #0x3                   	// #3
  40235c:	mov	x1, x20
  402360:	bl	4021e0 <setlocale@plt>
  402364:	adrp	x20, 406000 <ferror@plt+0x3e10>
  402368:	add	x20, x20, #0x1e0
  40236c:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402370:	add	x1, x1, #0x1e9
  402374:	mov	x0, x20
  402378:	bl	401e40 <bindtextdomain@plt>
  40237c:	mov	x0, x20
  402380:	bl	401fa0 <textdomain@plt>
  402384:	ldr	x0, [x19]
  402388:	adrp	x19, 418000 <ferror@plt+0x15e10>
  40238c:	str	x0, [x19, #3248]
  402390:	bl	401ea0 <xmalloc_set_program_name@plt>
  402394:	ldr	x0, [x19, #3248]
  402398:	bl	402020 <bfd_set_error_program_name@plt>
  40239c:	ldr	x0, [x19, #3248]
  4023a0:	bl	401f80 <bfd_plugin_set_program_name@plt>
  4023a4:	sub	x0, x29, #0x4
  4023a8:	mov	x1, sp
  4023ac:	bl	405b34 <ferror@plt+0x3944>
  4023b0:	bl	401ed0 <bfd_init@plt>
  4023b4:	cmp	w0, #0x118
  4023b8:	b.ne	402710 <ferror@plt+0x520>  // b.any
  4023bc:	bl	404ba8 <ferror@plt+0x29b8>
  4023c0:	adrp	x19, 406000 <ferror@plt+0x3e10>
  4023c4:	adrp	x20, 418000 <ferror@plt+0x15e10>
  4023c8:	adrp	x25, 406000 <ferror@plt+0x3e10>
  4023cc:	adrp	x26, 406000 <ferror@plt+0x3e10>
  4023d0:	add	x19, x19, #0x21c
  4023d4:	add	x20, x20, #0x2c8
  4023d8:	add	x25, x25, #0x130
  4023dc:	mov	w27, #0x1                   	// #1
  4023e0:	adrp	x24, 418000 <ferror@plt+0x15e10>
  4023e4:	adrp	x23, 418000 <ferror@plt+0x15e10>
  4023e8:	adrp	x21, 418000 <ferror@plt+0x15e10>
  4023ec:	adrp	x28, 418000 <ferror@plt+0x15e10>
  4023f0:	add	x26, x26, #0x166
  4023f4:	adrp	x22, 418000 <ferror@plt+0x15e10>
  4023f8:	ldur	w0, [x29, #-4]
  4023fc:	ldr	x1, [sp]
  402400:	mov	x2, x19
  402404:	mov	x3, x20
  402408:	mov	x4, xzr
  40240c:	bl	401fb0 <getopt_long@plt>
  402410:	cmp	w0, #0xc7
  402414:	b.gt	402440 <ferror@plt+0x250>
  402418:	sub	w8, w0, #0x41
  40241c:	cmp	w8, #0x35
  402420:	b.hi	40246c <ferror@plt+0x27c>  // b.pmore
  402424:	adr	x9, 4023f8 <ferror@plt+0x208>
  402428:	ldrb	w10, [x25, x8]
  40242c:	add	x9, x9, x10, lsl #2
  402430:	br	x9
  402434:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402438:	strb	w27, [x8, #3020]
  40243c:	b	4023f8 <ferror@plt+0x208>
  402440:	sub	w8, w0, #0xc8
  402444:	cmp	w8, #0x4
  402448:	b.hi	4026b8 <ferror@plt+0x4c8>  // b.pmore
  40244c:	adr	x9, 40245c <ferror@plt+0x26c>
  402450:	ldrb	w10, [x26, x8]
  402454:	add	x9, x9, x10, lsl #2
  402458:	br	x9
  40245c:	ldr	x8, [x24, #1864]
  402460:	adrp	x9, 418000 <ferror@plt+0x15e10>
  402464:	str	x8, [x9, #3072]
  402468:	b	4023f8 <ferror@plt+0x208>
  40246c:	cmn	w0, #0x1
  402470:	b.eq	4025f8 <ferror@plt+0x408>  // b.none
  402474:	cbz	w0, 4023f8 <ferror@plt+0x208>
  402478:	b	4026b8 <ferror@plt+0x4c8>
  40247c:	strb	wzr, [x23, #3040]
  402480:	strb	w27, [x21, #3044]
  402484:	strb	wzr, [x28, #3048]
  402488:	b	4023f8 <ferror@plt+0x208>
  40248c:	strb	w27, [x23, #3040]
  402490:	strb	wzr, [x21, #3044]
  402494:	strb	wzr, [x28, #3048]
  402498:	b	4023f8 <ferror@plt+0x208>
  40249c:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4024a0:	strb	w27, [x8, #3060]
  4024a4:	b	4023f8 <ferror@plt+0x208>
  4024a8:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4024ac:	str	w27, [x8, #3068]
  4024b0:	b	4023f8 <ferror@plt+0x208>
  4024b4:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4024b8:	str	w27, [x8, #3056]
  4024bc:	b	4023f8 <ferror@plt+0x208>
  4024c0:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4024c4:	str	w27, [x8, #3016]
  4024c8:	b	4023f8 <ferror@plt+0x208>
  4024cc:	ldr	x9, [x24, #1864]
  4024d0:	ldrb	w8, [x9]
  4024d4:	cmp	w8, #0x78
  4024d8:	b.eq	4025d8 <ferror@plt+0x3e8>  // b.none
  4024dc:	cmp	w8, #0x6f
  4024e0:	b.eq	4025d0 <ferror@plt+0x3e0>  // b.none
  4024e4:	cmp	w8, #0x64
  4024e8:	b.ne	4026c8 <ferror@plt+0x4d8>  // b.any
  4024ec:	mov	w9, #0xa                   	// #10
  4024f0:	b	4025dc <ferror@plt+0x3ec>
  4024f4:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4024f8:	str	w27, [x8, #3028]
  4024fc:	b	4023f8 <ferror@plt+0x208>
  402500:	ldr	x0, [x24, #1864]
  402504:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402508:	str	w27, [x8, #3024]
  40250c:	cbz	x0, 4023f8 <ferror@plt+0x208>
  402510:	bl	401cd0 <cplus_demangle_name_to_style@plt>
  402514:	cbz	w0, 4026e8 <ferror@plt+0x4f8>
  402518:	bl	401da0 <cplus_demangle_set_style@plt>
  40251c:	b	4023f8 <ferror@plt+0x208>
  402520:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402524:	add	x0, x0, #0x25a
  402528:	bl	402784 <ferror@plt+0x594>
  40252c:	b	4023f8 <ferror@plt+0x208>
  402530:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402534:	str	w27, [x8, #3032]
  402538:	b	4023f8 <ferror@plt+0x208>
  40253c:	ldr	x0, [x24, #1864]
  402540:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402544:	add	x1, x1, #0x260
  402548:	bl	401fc0 <strcmp@plt>
  40254c:	cbz	w0, 4023f8 <ferror@plt+0x208>
  402550:	b	402704 <ferror@plt+0x514>
  402554:	ldr	w8, [x22, #1704]
  402558:	orr	w8, w8, #0x40000
  40255c:	str	w8, [x22, #1704]
  402560:	b	4023f8 <ferror@plt+0x208>
  402564:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402568:	add	x0, x0, #0x238
  40256c:	bl	402784 <ferror@plt+0x594>
  402570:	b	4023f8 <ferror@plt+0x208>
  402574:	strb	wzr, [x23, #3040]
  402578:	strb	wzr, [x21, #3044]
  40257c:	strb	w27, [x28, #3048]
  402580:	b	4023f8 <ferror@plt+0x208>
  402584:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402588:	str	w27, [x8, #3064]
  40258c:	b	4023f8 <ferror@plt+0x208>
  402590:	ldr	w8, [x22, #1704]
  402594:	and	w8, w8, #0xfffbffff
  402598:	str	w8, [x22, #1704]
  40259c:	b	4023f8 <ferror@plt+0x208>
  4025a0:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4025a4:	str	w27, [x8, #3052]
  4025a8:	b	4023f8 <ferror@plt+0x208>
  4025ac:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4025b0:	strb	w27, [x8, #3036]
  4025b4:	b	4023f8 <ferror@plt+0x208>
  4025b8:	ldr	x0, [x24, #1864]
  4025bc:	bl	401d20 <bfd_plugin_set_plugin@plt>
  4025c0:	b	4023f8 <ferror@plt+0x208>
  4025c4:	ldr	x0, [x24, #1864]
  4025c8:	bl	402784 <ferror@plt+0x594>
  4025cc:	b	4023f8 <ferror@plt+0x208>
  4025d0:	mov	w9, #0x8                   	// #8
  4025d4:	b	4025dc <ferror@plt+0x3ec>
  4025d8:	mov	w9, #0x10                  	// #16
  4025dc:	adrp	x10, 418000 <ferror@plt+0x15e10>
  4025e0:	str	w9, [x10, #1852]
  4025e4:	adrp	x9, 418000 <ferror@plt+0x15e10>
  4025e8:	strb	w8, [x9, #1848]
  4025ec:	adrp	x9, 418000 <ferror@plt+0x15e10>
  4025f0:	strb	w8, [x9, #1843]
  4025f4:	b	4023f8 <ferror@plt+0x208>
  4025f8:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4025fc:	ldr	w8, [x8, #3068]
  402600:	cbz	w8, 402610 <ferror@plt+0x420>
  402604:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402608:	add	x0, x0, #0x281
  40260c:	bl	405630 <ferror@plt+0x3440>
  402610:	ldrb	w8, [x28, #3048]
  402614:	cmp	w8, #0x1
  402618:	b.ne	402660 <ferror@plt+0x470>  // b.any
  40261c:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402620:	ldr	w8, [x8, #3064]
  402624:	cbz	w8, 402660 <ferror@plt+0x470>
  402628:	adrp	x1, 406000 <ferror@plt+0x3e10>
  40262c:	add	x1, x1, #0x284
  402630:	mov	w2, #0x5                   	// #5
  402634:	mov	x0, xzr
  402638:	bl	4020e0 <dcgettext@plt>
  40263c:	bl	404b34 <ferror@plt+0x2944>
  402640:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402644:	add	x1, x1, #0x2c0
  402648:	mov	w2, #0x5                   	// #5
  40264c:	mov	x0, xzr
  402650:	bl	4020e0 <dcgettext@plt>
  402654:	bl	404b34 <ferror@plt+0x2944>
  402658:	mov	w0, wzr
  40265c:	b	402688 <ferror@plt+0x498>
  402660:	adrp	x20, 418000 <ferror@plt+0x15e10>
  402664:	ldr	w8, [x20, #1872]
  402668:	ldur	w9, [x29, #-4]
  40266c:	subs	w10, w9, w8
  402670:	b.ne	402728 <ferror@plt+0x538>  // b.any
  402674:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402678:	add	x0, x0, #0x2fe
  40267c:	bl	402930 <ferror@plt+0x740>
  402680:	cmp	w0, #0x0
  402684:	cset	w0, eq  // eq = none
  402688:	ldp	x20, x19, [sp, #96]
  40268c:	ldp	x22, x21, [sp, #80]
  402690:	ldp	x24, x23, [sp, #64]
  402694:	ldp	x26, x25, [sp, #48]
  402698:	ldp	x28, x27, [sp, #32]
  40269c:	ldp	x29, x30, [sp, #16]
  4026a0:	add	sp, sp, #0x70
  4026a4:	ret
  4026a8:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4026ac:	ldr	x0, [x8, #1880]
  4026b0:	mov	w1, wzr
  4026b4:	bl	402830 <ferror@plt+0x640>
  4026b8:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4026bc:	ldr	x0, [x8, #1856]
  4026c0:	mov	w1, #0x1                   	// #1
  4026c4:	bl	402830 <ferror@plt+0x640>
  4026c8:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4026cc:	add	x1, x1, #0xfe4
  4026d0:	mov	w2, #0x5                   	// #5
  4026d4:	mov	x0, xzr
  4026d8:	mov	x19, x9
  4026dc:	bl	4020e0 <dcgettext@plt>
  4026e0:	mov	x1, x19
  4026e4:	bl	404ac8 <ferror@plt+0x28d8>
  4026e8:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4026ec:	add	x1, x1, #0x23c
  4026f0:	mov	w2, #0x5                   	// #5
  4026f4:	mov	x0, xzr
  4026f8:	bl	4020e0 <dcgettext@plt>
  4026fc:	ldr	x1, [x24, #1864]
  402700:	bl	404ac8 <ferror@plt+0x28d8>
  402704:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402708:	add	x1, x1, #0x266
  40270c:	b	402718 <ferror@plt+0x528>
  402710:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402714:	add	x1, x1, #0x1fb
  402718:	mov	w2, #0x5                   	// #5
  40271c:	mov	x0, xzr
  402720:	bl	4020e0 <dcgettext@plt>
  402724:	bl	404ac8 <ferror@plt+0x28d8>
  402728:	cmp	w10, #0x2
  40272c:	b.lt	40273c <ferror@plt+0x54c>  // b.tstop
  402730:	adrp	x10, 418000 <ferror@plt+0x15e10>
  402734:	mov	w11, #0x1                   	// #1
  402738:	strb	w11, [x10, #3080]
  40273c:	cmp	w9, w8
  402740:	b.le	402778 <ferror@plt+0x588>
  402744:	mov	w19, wzr
  402748:	ldr	x9, [sp]
  40274c:	add	w10, w8, #0x1
  402750:	str	w10, [x20, #1872]
  402754:	ldr	x0, [x9, w8, sxtw #3]
  402758:	bl	402930 <ferror@plt+0x740>
  40275c:	ldr	w8, [x20, #1872]
  402760:	ldur	w9, [x29, #-4]
  402764:	cmp	w0, #0x0
  402768:	cinc	w19, w19, eq  // eq = none
  40276c:	cmp	w8, w9
  402770:	b.lt	402748 <ferror@plt+0x558>  // b.tstop
  402774:	b	40277c <ferror@plt+0x58c>
  402778:	mov	w19, wzr
  40277c:	mov	w0, w19
  402780:	bl	401d10 <exit@plt>
  402784:	stp	x29, x30, [sp, #-32]!
  402788:	ldrb	w8, [x0]
  40278c:	str	x19, [sp, #16]
  402790:	mov	x29, sp
  402794:	sub	w8, w8, #0x42
  402798:	cmp	w8, #0x31
  40279c:	b.hi	402810 <ferror@plt+0x620>  // b.pmore
  4027a0:	mov	w9, #0x1                   	// #1
  4027a4:	lsl	x9, x9, x8
  4027a8:	tst	x9, #0x100000001
  4027ac:	b.ne	4027c8 <ferror@plt+0x5d8>  // b.any
  4027b0:	mov	w9, #0x1                   	// #1
  4027b4:	lsl	x9, x9, x8
  4027b8:	tst	x9, #0x400000004000
  4027bc:	b.eq	4027d0 <ferror@plt+0x5e0>  // b.none
  4027c0:	mov	w8, #0x2                   	// #2
  4027c4:	b	4027e4 <ferror@plt+0x5f4>
  4027c8:	mov	w8, wzr
  4027cc:	b	4027e4 <ferror@plt+0x5f4>
  4027d0:	mov	w9, #0x1                   	// #1
  4027d4:	lsl	x8, x9, x8
  4027d8:	tst	x8, #0x2000000020000
  4027dc:	b.eq	402810 <ferror@plt+0x620>  // b.none
  4027e0:	mov	w8, #0x1                   	// #1
  4027e4:	adrp	x9, 418000 <ferror@plt+0x15e10>
  4027e8:	ldr	x19, [sp, #16]
  4027ec:	add	x9, x9, #0x6b0
  4027f0:	mov	w10, #0x28                  	// #40
  4027f4:	adrp	x11, 418000 <ferror@plt+0x15e10>
  4027f8:	adrp	x12, 418000 <ferror@plt+0x15e10>
  4027fc:	umaddl	x9, w8, w10, x9
  402800:	str	x9, [x11, #1832]
  402804:	str	w8, [x12, #3100]
  402808:	ldp	x29, x30, [sp], #32
  40280c:	ret
  402810:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402814:	add	x1, x1, #0x41e
  402818:	mov	w2, #0x5                   	// #5
  40281c:	mov	x19, x0
  402820:	mov	x0, xzr
  402824:	bl	4020e0 <dcgettext@plt>
  402828:	mov	x1, x19
  40282c:	bl	404ac8 <ferror@plt+0x28d8>
  402830:	stp	x29, x30, [sp, #-48]!
  402834:	stp	x20, x19, [sp, #32]
  402838:	mov	w19, w1
  40283c:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402840:	mov	x20, x0
  402844:	add	x1, x1, #0x6a9
  402848:	mov	w2, #0x5                   	// #5
  40284c:	mov	x0, xzr
  402850:	str	x21, [sp, #16]
  402854:	mov	x29, sp
  402858:	bl	4020e0 <dcgettext@plt>
  40285c:	adrp	x21, 418000 <ferror@plt+0x15e10>
  402860:	ldr	x2, [x21, #3248]
  402864:	mov	x1, x0
  402868:	mov	x0, x20
  40286c:	bl	4021c0 <fprintf@plt>
  402870:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402874:	add	x1, x1, #0x6ca
  402878:	mov	w2, #0x5                   	// #5
  40287c:	mov	x0, xzr
  402880:	bl	4020e0 <dcgettext@plt>
  402884:	mov	x1, x0
  402888:	mov	x0, x20
  40288c:	bl	4021c0 <fprintf@plt>
  402890:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402894:	add	x1, x1, #0x6fa
  402898:	mov	w2, #0x5                   	// #5
  40289c:	mov	x0, xzr
  4028a0:	bl	4020e0 <dcgettext@plt>
  4028a4:	mov	x1, x0
  4028a8:	mov	x0, x20
  4028ac:	bl	4021c0 <fprintf@plt>
  4028b0:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4028b4:	add	x1, x1, #0xc85
  4028b8:	mov	w2, #0x5                   	// #5
  4028bc:	mov	x0, xzr
  4028c0:	bl	4020e0 <dcgettext@plt>
  4028c4:	mov	x1, x0
  4028c8:	mov	x0, x20
  4028cc:	bl	4021c0 <fprintf@plt>
  4028d0:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4028d4:	add	x1, x1, #0xcb9
  4028d8:	mov	w2, #0x5                   	// #5
  4028dc:	mov	x0, xzr
  4028e0:	bl	4020e0 <dcgettext@plt>
  4028e4:	mov	x1, x0
  4028e8:	mov	x0, x20
  4028ec:	bl	4021c0 <fprintf@plt>
  4028f0:	ldr	x0, [x21, #3248]
  4028f4:	mov	x1, x20
  4028f8:	bl	404c9c <ferror@plt+0x2aac>
  4028fc:	cbnz	w19, 402928 <ferror@plt+0x738>
  402900:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402904:	add	x1, x1, #0xfaa
  402908:	mov	w2, #0x5                   	// #5
  40290c:	mov	x0, xzr
  402910:	bl	4020e0 <dcgettext@plt>
  402914:	adrp	x2, 406000 <ferror@plt+0x3e10>
  402918:	mov	x1, x0
  40291c:	add	x2, x2, #0xfbe
  402920:	mov	x0, x20
  402924:	bl	4021c0 <fprintf@plt>
  402928:	mov	w0, w19
  40292c:	bl	401d10 <exit@plt>
  402930:	sub	sp, sp, #0x70
  402934:	stp	x29, x30, [sp, #16]
  402938:	stp	x28, x27, [sp, #32]
  40293c:	stp	x26, x25, [sp, #48]
  402940:	stp	x24, x23, [sp, #64]
  402944:	stp	x22, x21, [sp, #80]
  402948:	stp	x20, x19, [sp, #96]
  40294c:	add	x29, sp, #0x10
  402950:	mov	x19, x0
  402954:	bl	4052c4 <ferror@plt+0x30d4>
  402958:	cmp	x0, #0x1
  40295c:	b.lt	402b44 <ferror@plt+0x954>  // b.tstop
  402960:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402964:	ldr	x8, [x8, #3072]
  402968:	adrp	x9, 406000 <ferror@plt+0x3e10>
  40296c:	add	x9, x9, #0x383
  402970:	mov	x0, x19
  402974:	cmp	x8, #0x0
  402978:	csel	x1, x9, x8, eq  // eq = none
  40297c:	bl	401de0 <bfd_openr@plt>
  402980:	cbz	x0, 402b3c <ferror@plt+0x94c>
  402984:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402988:	ldrb	w8, [x8, #3036]
  40298c:	mov	x20, x0
  402990:	cmp	w8, #0x1
  402994:	b.ne	4029a4 <ferror@plt+0x7b4>  // b.any
  402998:	ldr	w8, [x20, #72]
  40299c:	orr	w8, w8, #0x8000
  4029a0:	str	w8, [x20, #72]
  4029a4:	mov	w1, #0x2                   	// #2
  4029a8:	mov	x0, x20
  4029ac:	bl	402100 <bfd_check_format@plt>
  4029b0:	adrp	x23, 418000 <ferror@plt+0x15e10>
  4029b4:	adrp	x27, 418000 <ferror@plt+0x15e10>
  4029b8:	cbz	w0, 402b4c <ferror@plt+0x95c>
  4029bc:	adrp	x28, 418000 <ferror@plt+0x15e10>
  4029c0:	ldr	x8, [x28, #1832]
  4029c4:	ldr	x0, [x20]
  4029c8:	ldr	x8, [x8, #8]
  4029cc:	blr	x8
  4029d0:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4029d4:	ldr	w8, [x8, #3056]
  4029d8:	cbz	w8, 402a90 <ferror@plt+0x8a0>
  4029dc:	add	x2, sp, #0x8
  4029e0:	mov	x1, #0xffffffffffffffff    	// #-1
  4029e4:	mov	x0, x20
  4029e8:	bl	4021d0 <bfd_get_next_mapent@plt>
  4029ec:	cmn	x0, #0x1
  4029f0:	b.eq	402a8c <ferror@plt+0x89c>  // b.none
  4029f4:	adrp	x22, 406000 <ferror@plt+0x3e10>
  4029f8:	adrp	x23, 407000 <ferror@plt+0x4e10>
  4029fc:	adrp	x24, 407000 <ferror@plt+0x4e10>
  402a00:	mov	x21, x0
  402a04:	mov	w26, wzr
  402a08:	add	x22, x22, #0xff6
  402a0c:	add	x23, x23, #0x10b
  402a10:	add	x24, x24, #0x1c
  402a14:	cbnz	w26, 402a30 <ferror@plt+0x840>
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	mov	x0, xzr
  402a20:	mov	x1, x22
  402a24:	bl	4020e0 <dcgettext@plt>
  402a28:	bl	402140 <printf@plt>
  402a2c:	mov	w26, #0x1                   	// #1
  402a30:	ldr	x8, [x20, #8]
  402a34:	mov	x0, x20
  402a38:	mov	x1, x21
  402a3c:	ldr	x8, [x8, #472]
  402a40:	blr	x8
  402a44:	cbz	x0, 402c18 <ferror@plt+0xa28>
  402a48:	ldr	x8, [sp, #8]
  402a4c:	ldr	x1, [x8]
  402a50:	cbz	x1, 402a70 <ferror@plt+0x880>
  402a54:	mov	x25, x0
  402a58:	mov	x0, x23
  402a5c:	mov	x2, x20
  402a60:	bl	403460 <ferror@plt+0x1270>
  402a64:	ldr	x1, [x25]
  402a68:	mov	x0, x24
  402a6c:	bl	402140 <printf@plt>
  402a70:	add	x2, sp, #0x8
  402a74:	mov	x0, x20
  402a78:	mov	x1, x21
  402a7c:	bl	4021d0 <bfd_get_next_mapent@plt>
  402a80:	mov	x21, x0
  402a84:	cmn	x0, #0x1
  402a88:	b.ne	402a14 <ferror@plt+0x824>  // b.any
  402a8c:	adrp	x23, 418000 <ferror@plt+0x15e10>
  402a90:	mov	x0, x20
  402a94:	mov	x1, xzr
  402a98:	bl	402110 <bfd_openr_next_archived_file@plt>
  402a9c:	cbz	x0, 402b8c <ferror@plt+0x99c>
  402aa0:	mov	x22, xzr
  402aa4:	add	x2, sp, #0x8
  402aa8:	mov	w1, #0x1                   	// #1
  402aac:	mov	x21, x0
  402ab0:	bl	4020a0 <bfd_check_format_matches@plt>
  402ab4:	cbz	w0, 402ae4 <ferror@plt+0x8f4>
  402ab8:	mov	x0, x21
  402abc:	bl	4034e4 <ferror@plt+0x12f4>
  402ac0:	ldr	x8, [x28, #1832]
  402ac4:	ldr	x0, [x20]
  402ac8:	ldr	x1, [x21]
  402acc:	ldr	x8, [x8, #16]
  402ad0:	blr	x8
  402ad4:	mov	x0, x21
  402ad8:	mov	x1, x20
  402adc:	bl	403600 <ferror@plt+0x1410>
  402ae0:	b	402b08 <ferror@plt+0x918>
  402ae4:	ldr	x0, [x21]
  402ae8:	bl	404754 <ferror@plt+0x2564>
  402aec:	bl	401e70 <bfd_get_error@plt>
  402af0:	cmp	w0, #0xd
  402af4:	b.ne	402b08 <ferror@plt+0x918>  // b.any
  402af8:	ldr	x0, [sp, #8]
  402afc:	bl	404c04 <ferror@plt+0x2a14>
  402b00:	ldr	x0, [sp, #8]
  402b04:	bl	401ff0 <free@plt>
  402b08:	cbz	x22, 402b24 <ferror@plt+0x934>
  402b0c:	mov	x0, x22
  402b10:	bl	402090 <bfd_close@plt>
  402b14:	cmp	x21, x22
  402b18:	str	xzr, [x23, #3136]
  402b1c:	str	xzr, [x27, #3144]
  402b20:	b.eq	402bb0 <ferror@plt+0x9c0>  // b.none
  402b24:	mov	x0, x20
  402b28:	mov	x1, x21
  402b2c:	bl	402110 <bfd_openr_next_archived_file@plt>
  402b30:	mov	x22, x21
  402b34:	cbnz	x0, 402aa4 <ferror@plt+0x8b4>
  402b38:	b	402b90 <ferror@plt+0x9a0>
  402b3c:	mov	x0, x19
  402b40:	bl	404754 <ferror@plt+0x2564>
  402b44:	mov	w21, wzr
  402b48:	b	402bc8 <ferror@plt+0x9d8>
  402b4c:	add	x2, sp, #0x8
  402b50:	mov	w1, #0x1                   	// #1
  402b54:	mov	x0, x20
  402b58:	bl	4020a0 <bfd_check_format_matches@plt>
  402b5c:	cbz	w0, 402bec <ferror@plt+0x9fc>
  402b60:	mov	x0, x20
  402b64:	bl	4034e4 <ferror@plt+0x12f4>
  402b68:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402b6c:	ldr	x8, [x8, #1832]
  402b70:	mov	x0, x19
  402b74:	ldr	x8, [x8]
  402b78:	blr	x8
  402b7c:	mov	x0, x20
  402b80:	mov	x1, xzr
  402b84:	bl	403600 <ferror@plt+0x1410>
  402b88:	b	402bb0 <ferror@plt+0x9c0>
  402b8c:	mov	x21, xzr
  402b90:	bl	401e70 <bfd_get_error@plt>
  402b94:	cmp	w0, #0x9
  402b98:	b.ne	402c2c <ferror@plt+0xa3c>  // b.any
  402b9c:	cbz	x21, 402bb0 <ferror@plt+0x9c0>
  402ba0:	mov	x0, x21
  402ba4:	bl	402090 <bfd_close@plt>
  402ba8:	str	xzr, [x23, #3136]
  402bac:	str	xzr, [x27, #3144]
  402bb0:	mov	w21, #0x1                   	// #1
  402bb4:	mov	x0, x20
  402bb8:	bl	402090 <bfd_close@plt>
  402bbc:	cbz	w0, 402c24 <ferror@plt+0xa34>
  402bc0:	str	xzr, [x23, #3136]
  402bc4:	str	xzr, [x27, #3144]
  402bc8:	mov	w0, w21
  402bcc:	ldp	x20, x19, [sp, #96]
  402bd0:	ldp	x22, x21, [sp, #80]
  402bd4:	ldp	x24, x23, [sp, #64]
  402bd8:	ldp	x26, x25, [sp, #48]
  402bdc:	ldp	x28, x27, [sp, #32]
  402be0:	ldp	x29, x30, [sp, #16]
  402be4:	add	sp, sp, #0x70
  402be8:	ret
  402bec:	mov	x0, x19
  402bf0:	bl	404754 <ferror@plt+0x2564>
  402bf4:	bl	401e70 <bfd_get_error@plt>
  402bf8:	cmp	w0, #0xd
  402bfc:	b.ne	402c10 <ferror@plt+0xa20>  // b.any
  402c00:	ldr	x0, [sp, #8]
  402c04:	bl	404c04 <ferror@plt+0x2a14>
  402c08:	ldr	x0, [sp, #8]
  402c0c:	bl	401ff0 <free@plt>
  402c10:	mov	w21, wzr
  402c14:	b	402bb4 <ferror@plt+0x9c4>
  402c18:	adrp	x0, 407000 <ferror@plt+0x4e10>
  402c1c:	add	x0, x0, #0x7
  402c20:	bl	404a34 <ferror@plt+0x2844>
  402c24:	mov	x0, x19
  402c28:	bl	404a34 <ferror@plt+0x2844>
  402c2c:	ldr	x0, [x20]
  402c30:	bl	404a34 <ferror@plt+0x2844>
  402c34:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402c38:	ldrb	w8, [x8, #3020]
  402c3c:	tbnz	w8, #0, 402c5c <ferror@plt+0xa6c>
  402c40:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402c44:	ldrb	w8, [x8, #3080]
  402c48:	cbz	w8, 402c5c <ferror@plt+0xa6c>
  402c4c:	mov	x1, x0
  402c50:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402c54:	add	x0, x0, #0x438
  402c58:	b	402140 <printf@plt>
  402c5c:	ret
  402c60:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402c64:	ldrb	w8, [x8, #3080]
  402c68:	cmp	w8, #0x1
  402c6c:	b.ne	402c80 <ferror@plt+0xa90>  // b.any
  402c70:	mov	x1, x0
  402c74:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402c78:	add	x0, x0, #0x438
  402c7c:	b	402140 <printf@plt>
  402c80:	ret
  402c84:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402c88:	ldrb	w8, [x8, #3020]
  402c8c:	tbz	w8, #0, 402c94 <ferror@plt+0xaa4>
  402c90:	ret
  402c94:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402c98:	add	x0, x0, #0x438
  402c9c:	b	402140 <printf@plt>
  402ca0:	stp	x29, x30, [sp, #-32]!
  402ca4:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402ca8:	ldrb	w8, [x8, #3020]
  402cac:	str	x19, [sp, #16]
  402cb0:	mov	x29, sp
  402cb4:	cmp	w8, #0x1
  402cb8:	b.ne	402cec <ferror@plt+0xafc>  // b.any
  402cbc:	mov	x19, x1
  402cc0:	cbz	x0, 402cd4 <ferror@plt+0xae4>
  402cc4:	ldr	x1, [x0]
  402cc8:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402ccc:	add	x0, x0, #0x43e
  402cd0:	bl	402140 <printf@plt>
  402cd4:	ldr	x1, [x19]
  402cd8:	ldr	x19, [sp, #16]
  402cdc:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402ce0:	add	x0, x0, #0x43e
  402ce4:	ldp	x29, x30, [sp], #32
  402ce8:	b	402140 <printf@plt>
  402cec:	ldr	x19, [sp, #16]
  402cf0:	ldp	x29, x30, [sp], #32
  402cf4:	ret
  402cf8:	stp	x29, x30, [sp, #-48]!
  402cfc:	stp	x20, x19, [sp, #32]
  402d00:	ldr	x8, [x0]
  402d04:	mov	x20, x0
  402d08:	str	x21, [sp, #16]
  402d0c:	mov	x29, sp
  402d10:	ldrb	w0, [x8, #8]
  402d14:	mov	x19, x1
  402d18:	bl	401d50 <bfd_is_undefined_symclass@plt>
  402d1c:	cbz	w0, 402d4c <ferror@plt+0xb5c>
  402d20:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402d24:	ldr	w8, [x8, #3104]
  402d28:	cmp	w8, #0x40
  402d2c:	b.ne	402d3c <ferror@plt+0xb4c>  // b.any
  402d30:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402d34:	add	x0, x0, #0x5a6
  402d38:	bl	402140 <printf@plt>
  402d3c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402d40:	add	x0, x0, #0x5a6
  402d44:	bl	402140 <printf@plt>
  402d48:	b	402dc8 <ferror@plt+0xbd8>
  402d4c:	adrp	x21, 418000 <ferror@plt+0x15e10>
  402d50:	ldrb	w8, [x21, #3060]
  402d54:	tbnz	w8, #0, 402d7c <ferror@plt+0xb8c>
  402d58:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402d5c:	ldrb	w8, [x8, #3048]
  402d60:	cbz	w8, 402d7c <ferror@plt+0xb8c>
  402d64:	ldr	x8, [x20, #16]
  402d68:	add	x9, x20, #0x8
  402d6c:	add	x10, x8, #0x38
  402d70:	cmp	x8, #0x0
  402d74:	csel	x8, x9, x10, eq  // eq = none
  402d78:	b	402d80 <ferror@plt+0xb90>
  402d7c:	ldr	x8, [x20]
  402d80:	ldr	x0, [x8]
  402d84:	bl	403404 <ferror@plt+0x1214>
  402d88:	ldrb	w8, [x21, #3060]
  402d8c:	cmp	w8, #0x1
  402d90:	b.ne	402dc8 <ferror@plt+0xbd8>  // b.any
  402d94:	ldr	x8, [x20, #16]
  402d98:	cbz	x8, 402e5c <ferror@plt+0xc6c>
  402d9c:	ldr	x8, [x8, #56]
  402da0:	cbz	x8, 402dc8 <ferror@plt+0xbd8>
  402da4:	mov	w0, #0x20                  	// #32
  402da8:	bl	402190 <putchar@plt>
  402dac:	ldr	x8, [x20, #16]
  402db0:	add	x9, x20, #0x8
  402db4:	add	x10, x8, #0x38
  402db8:	cmp	x8, #0x0
  402dbc:	csel	x8, x9, x10, eq  // eq = none
  402dc0:	ldr	x0, [x8]
  402dc4:	bl	403404 <ferror@plt+0x1214>
  402dc8:	ldr	x8, [x20]
  402dcc:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402dd0:	add	x0, x0, #0x442
  402dd4:	ldrb	w1, [x8, #8]
  402dd8:	bl	402140 <printf@plt>
  402ddc:	ldr	x8, [x20]
  402de0:	ldrb	w9, [x8, #8]
  402de4:	cmp	w9, #0x2d
  402de8:	b.ne	402e3c <ferror@plt+0xc4c>  // b.any
  402dec:	mov	w0, #0x20                  	// #32
  402df0:	bl	402190 <putchar@plt>
  402df4:	ldr	x8, [x20]
  402df8:	adrp	x0, 418000 <ferror@plt+0x15e10>
  402dfc:	add	x0, x0, #0x730
  402e00:	ldrb	w1, [x8, #25]
  402e04:	bl	402140 <printf@plt>
  402e08:	mov	w0, #0x20                  	// #32
  402e0c:	bl	402190 <putchar@plt>
  402e10:	ldr	x8, [x20]
  402e14:	adrp	x0, 418000 <ferror@plt+0x15e10>
  402e18:	add	x0, x0, #0x735
  402e1c:	ldrsh	w1, [x8, #26]
  402e20:	bl	402140 <printf@plt>
  402e24:	ldr	x8, [x20]
  402e28:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402e2c:	add	x0, x0, #0x446
  402e30:	ldr	x1, [x8, #32]
  402e34:	bl	402140 <printf@plt>
  402e38:	ldr	x8, [x20]
  402e3c:	ldr	x1, [x8, #16]
  402e40:	mov	x2, x19
  402e44:	ldp	x20, x19, [sp, #32]
  402e48:	ldr	x21, [sp, #16]
  402e4c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  402e50:	add	x0, x0, #0x10a
  402e54:	ldp	x29, x30, [sp], #48
  402e58:	b	403460 <ferror@plt+0x1270>
  402e5c:	ldr	x8, [x20, #8]
  402e60:	cbnz	x8, 402da4 <ferror@plt+0xbb4>
  402e64:	b	402dc8 <ferror@plt+0xbd8>
  402e68:	stp	x29, x30, [sp, #-32]!
  402e6c:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402e70:	ldr	w8, [x8, #3064]
  402e74:	adrp	x9, 406000 <ferror@plt+0x3e10>
  402e78:	adrp	x10, 406000 <ferror@plt+0x3e10>
  402e7c:	add	x9, x9, #0x475
  402e80:	add	x10, x10, #0x494
  402e84:	cmp	w8, #0x0
  402e88:	str	x19, [sp, #16]
  402e8c:	mov	x19, x0
  402e90:	csel	x1, x10, x9, eq  // eq = none
  402e94:	mov	w2, #0x5                   	// #5
  402e98:	mov	x0, xzr
  402e9c:	mov	x29, sp
  402ea0:	bl	4020e0 <dcgettext@plt>
  402ea4:	mov	x1, x19
  402ea8:	bl	402140 <printf@plt>
  402eac:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402eb0:	ldr	w8, [x8, #3104]
  402eb4:	adrp	x9, 406000 <ferror@plt+0x3e10>
  402eb8:	adrp	x10, 406000 <ferror@plt+0x3e10>
  402ebc:	add	x9, x9, #0x4fa
  402ec0:	add	x10, x10, #0x4a9
  402ec4:	cmp	w8, #0x20
  402ec8:	csel	x1, x10, x9, eq  // eq = none
  402ecc:	mov	w2, #0x5                   	// #5
  402ed0:	mov	x0, xzr
  402ed4:	bl	4020e0 <dcgettext@plt>
  402ed8:	ldr	x19, [sp, #16]
  402edc:	ldp	x29, x30, [sp], #32
  402ee0:	b	402140 <printf@plt>
  402ee4:	ret
  402ee8:	stp	x29, x30, [sp, #-32]!
  402eec:	stp	x20, x19, [sp, #16]
  402ef0:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402ef4:	ldr	w8, [x8, #3064]
  402ef8:	adrp	x9, 406000 <ferror@plt+0x3e10>
  402efc:	adrp	x10, 406000 <ferror@plt+0x3e10>
  402f00:	add	x9, x9, #0x55b
  402f04:	add	x10, x10, #0x57e
  402f08:	cmp	w8, #0x0
  402f0c:	mov	x19, x1
  402f10:	mov	x20, x0
  402f14:	csel	x1, x10, x9, eq  // eq = none
  402f18:	mov	w2, #0x5                   	// #5
  402f1c:	mov	x0, xzr
  402f20:	mov	x29, sp
  402f24:	bl	4020e0 <dcgettext@plt>
  402f28:	mov	x1, x20
  402f2c:	mov	x2, x19
  402f30:	bl	402140 <printf@plt>
  402f34:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402f38:	ldr	w8, [x8, #3104]
  402f3c:	adrp	x9, 406000 <ferror@plt+0x3e10>
  402f40:	adrp	x10, 406000 <ferror@plt+0x3e10>
  402f44:	add	x9, x9, #0x4fa
  402f48:	add	x10, x10, #0x4a9
  402f4c:	cmp	w8, #0x20
  402f50:	csel	x1, x10, x9, eq  // eq = none
  402f54:	mov	w2, #0x5                   	// #5
  402f58:	mov	x0, xzr
  402f5c:	bl	4020e0 <dcgettext@plt>
  402f60:	ldp	x20, x19, [sp, #16]
  402f64:	ldp	x29, x30, [sp], #32
  402f68:	b	402140 <printf@plt>
  402f6c:	stp	x29, x30, [sp, #-32]!
  402f70:	adrp	x8, 418000 <ferror@plt+0x15e10>
  402f74:	ldrb	w8, [x8, #3020]
  402f78:	str	x19, [sp, #16]
  402f7c:	mov	x29, sp
  402f80:	cmp	w8, #0x1
  402f84:	b.ne	402fb8 <ferror@plt+0xdc8>  // b.any
  402f88:	mov	x19, x1
  402f8c:	cbz	x0, 402fa0 <ferror@plt+0xdb0>
  402f90:	ldr	x1, [x0]
  402f94:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402f98:	add	x0, x0, #0x43e
  402f9c:	bl	402140 <printf@plt>
  402fa0:	ldr	x1, [x19]
  402fa4:	ldr	x19, [sp, #16]
  402fa8:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402fac:	add	x0, x0, #0x43e
  402fb0:	ldp	x29, x30, [sp], #32
  402fb4:	b	402140 <printf@plt>
  402fb8:	ldr	x19, [sp, #16]
  402fbc:	ldp	x29, x30, [sp], #32
  402fc0:	ret
  402fc4:	stp	x29, x30, [sp, #-48]!
  402fc8:	stp	x20, x19, [sp, #32]
  402fcc:	ldr	x8, [x0]
  402fd0:	mov	x19, x0
  402fd4:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402fd8:	mov	x2, x1
  402fdc:	ldr	x8, [x8, #16]
  402fe0:	add	x0, x0, #0x597
  402fe4:	str	x21, [sp, #16]
  402fe8:	mov	x29, sp
  402fec:	mov	x1, x8
  402ff0:	bl	403460 <ferror@plt+0x1270>
  402ff4:	ldr	x8, [x19]
  402ff8:	ldrb	w0, [x8, #8]
  402ffc:	bl	401d50 <bfd_is_undefined_symclass@plt>
  403000:	cbz	w0, 403020 <ferror@plt+0xe30>
  403004:	adrp	x8, 418000 <ferror@plt+0x15e10>
  403008:	ldr	w8, [x8, #3104]
  40300c:	cmp	w8, #0x20
  403010:	b.ne	403030 <ferror@plt+0xe40>  // b.any
  403014:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403018:	add	x0, x0, #0x5a6
  40301c:	b	403038 <ferror@plt+0xe48>
  403020:	ldr	x8, [x19]
  403024:	ldr	x0, [x8]
  403028:	bl	403404 <ferror@plt+0x1214>
  40302c:	b	40303c <ferror@plt+0xe4c>
  403030:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403034:	add	x0, x0, #0x59e
  403038:	bl	402140 <printf@plt>
  40303c:	ldr	x8, [x19]
  403040:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403044:	add	x0, x0, #0x5af
  403048:	ldrb	w1, [x8, #8]
  40304c:	bl	402140 <printf@plt>
  403050:	ldr	x8, [x19]
  403054:	ldrb	w9, [x8, #8]
  403058:	cmp	w9, #0x2d
  40305c:	b.ne	40309c <ferror@plt+0xeac>  // b.any
  403060:	ldr	x1, [x8, #32]
  403064:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403068:	add	x0, x0, #0x5b9
  40306c:	bl	402140 <printf@plt>
  403070:	ldr	x8, [x19]
  403074:	adrp	x0, 418000 <ferror@plt+0x15e10>
  403078:	add	x0, x0, #0x735
  40307c:	ldrsh	w1, [x8, #26]
  403080:	bl	402140 <printf@plt>
  403084:	ldp	x20, x19, [sp, #32]
  403088:	ldr	x21, [sp, #16]
  40308c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403090:	add	x0, x0, #0x5c1
  403094:	ldp	x29, x30, [sp], #48
  403098:	b	402140 <printf@plt>
  40309c:	ldr	x8, [x19, #16]
  4030a0:	cbz	x8, 4030c4 <ferror@plt+0xed4>
  4030a4:	ldrb	w8, [x8, #72]
  4030a8:	and	x21, x8, #0xf
  4030ac:	cmp	w21, #0x7
  4030b0:	b.cs	4030f8 <ferror@plt+0xf08>  // b.hs, b.nlast
  4030b4:	adrp	x8, 406000 <ferror@plt+0x3e10>
  4030b8:	add	x8, x8, #0x190
  4030bc:	add	x20, x8, x21, lsl #3
  4030c0:	b	403158 <ferror@plt+0xf68>
  4030c4:	ldr	x8, [x19, #24]
  4030c8:	cbz	x8, 4031f4 <ferror@plt+0x1004>
  4030cc:	ldr	x21, [x8, #48]
  4030d0:	ldrb	w8, [x21, #40]
  4030d4:	cmp	w8, #0x64
  4030d8:	b.eq	403210 <ferror@plt+0x1020>  // b.none
  4030dc:	cmp	w8, #0x68
  4030e0:	b.eq	403204 <ferror@plt+0x1014>  // b.none
  4030e4:	cmp	w8, #0x67
  4030e8:	b.ne	40321c <ferror@plt+0x102c>  // b.any
  4030ec:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4030f0:	add	x1, x1, #0x657
  4030f4:	b	40315c <ferror@plt+0xf6c>
  4030f8:	adrp	x20, 418000 <ferror@plt+0x15e10>
  4030fc:	add	x20, x20, #0xc30
  403100:	ldr	x0, [x20]
  403104:	bl	401ff0 <free@plt>
  403108:	sub	w9, w21, #0xa
  40310c:	adrp	x10, 406000 <ferror@plt+0x3e10>
  403110:	adrp	x11, 406000 <ferror@plt+0x3e10>
  403114:	sub	w8, w21, #0xd
  403118:	add	x10, x10, #0x643
  40311c:	add	x11, x11, #0x631
  403120:	adrp	x12, 406000 <ferror@plt+0x3e10>
  403124:	cmp	w9, #0x3
  403128:	add	x12, x12, #0x618
  40312c:	csel	x9, x11, x10, cc  // cc = lo, ul, last
  403130:	cmp	w8, #0x3
  403134:	csel	x1, x12, x9, cc  // cc = lo, ul, last
  403138:	mov	w2, #0x5                   	// #5
  40313c:	mov	x0, xzr
  403140:	bl	4020e0 <dcgettext@plt>
  403144:	mov	x1, x0
  403148:	mov	x0, x20
  40314c:	mov	w2, w21
  403150:	bl	401dd0 <asprintf@plt>
  403154:	tbnz	w0, #31, 403298 <ferror@plt+0x10a8>
  403158:	ldr	x1, [x20]
  40315c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403160:	add	x0, x0, #0x5c9
  403164:	bl	402140 <printf@plt>
  403168:	ldr	x8, [x19, #16]
  40316c:	cbz	x8, 403194 <ferror@plt+0xfa4>
  403170:	ldr	x9, [x8, #56]
  403174:	cbz	x9, 40319c <ferror@plt+0xfac>
  403178:	add	x9, x8, #0x38
  40317c:	add	x10, x19, #0x8
  403180:	cmp	x8, #0x0
  403184:	csel	x8, x10, x9, eq  // eq = none
  403188:	ldr	x0, [x8]
  40318c:	bl	403404 <ferror@plt+0x1214>
  403190:	b	4031c4 <ferror@plt+0xfd4>
  403194:	ldr	x9, [x19, #8]
  403198:	cbnz	x9, 403178 <ferror@plt+0xf88>
  40319c:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4031a0:	ldr	w8, [x8, #3104]
  4031a4:	cmp	w8, #0x20
  4031a8:	b.ne	4031b8 <ferror@plt+0xfc8>  // b.any
  4031ac:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4031b0:	add	x0, x0, #0x5a6
  4031b4:	b	4031c0 <ferror@plt+0xfd0>
  4031b8:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4031bc:	add	x0, x0, #0x59e
  4031c0:	bl	402140 <printf@plt>
  4031c4:	ldr	x8, [x19, #16]
  4031c8:	cbnz	x8, 4031d4 <ferror@plt+0xfe4>
  4031cc:	ldr	x8, [x19, #24]
  4031d0:	cbz	x8, 403084 <ferror@plt+0xe94>
  4031d4:	ldr	x8, [x8, #32]
  4031d8:	ldp	x20, x19, [sp, #32]
  4031dc:	ldr	x21, [sp, #16]
  4031e0:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4031e4:	ldr	x1, [x8]
  4031e8:	add	x0, x0, #0x5e3
  4031ec:	ldp	x29, x30, [sp], #48
  4031f0:	b	402140 <printf@plt>
  4031f4:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4031f8:	add	x0, x0, #0x5cf
  4031fc:	bl	402140 <printf@plt>
  403200:	b	403168 <ferror@plt+0xf78>
  403204:	adrp	x1, 406000 <ferror@plt+0x3e10>
  403208:	add	x1, x1, #0x65c
  40320c:	b	40315c <ferror@plt+0xf6c>
  403210:	adrp	x1, 406000 <ferror@plt+0x3e10>
  403214:	add	x1, x1, #0x651
  403218:	b	40315c <ferror@plt+0xf6c>
  40321c:	ldrh	w8, [x21, #38]
  403220:	cbz	w8, 403244 <ferror@plt+0x1054>
  403224:	ubfx	x8, x8, #4, #2
  403228:	sub	x8, x8, #0x1
  40322c:	cmp	w8, #0x3
  403230:	b.cs	403250 <ferror@plt+0x1060>  // b.hs, b.nlast
  403234:	adrp	x9, 406000 <ferror@plt+0x3e10>
  403238:	add	x9, x9, #0x1c8
  40323c:	ldr	x1, [x9, x8, lsl #3]
  403240:	b	40315c <ferror@plt+0xf6c>
  403244:	adrp	x1, 406000 <ferror@plt+0x3e10>
  403248:	add	x1, x1, #0x661
  40324c:	b	40315c <ferror@plt+0xf6c>
  403250:	adrp	x20, 418000 <ferror@plt+0x15e10>
  403254:	add	x20, x20, #0xc38
  403258:	ldr	x0, [x20]
  40325c:	bl	401ff0 <free@plt>
  403260:	adrp	x1, 406000 <ferror@plt+0x3e10>
  403264:	add	x1, x1, #0x67d
  403268:	mov	w2, #0x5                   	// #5
  40326c:	mov	x0, xzr
  403270:	bl	4020e0 <dcgettext@plt>
  403274:	ldrb	w2, [x21, #40]
  403278:	ldrh	w3, [x21, #38]
  40327c:	mov	x1, x0
  403280:	mov	x0, x20
  403284:	bl	401dd0 <asprintf@plt>
  403288:	tbnz	w0, #31, 403298 <ferror@plt+0x10a8>
  40328c:	adrp	x8, 418000 <ferror@plt+0x15e10>
  403290:	ldr	x1, [x8, #3128]
  403294:	b	40315c <ferror@plt+0xf6c>
  403298:	bl	402170 <__errno_location@plt>
  40329c:	ldr	w0, [x0]
  4032a0:	bl	402060 <xstrerror@plt>
  4032a4:	mov	x1, x0
  4032a8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4032ac:	add	x0, x0, #0x10b
  4032b0:	bl	404ac8 <ferror@plt+0x28d8>
  4032b4:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4032b8:	ldrb	w8, [x8, #3020]
  4032bc:	tbnz	w8, #0, 4032dc <ferror@plt+0x10ec>
  4032c0:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4032c4:	ldrb	w8, [x8, #3080]
  4032c8:	cbz	w8, 4032dc <ferror@plt+0x10ec>
  4032cc:	mov	x1, x0
  4032d0:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4032d4:	add	x0, x0, #0x439
  4032d8:	b	402140 <printf@plt>
  4032dc:	ret
  4032e0:	ret
  4032e4:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4032e8:	ldrb	w8, [x8, #3020]
  4032ec:	tbz	w8, #0, 4032f4 <ferror@plt+0x1104>
  4032f0:	ret
  4032f4:	mov	x2, x1
  4032f8:	mov	x1, x0
  4032fc:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403300:	add	x0, x0, #0x68e
  403304:	b	402140 <printf@plt>
  403308:	adrp	x8, 418000 <ferror@plt+0x15e10>
  40330c:	ldrb	w8, [x8, #3020]
  403310:	cmp	w8, #0x1
  403314:	b.ne	403334 <ferror@plt+0x1144>  // b.any
  403318:	cbz	x0, 403338 <ferror@plt+0x1148>
  40331c:	ldr	x8, [x0]
  403320:	ldr	x2, [x1]
  403324:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403328:	add	x0, x0, #0x697
  40332c:	mov	x1, x8
  403330:	b	402140 <printf@plt>
  403334:	ret
  403338:	ldr	x1, [x1]
  40333c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403340:	add	x0, x0, #0x6a0
  403344:	b	402140 <printf@plt>
  403348:	stp	x29, x30, [sp, #-32]!
  40334c:	ldr	x8, [x0]
  403350:	str	x19, [sp, #16]
  403354:	mov	x19, x0
  403358:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40335c:	ldr	x8, [x8, #16]
  403360:	mov	x2, x1
  403364:	add	x0, x0, #0x1e3
  403368:	mov	x29, sp
  40336c:	mov	x1, x8
  403370:	bl	403460 <ferror@plt+0x1270>
  403374:	ldr	x8, [x19]
  403378:	adrp	x0, 406000 <ferror@plt+0x3e10>
  40337c:	add	x0, x0, #0x6a5
  403380:	ldrb	w1, [x8, #8]
  403384:	bl	402140 <printf@plt>
  403388:	ldr	x8, [x19]
  40338c:	ldrb	w0, [x8, #8]
  403390:	bl	401d50 <bfd_is_undefined_symclass@plt>
  403394:	cbz	w0, 4033ac <ferror@plt+0x11bc>
  403398:	ldr	x19, [sp, #16]
  40339c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4033a0:	add	x0, x0, #0x5a6
  4033a4:	ldp	x29, x30, [sp], #32
  4033a8:	b	402140 <printf@plt>
  4033ac:	ldr	x8, [x19]
  4033b0:	ldr	x0, [x8]
  4033b4:	bl	403404 <ferror@plt+0x1214>
  4033b8:	mov	w0, #0x20                  	// #32
  4033bc:	bl	402190 <putchar@plt>
  4033c0:	ldr	x8, [x19, #16]
  4033c4:	cbz	x8, 4033f0 <ferror@plt+0x1200>
  4033c8:	ldr	x9, [x8, #56]
  4033cc:	cbz	x9, 4033f8 <ferror@plt+0x1208>
  4033d0:	add	x9, x8, #0x38
  4033d4:	add	x10, x19, #0x8
  4033d8:	cmp	x8, #0x0
  4033dc:	csel	x8, x10, x9, eq  // eq = none
  4033e0:	ldr	x0, [x8]
  4033e4:	ldr	x19, [sp, #16]
  4033e8:	ldp	x29, x30, [sp], #32
  4033ec:	b	403404 <ferror@plt+0x1214>
  4033f0:	ldr	x9, [x19, #8]
  4033f4:	cbnz	x9, 4033d0 <ferror@plt+0x11e0>
  4033f8:	ldr	x19, [sp, #16]
  4033fc:	ldp	x29, x30, [sp], #32
  403400:	ret
  403404:	stp	x29, x30, [sp, #-32]!
  403408:	adrp	x8, 418000 <ferror@plt+0x15e10>
  40340c:	ldr	w9, [x8, #3104]
  403410:	mov	x1, x0
  403414:	str	x19, [sp, #16]
  403418:	mov	x29, sp
  40341c:	cmp	w9, #0x20
  403420:	b.eq	40342c <ferror@plt+0x123c>  // b.none
  403424:	cmp	w9, #0x40
  403428:	b.ne	403440 <ferror@plt+0x1250>  // b.any
  40342c:	adrp	x8, 418000 <ferror@plt+0x15e10>
  403430:	ldr	x0, [x8, #3112]
  403434:	ldr	x19, [sp, #16]
  403438:	ldp	x29, x30, [sp], #32
  40343c:	b	402140 <printf@plt>
  403440:	adrp	x1, 406000 <ferror@plt+0x3e10>
  403444:	add	x1, x1, #0x44b
  403448:	mov	w2, #0x5                   	// #5
  40344c:	mov	x0, xzr
  403450:	mov	x19, x8
  403454:	bl	4020e0 <dcgettext@plt>
  403458:	ldr	w1, [x19, #3104]
  40345c:	bl	404ac8 <ferror@plt+0x28d8>
  403460:	stp	x29, x30, [sp, #-48]!
  403464:	stp	x20, x19, [sp, #32]
  403468:	adrp	x8, 418000 <ferror@plt+0x15e10>
  40346c:	ldr	w8, [x8, #3024]
  403470:	mov	x19, x1
  403474:	mov	x20, x0
  403478:	str	x21, [sp, #16]
  40347c:	mov	x29, sp
  403480:	cbz	w8, 4034cc <ferror@plt+0x12dc>
  403484:	ldrb	w8, [x19]
  403488:	cbz	w8, 4034cc <ferror@plt+0x12dc>
  40348c:	adrp	x8, 418000 <ferror@plt+0x15e10>
  403490:	ldr	w8, [x8, #1704]
  403494:	mov	x0, x2
  403498:	mov	x1, x19
  40349c:	mov	w2, w8
  4034a0:	bl	402030 <bfd_demangle@plt>
  4034a4:	cbz	x0, 4034cc <ferror@plt+0x12dc>
  4034a8:	mov	x21, x0
  4034ac:	mov	x0, x20
  4034b0:	mov	x1, x21
  4034b4:	bl	402140 <printf@plt>
  4034b8:	mov	x0, x21
  4034bc:	ldp	x20, x19, [sp, #32]
  4034c0:	ldr	x21, [sp, #16]
  4034c4:	ldp	x29, x30, [sp], #48
  4034c8:	b	401ff0 <free@plt>
  4034cc:	mov	x0, x20
  4034d0:	mov	x1, x19
  4034d4:	ldp	x20, x19, [sp, #32]
  4034d8:	ldr	x21, [sp, #16]
  4034dc:	ldp	x29, x30, [sp], #48
  4034e0:	b	402140 <printf@plt>
  4034e4:	stp	x29, x30, [sp, #-48]!
  4034e8:	str	x21, [sp, #16]
  4034ec:	stp	x20, x19, [sp, #32]
  4034f0:	mov	x29, sp
  4034f4:	mov	x19, x0
  4034f8:	bl	401ec0 <bfd_get_arch_size@plt>
  4034fc:	adrp	x20, 418000 <ferror@plt+0x15e10>
  403500:	cmn	w0, #0x1
  403504:	str	w0, [x20, #3104]
  403508:	b.ne	40354c <ferror@plt+0x135c>  // b.any
  40350c:	ldr	x8, [x19, #8]
  403510:	adrp	x1, 406000 <ferror@plt+0x3e10>
  403514:	add	x1, x1, #0x263
  403518:	ldr	x19, [x8]
  40351c:	mov	x0, x19
  403520:	bl	4020b0 <strstr@plt>
  403524:	mov	w21, #0x40                  	// #64
  403528:	cbnz	x0, 403548 <ferror@plt+0x1358>
  40352c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403530:	add	x1, x1, #0x24
  403534:	mov	x0, x19
  403538:	bl	401fc0 <strcmp@plt>
  40353c:	cmp	w0, #0x0
  403540:	mov	w8, #0x20                  	// #32
  403544:	csel	w21, w21, w8, eq  // eq = none
  403548:	str	w21, [x20, #3104]
  40354c:	adrp	x19, 418000 <ferror@plt+0x15e10>
  403550:	ldr	x0, [x19, #3112]
  403554:	bl	401ff0 <free@plt>
  403558:	adrp	x8, 418000 <ferror@plt+0x15e10>
  40355c:	ldr	w9, [x20, #3104]
  403560:	adrp	x13, 418000 <ferror@plt+0x15e10>
  403564:	ldr	w14, [x8, #3100]
  403568:	ldr	w8, [x13, #1852]
  40356c:	adrp	x10, 407000 <ferror@plt+0x4e10>
  403570:	adrp	x11, 407000 <ferror@plt+0x4e10>
  403574:	add	x10, x10, #0x2b
  403578:	add	x11, x11, #0x28
  40357c:	adrp	x12, 406000 <ferror@plt+0x3e10>
  403580:	cmp	w9, #0x20
  403584:	add	x12, x12, #0x596
  403588:	csel	x9, x11, x10, eq  // eq = none
  40358c:	cmp	w14, #0x2
  403590:	csel	x1, x12, x9, eq  // eq = none
  403594:	cmp	w8, #0x10
  403598:	b.eq	4035b8 <ferror@plt+0x13c8>  // b.none
  40359c:	cmp	w8, #0xa
  4035a0:	b.eq	4035c4 <ferror@plt+0x13d4>  // b.none
  4035a4:	cmp	w8, #0x8
  4035a8:	b.ne	4035d0 <ferror@plt+0x13e0>  // b.any
  4035ac:	adrp	x3, 407000 <ferror@plt+0x4e10>
  4035b0:	add	x3, x3, #0x26
  4035b4:	b	4035d4 <ferror@plt+0x13e4>
  4035b8:	adrp	x3, 407000 <ferror@plt+0x4e10>
  4035bc:	add	x3, x3, #0x1a
  4035c0:	b	4035d4 <ferror@plt+0x13e4>
  4035c4:	adrp	x3, 406000 <ferror@plt+0x3e10>
  4035c8:	add	x3, x3, #0x641
  4035cc:	b	4035d4 <ferror@plt+0x13e4>
  4035d0:	mov	x3, xzr
  4035d4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4035d8:	adrp	x2, 407000 <ferror@plt+0x4e10>
  4035dc:	add	x0, x0, #0x31
  4035e0:	add	x2, x2, #0x2f
  4035e4:	mov	x4, xzr
  4035e8:	bl	401e30 <concat@plt>
  4035ec:	str	x0, [x19, #3112]
  4035f0:	ldp	x20, x19, [sp, #32]
  4035f4:	ldr	x21, [sp, #16]
  4035f8:	ldp	x29, x30, [sp], #48
  4035fc:	ret
  403600:	sub	sp, sp, #0x90
  403604:	stp	x24, x23, [sp, #96]
  403608:	adrp	x23, 418000 <ferror@plt+0x15e10>
  40360c:	stp	x26, x25, [sp, #80]
  403610:	mov	x25, x1
  403614:	ldr	w1, [x23, #3028]
  403618:	stp	x20, x19, [sp, #128]
  40361c:	mov	x19, x0
  403620:	stp	x29, x30, [sp, #48]
  403624:	stp	x28, x27, [sp, #64]
  403628:	stp	x22, x21, [sp, #112]
  40362c:	add	x29, sp, #0x30
  403630:	str	xzr, [sp, #24]
  403634:	cbnz	w1, 403640 <ferror@plt+0x1450>
  403638:	ldrb	w8, [x19, #72]
  40363c:	tbz	w8, #4, 4036ac <ferror@plt+0x14bc>
  403640:	ldr	x8, [x19, #8]
  403644:	sub	x2, x29, #0x8
  403648:	sub	x3, x29, #0xc
  40364c:	mov	x0, x19
  403650:	ldr	x8, [x8, #600]
  403654:	blr	x8
  403658:	tbnz	x0, #63, 403698 <ferror@plt+0x14a8>
  40365c:	mov	x24, x0
  403660:	cbz	x0, 4036ac <ferror@plt+0x14bc>
  403664:	adrp	x8, 418000 <ferror@plt+0x15e10>
  403668:	ldr	w8, [x8, #3088]
  40366c:	cbz	w8, 403798 <ferror@plt+0x15a8>
  403670:	ldur	w8, [x29, #-12]
  403674:	cmp	w8, #0x8
  403678:	b.ne	403798 <ferror@plt+0x15a8>  // b.any
  40367c:	ldr	w8, [x23, #3028]
  403680:	cbz	w8, 4036cc <ferror@plt+0x14dc>
  403684:	ldur	x21, [x29, #-8]
  403688:	mov	x22, xzr
  40368c:	mov	x1, xzr
  403690:	mov	x3, x24
  403694:	b	40371c <ferror@plt+0x152c>
  403698:	ldr	w8, [x23, #3028]
  40369c:	cbz	w8, 403d0c <ferror@plt+0x1b1c>
  4036a0:	bl	401e70 <bfd_get_error@plt>
  4036a4:	cmp	w0, #0x7
  4036a8:	b.ne	403d0c <ferror@plt+0x1b1c>  // b.any
  4036ac:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4036b0:	add	x1, x1, #0x33
  4036b4:	mov	w2, #0x5                   	// #5
  4036b8:	mov	x0, xzr
  4036bc:	bl	4020e0 <dcgettext@plt>
  4036c0:	ldr	x1, [x19]
  4036c4:	bl	404b34 <ferror@plt+0x2944>
  4036c8:	b	403cec <ferror@plt+0x1afc>
  4036cc:	ldr	x8, [x19, #8]
  4036d0:	mov	x0, x19
  4036d4:	ldr	x8, [x8, #832]
  4036d8:	blr	x8
  4036dc:	ldur	x22, [x29, #-8]
  4036e0:	cmp	x0, #0x1
  4036e4:	b.lt	403710 <ferror@plt+0x1520>  // b.tstop
  4036e8:	bl	401e90 <xmalloc@plt>
  4036ec:	ldr	x8, [x19, #8]
  4036f0:	mov	x21, x0
  4036f4:	mov	x0, x19
  4036f8:	mov	x1, x21
  4036fc:	ldr	x8, [x8, #840]
  403700:	blr	x8
  403704:	tbnz	x0, #63, 403d0c <ferror@plt+0x1b1c>
  403708:	mov	x3, x0
  40370c:	b	403718 <ferror@plt+0x1528>
  403710:	mov	x21, xzr
  403714:	mov	x3, xzr
  403718:	mov	x1, x24
  40371c:	ldr	x8, [x19, #8]
  403720:	add	x5, sp, #0x18
  403724:	mov	x0, x19
  403728:	mov	x2, x22
  40372c:	ldr	x8, [x8, #848]
  403730:	mov	x4, x21
  403734:	blr	x8
  403738:	cmp	x0, #0x1
  40373c:	b.lt	403784 <ferror@plt+0x1594>  // b.tstop
  403740:	mov	x22, x0
  403744:	ldur	x0, [x29, #-8]
  403748:	add	x20, x22, x24
  40374c:	lsl	x8, x20, #3
  403750:	add	x1, x8, #0x8
  403754:	bl	401e20 <xrealloc@plt>
  403758:	mov	x9, xzr
  40375c:	add	x8, x0, x24, lsl #3
  403760:	stur	x0, [x29, #-8]
  403764:	ldr	x10, [sp, #24]
  403768:	subs	x22, x22, #0x1
  40376c:	add	x10, x10, x9
  403770:	str	x10, [x8], #8
  403774:	add	x9, x9, #0x30
  403778:	b.ne	403764 <ferror@plt+0x1574>  // b.any
  40377c:	mov	x24, x20
  403780:	str	xzr, [x8]
  403784:	cbz	x21, 403798 <ferror@plt+0x15a8>
  403788:	ldr	w8, [x23, #3028]
  40378c:	cbnz	w8, 403798 <ferror@plt+0x15a8>
  403790:	mov	x0, x21
  403794:	bl	401ff0 <free@plt>
  403798:	ldrsh	w8, [x19, #76]
  40379c:	tbz	w8, #31, 4037c4 <ferror@plt+0x15d4>
  4037a0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4037a4:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4037a8:	add	x1, x1, #0x42
  4037ac:	mov	w2, #0x5                   	// #5
  4037b0:	mov	x0, xzr
  4037b4:	str	wzr, [x8, #704]
  4037b8:	bl	4020e0 <dcgettext@plt>
  4037bc:	ldr	x1, [x19]
  4037c0:	bl	404b34 <ferror@plt+0x2944>
  4037c4:	ldr	x8, [x19, #8]
  4037c8:	ldr	w22, [x23, #3028]
  4037cc:	ldur	x26, [x29, #-8]
  4037d0:	ldur	w21, [x29, #-12]
  4037d4:	ldr	x8, [x8, #512]
  4037d8:	mov	x0, x19
  4037dc:	blr	x8
  4037e0:	cbz	x0, 403d0c <ferror@plt+0x1b1c>
  4037e4:	mul	x8, x24, x21
  4037e8:	cmp	x8, #0x1
  4037ec:	stp	x25, x26, [sp, #8]
  4037f0:	b.lt	4039b0 <ferror@plt+0x17c0>  // b.tstop
  4037f4:	adrp	x20, 418000 <ferror@plt+0x15e10>
  4037f8:	mov	x23, x0
  4037fc:	add	x24, x26, x8
  403800:	add	x20, x20, #0x878
  403804:	adrp	x25, 418000 <ferror@plt+0x15e10>
  403808:	mov	x27, x26
  40380c:	ldr	x8, [x19, #8]
  403810:	mov	x0, x19
  403814:	mov	w1, w22
  403818:	mov	x2, x27
  40381c:	ldr	x8, [x8, #608]
  403820:	mov	x3, x23
  403824:	blr	x8
  403828:	cbz	x0, 403d0c <ferror@plt+0x1b1c>
  40382c:	ldr	x8, [x0, #8]
  403830:	mov	x28, x0
  403834:	ldrb	w9, [x8]
  403838:	cmp	w9, #0x5f
  40383c:	b.ne	403898 <ferror@plt+0x16a8>  // b.any
  403840:	ldrb	w9, [x8, #1]
  403844:	cmp	w9, #0x5f
  403848:	b.ne	403898 <ferror@plt+0x16a8>  // b.any
  40384c:	ldrb	w9, [x8, #2]
  403850:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403854:	add	x1, x1, #0x69
  403858:	cmp	w9, #0x5f
  40385c:	cinc	x0, x8, eq  // eq = none
  403860:	bl	401fc0 <strcmp@plt>
  403864:	cbnz	w0, 403898 <ferror@plt+0x16a8>
  403868:	adrp	x8, 418000 <ferror@plt+0x15e10>
  40386c:	ldr	w8, [x8, #704]
  403870:	cbz	w8, 403898 <ferror@plt+0x16a8>
  403874:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403878:	adrp	x8, 418000 <ferror@plt+0x15e10>
  40387c:	mov	w2, #0x5                   	// #5
  403880:	mov	x0, xzr
  403884:	add	x1, x1, #0x42
  403888:	str	wzr, [x8, #704]
  40388c:	bl	4020e0 <dcgettext@plt>
  403890:	ldr	x1, [x19]
  403894:	bl	404b34 <ferror@plt+0x2944>
  403898:	adrp	x8, 418000 <ferror@plt+0x15e10>
  40389c:	ldr	w8, [x8, #3064]
  4038a0:	cbz	w8, 4038b4 <ferror@plt+0x16c4>
  4038a4:	ldr	x8, [x28, #32]
  4038a8:	cmp	x8, x20
  4038ac:	cset	w8, eq  // eq = none
  4038b0:	b	4038d8 <ferror@plt+0x16e8>
  4038b4:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4038b8:	ldr	w8, [x8, #3032]
  4038bc:	cbz	w8, 4038d4 <ferror@plt+0x16e4>
  4038c0:	ldr	w8, [x28, #24]
  4038c4:	mov	w9, #0x82                  	// #130
  4038c8:	movk	w9, #0x80, lsl #16
  4038cc:	tst	w8, w9
  4038d0:	b.eq	403998 <ferror@plt+0x17a8>  // b.none
  4038d4:	mov	w8, #0x1                   	// #1
  4038d8:	ldr	w9, [x25, #3016]
  4038dc:	cbnz	w9, 4038f4 <ferror@plt+0x1704>
  4038e0:	cbz	w8, 4038f4 <ferror@plt+0x1704>
  4038e4:	ldrb	w9, [x28, #24]
  4038e8:	tst	w9, #0x4
  4038ec:	cset	w9, eq  // eq = none
  4038f0:	and	w8, w8, w9
  4038f4:	cbz	w8, 403924 <ferror@plt+0x1734>
  4038f8:	adrp	x9, 418000 <ferror@plt+0x15e10>
  4038fc:	ldrb	w9, [x9, #3048]
  403900:	cbz	w9, 403924 <ferror@plt+0x1734>
  403904:	ldr	x8, [x28, #32]
  403908:	adrp	x9, 418000 <ferror@plt+0x15e10>
  40390c:	add	x9, x9, #0x990
  403910:	cmp	x8, x9
  403914:	b.eq	403988 <ferror@plt+0x1798>  // b.none
  403918:	cmp	x8, x20
  40391c:	b.eq	403988 <ferror@plt+0x1798>  // b.none
  403920:	mov	w8, #0x1                   	// #1
  403924:	cbz	w8, 403944 <ferror@plt+0x1754>
  403928:	adrp	x9, 418000 <ferror@plt+0x15e10>
  40392c:	ldr	w9, [x9, #3092]
  403930:	cbz	w9, 403944 <ferror@plt+0x1754>
  403934:	ldr	x8, [x28, #32]
  403938:	cmp	x8, x20
  40393c:	b.ne	403948 <ferror@plt+0x1758>  // b.any
  403940:	b	403988 <ferror@plt+0x1798>
  403944:	cbz	w8, 403988 <ferror@plt+0x1798>
  403948:	ldr	x8, [x19, #8]
  40394c:	mov	x0, x19
  403950:	mov	x1, x28
  403954:	ldr	x8, [x8, #552]
  403958:	blr	x8
  40395c:	cbz	w0, 40396c <ferror@plt+0x177c>
  403960:	adrp	x8, 418000 <ferror@plt+0x15e10>
  403964:	ldr	w8, [x8, #3084]
  403968:	cbz	w8, 403988 <ferror@plt+0x1798>
  40396c:	cmp	x27, x26
  403970:	b.eq	403984 <ferror@plt+0x1794>  // b.none
  403974:	mov	x0, x26
  403978:	mov	x1, x27
  40397c:	mov	x2, x21
  403980:	bl	401ca0 <memcpy@plt>
  403984:	add	x26, x26, x21
  403988:	add	x27, x27, x21
  40398c:	cmp	x27, x24
  403990:	b.cc	40380c <ferror@plt+0x161c>  // b.lo, b.ul, b.last
  403994:	b	4039b0 <ferror@plt+0x17c0>
  403998:	ldr	x8, [x28, #32]
  40399c:	cmp	x8, x20
  4039a0:	b.eq	4038d4 <ferror@plt+0x16e4>  // b.none
  4039a4:	ldrb	w8, [x8, #33]
  4039a8:	ubfx	w8, w8, #4, #1
  4039ac:	b	4038d8 <ferror@plt+0x16e8>
  4039b0:	ldr	x9, [sp, #16]
  4039b4:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4039b8:	ldrb	w8, [x8, #3040]
  4039bc:	sub	x9, x26, x9
  4039c0:	sdiv	x25, x9, x21
  4039c4:	tbz	w8, #0, 4039d0 <ferror@plt+0x17e0>
  4039c8:	mov	x27, xzr
  4039cc:	b	403bdc <ferror@plt+0x19ec>
  4039d0:	adrp	x22, 418000 <ferror@plt+0x15e10>
  4039d4:	ldr	w8, [x22, #3028]
  4039d8:	adrp	x9, 418000 <ferror@plt+0x15e10>
  4039dc:	str	x19, [x9, #3152]
  4039e0:	adrp	x9, 418000 <ferror@plt+0x15e10>
  4039e4:	str	w8, [x9, #3160]
  4039e8:	ldr	x8, [x19, #8]
  4039ec:	mov	x0, x19
  4039f0:	ldr	x8, [x8, #512]
  4039f4:	blr	x8
  4039f8:	adrp	x20, 418000 <ferror@plt+0x15e10>
  4039fc:	str	x0, [x20, #3168]
  403a00:	ldr	x8, [x19, #8]
  403a04:	mov	x0, x19
  403a08:	ldr	x8, [x8, #512]
  403a0c:	blr	x8
  403a10:	ldr	x26, [sp, #8]
  403a14:	adrp	x21, 418000 <ferror@plt+0x15e10>
  403a18:	str	x0, [x21, #3176]
  403a1c:	cbz	x0, 403d0c <ferror@plt+0x1b1c>
  403a20:	ldr	x8, [x20, #3168]
  403a24:	cbz	x8, 403d0c <ferror@plt+0x1b1c>
  403a28:	adrp	x8, 418000 <ferror@plt+0x15e10>
  403a2c:	ldrb	w8, [x8, #3048]
  403a30:	tbz	w8, #0, 403b7c <ferror@plt+0x198c>
  403a34:	ldur	x24, [x29, #-8]
  403a38:	ldur	w23, [x29, #-12]
  403a3c:	ldr	w26, [x22, #3028]
  403a40:	adrp	x3, 403000 <ferror@plt+0xe10>
  403a44:	add	x3, x3, #0xf20
  403a48:	mov	x0, x24
  403a4c:	mov	x1, x25
  403a50:	mov	x2, x23
  403a54:	bl	401db0 <qsort@plt>
  403a58:	lsl	x0, x25, #4
  403a5c:	bl	401e90 <xmalloc@plt>
  403a60:	mul	x22, x25, x23
  403a64:	cmp	x22, #0x1
  403a68:	str	x0, [sp]
  403a6c:	b.lt	403bb4 <ferror@plt+0x19c4>  // b.tstop
  403a70:	ldr	x8, [x19, #8]
  403a74:	ldr	x27, [x20, #3168]
  403a78:	ldr	x25, [x21, #3176]
  403a7c:	mov	x0, x19
  403a80:	ldr	x8, [x8, #608]
  403a84:	mov	w1, w26
  403a88:	mov	x2, x24
  403a8c:	mov	x3, x27
  403a90:	str	w26, [sp, #16]
  403a94:	blr	x8
  403a98:	cbz	x0, 403d0c <ferror@plt+0x1b1c>
  403a9c:	ldr	x20, [sp]
  403aa0:	mov	w10, #0x100                 	// #256
  403aa4:	mov	x28, x0
  403aa8:	add	x21, x24, x22
  403aac:	movk	w10, #0x20, lsl #16
  403ab0:	add	x26, x24, x23
  403ab4:	cmp	x26, x21
  403ab8:	mov	x22, x25
  403abc:	b.cs	403aec <ferror@plt+0x18fc>  // b.hs, b.nlast
  403ac0:	ldr	x8, [x19, #8]
  403ac4:	ldr	w1, [sp, #16]
  403ac8:	mov	x0, x19
  403acc:	mov	x2, x26
  403ad0:	ldr	x8, [x8, #608]
  403ad4:	mov	x3, x22
  403ad8:	blr	x8
  403adc:	mov	w10, #0x100                 	// #256
  403ae0:	movk	w10, #0x20, lsl #16
  403ae4:	cbnz	x0, 403af0 <ferror@plt+0x1900>
  403ae8:	b	403d0c <ferror@plt+0x1b1c>
  403aec:	mov	x0, xzr
  403af0:	ldr	w9, [x28, #24]
  403af4:	ldr	x8, [x28, #32]
  403af8:	tst	w9, w10
  403afc:	b.eq	403b28 <ferror@plt+0x1938>  // b.none
  403b00:	cmp	x26, x21
  403b04:	b.cs	403b14 <ferror@plt+0x1924>  // b.hs, b.nlast
  403b08:	ldr	x9, [x0, #32]
  403b0c:	cmp	x8, x9
  403b10:	b.eq	403b74 <ferror@plt+0x1984>  // b.none
  403b14:	ldr	x8, [x8, #56]
  403b18:	ldr	x9, [x28, #16]
  403b1c:	sub	x8, x8, x9
  403b20:	cbnz	x8, 403b40 <ferror@plt+0x1950>
  403b24:	b	403b44 <ferror@plt+0x1954>
  403b28:	ldr	x9, [x19, #8]
  403b2c:	ldr	w9, [x9, #8]
  403b30:	cmp	w9, #0x5
  403b34:	b.ne	403b60 <ferror@plt+0x1970>  // b.any
  403b38:	ldr	x8, [x28, #56]
  403b3c:	cbz	x8, 403b44 <ferror@plt+0x1954>
  403b40:	stp	x24, x8, [x20], #16
  403b44:	cmp	x26, x21
  403b48:	mov	x25, x27
  403b4c:	mov	x27, x22
  403b50:	mov	x28, x0
  403b54:	mov	x24, x26
  403b58:	b.cc	403ab0 <ferror@plt+0x18c0>  // b.lo, b.ul, b.last
  403b5c:	b	403bb8 <ferror@plt+0x19c8>
  403b60:	ldrb	w9, [x8, #33]
  403b64:	tbz	w9, #4, 403b00 <ferror@plt+0x1910>
  403b68:	ldr	x8, [x28, #16]
  403b6c:	cbnz	x8, 403b40 <ferror@plt+0x1950>
  403b70:	b	403b44 <ferror@plt+0x1954>
  403b74:	ldr	x8, [x0, #16]
  403b78:	b	403b18 <ferror@plt+0x1928>
  403b7c:	adrp	x8, 418000 <ferror@plt+0x15e10>
  403b80:	ldrb	w8, [x8, #3044]
  403b84:	adrp	x9, 418000 <ferror@plt+0x15e10>
  403b88:	ldrsw	x9, [x9, #3052]
  403b8c:	adrp	x10, 406000 <ferror@plt+0x3e10>
  403b90:	add	x10, x10, #0x170
  403b94:	add	x8, x10, x8, lsl #4
  403b98:	ldur	x0, [x29, #-8]
  403b9c:	ldur	w2, [x29, #-12]
  403ba0:	ldr	x3, [x8, x9, lsl #3]
  403ba4:	mov	x1, x25
  403ba8:	bl	401db0 <qsort@plt>
  403bac:	mov	x27, xzr
  403bb0:	b	403be4 <ferror@plt+0x19f4>
  403bb4:	mov	x20, x0
  403bb8:	ldr	x27, [sp]
  403bbc:	adrp	x3, 404000 <ferror@plt+0x1e10>
  403bc0:	add	x3, x3, #0x1a4
  403bc4:	mov	w2, #0x10                  	// #16
  403bc8:	sub	x8, x20, x27
  403bcc:	asr	x25, x8, #4
  403bd0:	mov	x0, x27
  403bd4:	mov	x1, x25
  403bd8:	bl	401db0 <qsort@plt>
  403bdc:	ldr	x26, [sp, #8]
  403be0:	adrp	x22, 418000 <ferror@plt+0x15e10>
  403be4:	adrp	x8, 418000 <ferror@plt+0x15e10>
  403be8:	ldrb	w8, [x8, #3048]
  403bec:	ldr	w22, [x22, #3028]
  403bf0:	tbz	w8, #0, 403c60 <ferror@plt+0x1a70>
  403bf4:	ldr	x8, [x19, #8]
  403bf8:	mov	x0, x19
  403bfc:	ldr	x8, [x8, #512]
  403c00:	blr	x8
  403c04:	cbz	x0, 403d0c <ferror@plt+0x1b1c>
  403c08:	cmp	x25, #0x1
  403c0c:	b.lt	403cd0 <ferror@plt+0x1ae0>  // b.tstop
  403c10:	mov	x23, x0
  403c14:	add	x20, x27, x25, lsl #4
  403c18:	mov	x21, x27
  403c1c:	ldr	x8, [x19, #8]
  403c20:	ldr	x2, [x21]
  403c24:	mov	x0, x19
  403c28:	mov	w1, w22
  403c2c:	ldr	x8, [x8, #608]
  403c30:	mov	x3, x23
  403c34:	blr	x8
  403c38:	cbz	x0, 403d0c <ferror@plt+0x1b1c>
  403c3c:	ldr	x2, [x21, #8]
  403c40:	mov	x1, x0
  403c44:	mov	x0, x19
  403c48:	mov	x3, x26
  403c4c:	bl	4041fc <ferror@plt+0x200c>
  403c50:	add	x21, x21, #0x10
  403c54:	cmp	x21, x20
  403c58:	b.cc	403c1c <ferror@plt+0x1a2c>  // b.lo, b.ul, b.last
  403c5c:	b	403cd0 <ferror@plt+0x1ae0>
  403c60:	ldr	x8, [x19, #8]
  403c64:	ldur	x23, [x29, #-8]
  403c68:	ldur	w20, [x29, #-12]
  403c6c:	mov	x0, x19
  403c70:	ldr	x8, [x8, #512]
  403c74:	blr	x8
  403c78:	cbz	x0, 403d0c <ferror@plt+0x1b1c>
  403c7c:	mul	x8, x25, x20
  403c80:	cmp	x8, #0x1
  403c84:	b.lt	403cd0 <ferror@plt+0x1ae0>  // b.tstop
  403c88:	mov	x24, x0
  403c8c:	add	x21, x23, x8
  403c90:	ldr	x8, [x19, #8]
  403c94:	mov	x0, x19
  403c98:	mov	w1, w22
  403c9c:	mov	x2, x23
  403ca0:	ldr	x8, [x8, #608]
  403ca4:	mov	x3, x24
  403ca8:	blr	x8
  403cac:	cbz	x0, 403d0c <ferror@plt+0x1b1c>
  403cb0:	mov	x1, x0
  403cb4:	mov	x0, x19
  403cb8:	mov	x2, xzr
  403cbc:	mov	x3, x26
  403cc0:	bl	4041fc <ferror@plt+0x200c>
  403cc4:	add	x23, x23, x20
  403cc8:	cmp	x23, x21
  403ccc:	b.cc	403c90 <ferror@plt+0x1aa0>  // b.lo, b.ul, b.last
  403cd0:	ldr	x0, [sp, #24]
  403cd4:	cbz	x0, 403cdc <ferror@plt+0x1aec>
  403cd8:	bl	401ff0 <free@plt>
  403cdc:	ldur	x0, [x29, #-8]
  403ce0:	bl	401ff0 <free@plt>
  403ce4:	mov	x0, x27
  403ce8:	bl	401ff0 <free@plt>
  403cec:	ldp	x20, x19, [sp, #128]
  403cf0:	ldp	x22, x21, [sp, #112]
  403cf4:	ldp	x24, x23, [sp, #96]
  403cf8:	ldp	x26, x25, [sp, #80]
  403cfc:	ldp	x28, x27, [sp, #64]
  403d00:	ldp	x29, x30, [sp, #48]
  403d04:	add	sp, sp, #0x90
  403d08:	ret
  403d0c:	ldr	x0, [x19]
  403d10:	bl	404a34 <ferror@plt+0x2844>
  403d14:	stp	x29, x30, [sp, #-48]!
  403d18:	str	x21, [sp, #16]
  403d1c:	stp	x20, x19, [sp, #32]
  403d20:	adrp	x21, 418000 <ferror@plt+0x15e10>
  403d24:	ldr	x8, [x21, #3152]
  403d28:	adrp	x19, 418000 <ferror@plt+0x15e10>
  403d2c:	adrp	x10, 418000 <ferror@plt+0x15e10>
  403d30:	mov	x20, x1
  403d34:	ldr	x9, [x8, #8]
  403d38:	ldr	w1, [x19, #3160]
  403d3c:	ldr	x3, [x10, #3168]
  403d40:	mov	x2, x0
  403d44:	ldr	x9, [x9, #608]
  403d48:	mov	x0, x8
  403d4c:	mov	x29, sp
  403d50:	blr	x9
  403d54:	ldr	x8, [x21, #3152]
  403d58:	adrp	x10, 418000 <ferror@plt+0x15e10>
  403d5c:	ldr	w1, [x19, #3160]
  403d60:	ldr	x3, [x10, #3176]
  403d64:	ldr	x9, [x8, #8]
  403d68:	mov	x19, x0
  403d6c:	mov	x0, x8
  403d70:	mov	x2, x20
  403d74:	ldr	x9, [x9, #608]
  403d78:	blr	x9
  403d7c:	cbz	x19, 403ddc <ferror@plt+0x1bec>
  403d80:	cbz	x0, 403ddc <ferror@plt+0x1bec>
  403d84:	ldr	x1, [x0, #8]
  403d88:	ldr	x0, [x19, #8]
  403d8c:	cbz	x1, 403db4 <ferror@plt+0x1bc4>
  403d90:	cbz	x0, 403dbc <ferror@plt+0x1bcc>
  403d94:	ldrb	w9, [x1]
  403d98:	ldrb	w8, [x0]
  403d9c:	cbz	w9, 403dc4 <ferror@plt+0x1bd4>
  403da0:	cbz	w8, 403dbc <ferror@plt+0x1bcc>
  403da4:	ldp	x20, x19, [sp, #32]
  403da8:	ldr	x21, [sp, #16]
  403dac:	ldp	x29, x30, [sp], #48
  403db0:	b	4020f0 <strcoll@plt>
  403db4:	cmp	x0, #0x0
  403db8:	b	403dc8 <ferror@plt+0x1bd8>
  403dbc:	mov	w0, #0xffffffff            	// #-1
  403dc0:	b	403dcc <ferror@plt+0x1bdc>
  403dc4:	cmp	w8, #0x0
  403dc8:	cset	w0, ne  // ne = any
  403dcc:	ldp	x20, x19, [sp, #32]
  403dd0:	ldr	x21, [sp, #16]
  403dd4:	ldp	x29, x30, [sp], #48
  403dd8:	ret
  403ddc:	ldr	x8, [x21, #3152]
  403de0:	ldr	x0, [x8]
  403de4:	bl	404a34 <ferror@plt+0x2844>
  403de8:	stp	x29, x30, [sp, #-16]!
  403dec:	mov	x29, sp
  403df0:	bl	403d14 <ferror@plt+0x1b24>
  403df4:	neg	w0, w0
  403df8:	ldp	x29, x30, [sp], #16
  403dfc:	ret
  403e00:	stp	x29, x30, [sp, #-48]!
  403e04:	stp	x22, x21, [sp, #16]
  403e08:	stp	x20, x19, [sp, #32]
  403e0c:	adrp	x22, 418000 <ferror@plt+0x15e10>
  403e10:	ldr	x8, [x22, #3152]
  403e14:	adrp	x21, 418000 <ferror@plt+0x15e10>
  403e18:	adrp	x10, 418000 <ferror@plt+0x15e10>
  403e1c:	mov	x19, x1
  403e20:	ldr	x9, [x8, #8]
  403e24:	ldr	w1, [x21, #3160]
  403e28:	ldr	x3, [x10, #3168]
  403e2c:	mov	x20, x0
  403e30:	ldr	x9, [x9, #608]
  403e34:	mov	x0, x8
  403e38:	mov	x2, x20
  403e3c:	mov	x29, sp
  403e40:	blr	x9
  403e44:	ldr	x8, [x22, #3152]
  403e48:	adrp	x10, 418000 <ferror@plt+0x15e10>
  403e4c:	ldr	w1, [x21, #3160]
  403e50:	ldr	x3, [x10, #3176]
  403e54:	ldr	x9, [x8, #8]
  403e58:	mov	x21, x0
  403e5c:	mov	x0, x8
  403e60:	mov	x2, x19
  403e64:	ldr	x9, [x9, #608]
  403e68:	blr	x9
  403e6c:	cbz	x21, 403efc <ferror@plt+0x1d0c>
  403e70:	cbz	x0, 403efc <ferror@plt+0x1d0c>
  403e74:	ldr	x9, [x21, #32]
  403e78:	ldr	x8, [x0, #32]
  403e7c:	adrp	x10, 418000 <ferror@plt+0x15e10>
  403e80:	add	x10, x10, #0x878
  403e84:	cmp	x9, x10
  403e88:	b.eq	403ec0 <ferror@plt+0x1cd0>  // b.none
  403e8c:	cmp	x8, x10
  403e90:	b.eq	403ee8 <ferror@plt+0x1cf8>  // b.none
  403e94:	ldr	x9, [x9, #40]
  403e98:	ldr	x10, [x21, #16]
  403e9c:	ldr	x8, [x8, #40]
  403ea0:	ldr	x11, [x0, #16]
  403ea4:	add	x9, x10, x9
  403ea8:	add	x8, x11, x8
  403eac:	cmp	x9, x8
  403eb0:	b.eq	403ed0 <ferror@plt+0x1ce0>  // b.none
  403eb4:	mov	w8, #0xffffffff            	// #-1
  403eb8:	cneg	w0, w8, cs  // cs = hs, nlast
  403ebc:	b	403eec <ferror@plt+0x1cfc>
  403ec0:	cmp	x8, x10
  403ec4:	b.eq	403ed0 <ferror@plt+0x1ce0>  // b.none
  403ec8:	mov	w0, #0xffffffff            	// #-1
  403ecc:	b	403eec <ferror@plt+0x1cfc>
  403ed0:	mov	x0, x20
  403ed4:	mov	x1, x19
  403ed8:	ldp	x20, x19, [sp, #32]
  403edc:	ldp	x22, x21, [sp, #16]
  403ee0:	ldp	x29, x30, [sp], #48
  403ee4:	b	403d14 <ferror@plt+0x1b24>
  403ee8:	mov	w0, #0x1                   	// #1
  403eec:	ldp	x20, x19, [sp, #32]
  403ef0:	ldp	x22, x21, [sp, #16]
  403ef4:	ldp	x29, x30, [sp], #48
  403ef8:	ret
  403efc:	ldr	x8, [x22, #3152]
  403f00:	ldr	x0, [x8]
  403f04:	bl	404a34 <ferror@plt+0x2844>
  403f08:	stp	x29, x30, [sp, #-16]!
  403f0c:	mov	x29, sp
  403f10:	bl	403e00 <ferror@plt+0x1c10>
  403f14:	neg	w0, w0
  403f18:	ldp	x29, x30, [sp], #16
  403f1c:	ret
  403f20:	stp	x29, x30, [sp, #-96]!
  403f24:	stp	x26, x25, [sp, #32]
  403f28:	stp	x24, x23, [sp, #48]
  403f2c:	stp	x22, x21, [sp, #64]
  403f30:	stp	x20, x19, [sp, #80]
  403f34:	adrp	x22, 418000 <ferror@plt+0x15e10>
  403f38:	ldr	x8, [x22, #3152]
  403f3c:	adrp	x21, 418000 <ferror@plt+0x15e10>
  403f40:	adrp	x10, 418000 <ferror@plt+0x15e10>
  403f44:	mov	x19, x1
  403f48:	ldr	x9, [x8, #8]
  403f4c:	ldr	w1, [x21, #3160]
  403f50:	ldr	x3, [x10, #3168]
  403f54:	mov	x20, x0
  403f58:	ldr	x9, [x9, #608]
  403f5c:	mov	x0, x8
  403f60:	mov	x2, x20
  403f64:	str	x27, [sp, #16]
  403f68:	mov	x29, sp
  403f6c:	blr	x9
  403f70:	ldr	x8, [x22, #3152]
  403f74:	adrp	x10, 418000 <ferror@plt+0x15e10>
  403f78:	ldr	w1, [x21, #3160]
  403f7c:	ldr	x3, [x10, #3176]
  403f80:	ldr	x9, [x8, #8]
  403f84:	mov	x23, x0
  403f88:	mov	x0, x8
  403f8c:	mov	x2, x19
  403f90:	ldr	x9, [x9, #608]
  403f94:	blr	x9
  403f98:	cbz	x23, 404194 <ferror@plt+0x1fa4>
  403f9c:	mov	x21, x0
  403fa0:	cbz	x0, 404194 <ferror@plt+0x1fa4>
  403fa4:	ldr	x8, [x23, #32]
  403fa8:	adrp	x10, 418000 <ferror@plt+0x15e10>
  403fac:	add	x10, x10, #0x878
  403fb0:	cmp	x8, x10
  403fb4:	b.eq	4041a0 <ferror@plt+0x1fb0>  // b.none
  403fb8:	ldr	x9, [x21, #32]
  403fbc:	cmp	x9, x10
  403fc0:	b.eq	4041a0 <ferror@plt+0x1fb0>  // b.none
  403fc4:	ldr	x8, [x8, #40]
  403fc8:	ldr	x10, [x23, #16]
  403fcc:	ldr	x9, [x9, #40]
  403fd0:	ldr	x11, [x21, #16]
  403fd4:	add	x10, x10, x8
  403fd8:	add	x11, x11, x9
  403fdc:	cmp	x10, x11
  403fe0:	b.ne	404028 <ferror@plt+0x1e38>  // b.any
  403fe4:	cmp	x8, x9
  403fe8:	b.ne	404028 <ferror@plt+0x1e38>  // b.any
  403fec:	ldr	x25, [x23, #8]
  403ff0:	ldr	x22, [x21, #8]
  403ff4:	mov	x0, x25
  403ff8:	bl	401ce0 <strlen@plt>
  403ffc:	mov	x26, x0
  404000:	mov	x0, x22
  404004:	bl	401ce0 <strlen@plt>
  404008:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40400c:	mov	x24, x0
  404010:	add	x1, x1, #0x78
  404014:	mov	x0, x25
  404018:	bl	4020b0 <strstr@plt>
  40401c:	cbz	x0, 40404c <ferror@plt+0x1e5c>
  404020:	mov	w27, #0x1                   	// #1
  404024:	b	404064 <ferror@plt+0x1e74>
  404028:	mov	w8, #0xffffffff            	// #-1
  40402c:	cneg	w0, w8, cs  // cs = hs, nlast
  404030:	ldp	x20, x19, [sp, #80]
  404034:	ldp	x22, x21, [sp, #64]
  404038:	ldp	x24, x23, [sp, #48]
  40403c:	ldp	x26, x25, [sp, #32]
  404040:	ldr	x27, [sp, #16]
  404044:	ldp	x29, x30, [sp], #96
  404048:	ret
  40404c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404050:	add	x1, x1, #0x85
  404054:	mov	x0, x25
  404058:	bl	4020b0 <strstr@plt>
  40405c:	cmp	x0, #0x0
  404060:	cset	w27, ne  // ne = any
  404064:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404068:	add	x1, x1, #0x78
  40406c:	mov	x0, x22
  404070:	bl	4020b0 <strstr@plt>
  404074:	cbz	x0, 4040c0 <ferror@plt+0x1ed0>
  404078:	cmp	w27, #0x0
  40407c:	cset	w9, eq  // eq = none
  404080:	mov	w8, #0x1                   	// #1
  404084:	cbz	w9, 40408c <ferror@plt+0x1e9c>
  404088:	tbnz	w8, #0, 404140 <ferror@plt+0x1f50>
  40408c:	ldrb	w8, [x23, #25]
  404090:	tbnz	w8, #6, 4040b8 <ferror@plt+0x1ec8>
  404094:	cmp	x26, #0x3
  404098:	b.cc	4040ec <ferror@plt+0x1efc>  // b.lo, b.ul, b.last
  40409c:	add	x8, x26, x25
  4040a0:	ldurb	w9, [x8, #-2]
  4040a4:	cmp	w9, #0x2e
  4040a8:	b.ne	4040ec <ferror@plt+0x1efc>  // b.any
  4040ac:	ldurb	w8, [x8, #-1]
  4040b0:	cmp	w8, #0x6f
  4040b4:	b.ne	404188 <ferror@plt+0x1f98>  // b.any
  4040b8:	mov	w8, #0x1                   	// #1
  4040bc:	b	4040f0 <ferror@plt+0x1f00>
  4040c0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4040c4:	add	x1, x1, #0x85
  4040c8:	mov	x0, x22
  4040cc:	bl	4020b0 <strstr@plt>
  4040d0:	cmp	x0, #0x0
  4040d4:	cset	w8, ne  // ne = any
  4040d8:	cmp	w27, #0x0
  4040dc:	cset	w9, eq  // eq = none
  4040e0:	cbz	w27, 404084 <ferror@plt+0x1e94>
  4040e4:	cbz	x0, 40415c <ferror@plt+0x1f6c>
  4040e8:	b	404084 <ferror@plt+0x1e94>
  4040ec:	mov	w8, wzr
  4040f0:	ldrb	w9, [x21, #25]
  4040f4:	tbnz	w9, #6, 40412c <ferror@plt+0x1f3c>
  4040f8:	cmp	x24, #0x3
  4040fc:	b.cc	404148 <ferror@plt+0x1f58>  // b.lo, b.ul, b.last
  404100:	add	x9, x24, x22
  404104:	ldurb	w10, [x9, #-2]
  404108:	cmp	w10, #0x2e
  40410c:	b.ne	404148 <ferror@plt+0x1f58>  // b.any
  404110:	ldurb	w9, [x9, #-1]
  404114:	cmp	w9, #0x6f
  404118:	cset	w10, eq  // eq = none
  40411c:	cmp	w9, #0x61
  404120:	cset	w9, eq  // eq = none
  404124:	orr	w9, w10, w9
  404128:	b	40414c <ferror@plt+0x1f5c>
  40412c:	cmp	w8, #0x0
  404130:	cset	w10, eq  // eq = none
  404134:	mov	w9, #0x1                   	// #1
  404138:	cbz	w10, 404164 <ferror@plt+0x1f74>
  40413c:	tbz	w9, #0, 404164 <ferror@plt+0x1f74>
  404140:	mov	w0, #0x1                   	// #1
  404144:	b	404030 <ferror@plt+0x1e40>
  404148:	mov	w9, wzr
  40414c:	cmp	w8, #0x0
  404150:	cset	w10, eq  // eq = none
  404154:	cbz	w8, 404138 <ferror@plt+0x1f48>
  404158:	cbnz	w9, 404138 <ferror@plt+0x1f48>
  40415c:	mov	w0, #0xffffffff            	// #-1
  404160:	b	404030 <ferror@plt+0x1e40>
  404164:	mov	x0, x20
  404168:	mov	x1, x19
  40416c:	ldp	x20, x19, [sp, #80]
  404170:	ldp	x22, x21, [sp, #64]
  404174:	ldp	x24, x23, [sp, #48]
  404178:	ldp	x26, x25, [sp, #32]
  40417c:	ldr	x27, [sp, #16]
  404180:	ldp	x29, x30, [sp], #96
  404184:	b	403d14 <ferror@plt+0x1b24>
  404188:	cmp	w8, #0x61
  40418c:	cset	w8, eq  // eq = none
  404190:	b	4040f0 <ferror@plt+0x1f00>
  404194:	ldr	x8, [x22, #3152]
  404198:	ldr	x0, [x8]
  40419c:	bl	404a34 <ferror@plt+0x2844>
  4041a0:	bl	401f50 <abort@plt>
  4041a4:	ldr	x9, [x0, #8]
  4041a8:	ldr	x10, [x1, #8]
  4041ac:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4041b0:	cmp	x9, x10
  4041b4:	b.cs	4041c8 <ferror@plt+0x1fd8>  // b.hs, b.nlast
  4041b8:	ldr	w8, [x8, #3052]
  4041bc:	cmp	w8, #0x0
  4041c0:	mov	w8, #0xffffffff            	// #-1
  4041c4:	b	4041dc <ferror@plt+0x1fec>
  4041c8:	ldrsw	x8, [x8, #3052]
  4041cc:	cmp	x9, x10
  4041d0:	b.ls	4041e4 <ferror@plt+0x1ff4>  // b.plast
  4041d4:	cmp	w8, #0x0
  4041d8:	mov	w8, #0x1                   	// #1
  4041dc:	cneg	w0, w8, ne  // ne = any
  4041e0:	ret
  4041e4:	adrp	x9, 406000 <ferror@plt+0x3e10>
  4041e8:	add	x9, x9, #0x170
  4041ec:	ldr	x0, [x0]
  4041f0:	ldr	x2, [x9, x8, lsl #3]
  4041f4:	ldr	x1, [x1]
  4041f8:	br	x2
  4041fc:	sub	sp, sp, #0xe0
  404200:	stp	x24, x23, [sp, #176]
  404204:	adrp	x23, 418000 <ferror@plt+0x15e10>
  404208:	ldr	x8, [x23, #1832]
  40420c:	stp	x29, x30, [sp, #128]
  404210:	stp	x28, x27, [sp, #144]
  404214:	stp	x26, x25, [sp, #160]
  404218:	stp	x22, x21, [sp, #192]
  40421c:	stp	x20, x19, [sp, #208]
  404220:	ldr	x8, [x8, #24]
  404224:	mov	x19, x0
  404228:	mov	x20, x1
  40422c:	mov	w22, #0x100                 	// #256
  404230:	mov	x0, x3
  404234:	mov	x1, x19
  404238:	add	x29, sp, #0x80
  40423c:	mov	x21, x2
  404240:	movk	w22, #0x20, lsl #16
  404244:	blr	x8
  404248:	ldr	x8, [x19, #8]
  40424c:	sub	x2, x29, #0x28
  404250:	mov	x0, x19
  404254:	mov	x1, x20
  404258:	ldr	x8, [x8, #528]
  40425c:	sub	x24, x29, #0x28
  404260:	blr	x8
  404264:	stp	x24, x21, [sp, #56]
  404268:	ldr	w8, [x20, #24]
  40426c:	tst	w8, w22
  404270:	b.eq	40427c <ferror@plt+0x208c>  // b.none
  404274:	stp	xzr, xzr, [sp, #72]
  404278:	b	4042e0 <ferror@plt+0x20f0>
  40427c:	ldr	x8, [x20]
  404280:	cbz	x8, 4042ac <ferror@plt+0x20bc>
  404284:	ldr	x9, [x8, #8]
  404288:	ldr	w9, [x9, #8]
  40428c:	cmp	w9, #0x5
  404290:	b.ne	4042b8 <ferror@plt+0x20c8>  // b.any
  404294:	ldr	x8, [x8, #248]
  404298:	mov	x9, xzr
  40429c:	cmp	x8, #0x0
  4042a0:	csel	x8, xzr, x20, eq  // eq = none
  4042a4:	str	x8, [sp, #72]
  4042a8:	b	4042dc <ferror@plt+0x20ec>
  4042ac:	mov	w9, #0x8                   	// #8
  4042b0:	ldr	x9, [x9]
  4042b4:	ldr	w9, [x9, #8]
  4042b8:	cmp	w9, #0x4
  4042bc:	str	xzr, [sp, #72]
  4042c0:	b.eq	4042d0 <ferror@plt+0x20e0>  // b.none
  4042c4:	cmp	w9, #0x2
  4042c8:	mov	x9, xzr
  4042cc:	b.ne	4042dc <ferror@plt+0x20ec>  // b.any
  4042d0:	ldr	x8, [x8, #248]
  4042d4:	cmp	x8, #0x0
  4042d8:	csel	x9, xzr, x20, eq  // eq = none
  4042dc:	str	x9, [sp, #80]
  4042e0:	ldr	x8, [x23, #1832]
  4042e4:	add	x0, sp, #0x38
  4042e8:	mov	x1, x19
  4042ec:	ldr	x8, [x8, #32]
  4042f0:	blr	x8
  4042f4:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4042f8:	ldr	w8, [x8, #3096]
  4042fc:	adrp	x21, 418000 <ferror@plt+0x15e10>
  404300:	add	x21, x21, #0x878
  404304:	cbz	w8, 40437c <ferror@plt+0x218c>
  404308:	str	wzr, [sp, #8]
  40430c:	ldr	w8, [x20, #24]
  404310:	tst	w8, w22
  404314:	b.eq	404320 <ferror@plt+0x2130>  // b.none
  404318:	mov	x1, xzr
  40431c:	b	40433c <ferror@plt+0x214c>
  404320:	ldr	x8, [x19, #8]
  404324:	add	x2, sp, #0x8
  404328:	mov	x0, x19
  40432c:	mov	x1, x20
  404330:	ldr	x8, [x8, #536]
  404334:	blr	x8
  404338:	mov	x1, x0
  40433c:	ldr	x8, [x20, #32]
  404340:	cmp	x8, x21
  404344:	b.ne	404350 <ferror@plt+0x2160>  // b.any
  404348:	mov	w8, #0x1                   	// #1
  40434c:	str	w8, [sp, #8]
  404350:	cbz	x1, 40437c <ferror@plt+0x218c>
  404354:	ldrb	w8, [x1]
  404358:	cbz	w8, 40437c <ferror@plt+0x218c>
  40435c:	ldr	w8, [sp, #8]
  404360:	adrp	x9, 407000 <ferror@plt+0x4e10>
  404364:	adrp	x10, 407000 <ferror@plt+0x4e10>
  404368:	add	x9, x9, #0x94
  40436c:	add	x10, x10, #0x93
  404370:	cmp	w8, #0x0
  404374:	csel	x0, x10, x9, eq  // eq = none
  404378:	bl	402140 <printf@plt>
  40437c:	adrp	x8, 418000 <ferror@plt+0x15e10>
  404380:	ldrb	w8, [x8, #3036]
  404384:	cmp	w8, #0x1
  404388:	b.ne	40467c <ferror@plt+0x248c>  // b.any
  40438c:	adrp	x22, 418000 <ferror@plt+0x15e10>
  404390:	ldr	x8, [x22, #3136]
  404394:	adrp	x9, 418000 <ferror@plt+0x15e10>
  404398:	ldr	x0, [x9, #3184]
  40439c:	cmp	x8, x19
  4043a0:	b.eq	4043b8 <ferror@plt+0x21c8>  // b.none
  4043a4:	cbz	x0, 4043b8 <ferror@plt+0x21c8>
  4043a8:	bl	401ff0 <free@plt>
  4043ac:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4043b0:	str	xzr, [x8, #3184]
  4043b4:	b	4043bc <ferror@plt+0x21cc>
  4043b8:	cbnz	x0, 4043f8 <ferror@plt+0x2208>
  4043bc:	ldr	x8, [x19, #8]
  4043c0:	mov	x0, x19
  4043c4:	ldr	x8, [x8, #496]
  4043c8:	blr	x8
  4043cc:	tbnz	x0, #63, 4046a4 <ferror@plt+0x24b4>
  4043d0:	bl	401e90 <xmalloc@plt>
  4043d4:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4043d8:	str	x0, [x8, #3184]
  4043dc:	ldr	x8, [x19, #8]
  4043e0:	mov	x1, x0
  4043e4:	mov	x0, x19
  4043e8:	ldr	x8, [x8, #504]
  4043ec:	blr	x8
  4043f0:	tbnz	x0, #63, 4046a4 <ferror@plt+0x24b4>
  4043f4:	str	x19, [x22, #3136]
  4043f8:	ldr	x8, [x20, #32]
  4043fc:	cmp	x8, x21
  404400:	b.eq	40448c <ferror@plt+0x229c>  // b.none
  404404:	ldr	x8, [x8, #240]
  404408:	cmp	x8, x19
  40440c:	b.ne	40467c <ferror@plt+0x248c>  // b.any
  404410:	ldr	x8, [x19, #8]
  404414:	adrp	x9, 418000 <ferror@plt+0x15e10>
  404418:	ldr	x1, [x9, #3184]
  40441c:	add	x3, sp, #0x8
  404420:	ldr	x8, [x8, #576]
  404424:	add	x4, sp, #0x2c
  404428:	mov	x0, x19
  40442c:	mov	x2, x20
  404430:	blr	x8
  404434:	cbnz	w0, 40446c <ferror@plt+0x227c>
  404438:	ldr	x8, [x19, #8]
  40443c:	adrp	x9, 418000 <ferror@plt+0x15e10>
  404440:	ldr	x1, [x9, #3184]
  404444:	ldr	x2, [x20, #32]
  404448:	ldr	x8, [x8, #568]
  40444c:	ldr	x3, [x20, #16]
  404450:	add	x4, sp, #0x8
  404454:	add	x5, sp, #0x30
  404458:	add	x6, sp, #0x2c
  40445c:	mov	x0, x19
  404460:	mov	x7, xzr
  404464:	blr	x8
  404468:	cbz	w0, 40467c <ferror@plt+0x248c>
  40446c:	ldr	x1, [sp, #8]
  404470:	cbz	x1, 40467c <ferror@plt+0x248c>
  404474:	ldr	w2, [sp, #44]
  404478:	cbz	w2, 40467c <ferror@plt+0x248c>
  40447c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404480:	add	x0, x0, #0x98
  404484:	bl	402140 <printf@plt>
  404488:	b	40467c <ferror@plt+0x248c>
  40448c:	adrp	x21, 418000 <ferror@plt+0x15e10>
  404490:	ldr	x8, [x21, #3144]
  404494:	adrp	x24, 418000 <ferror@plt+0x15e10>
  404498:	ldr	x9, [x24, #3200]
  40449c:	adrp	x27, 418000 <ferror@plt+0x15e10>
  4044a0:	cmp	x8, x19
  4044a4:	b.eq	4044dc <ferror@plt+0x22ec>  // b.none
  4044a8:	cbz	x9, 4044dc <ferror@plt+0x22ec>
  4044ac:	ldr	w8, [x27, #3216]
  4044b0:	cbz	w8, 4044e4 <ferror@plt+0x22f4>
  4044b4:	mov	x22, xzr
  4044b8:	ldr	x0, [x9, x22, lsl #3]
  4044bc:	cbz	x0, 4044c8 <ferror@plt+0x22d8>
  4044c0:	bl	401ff0 <free@plt>
  4044c4:	ldr	w8, [x27, #3216]
  4044c8:	add	x22, x22, #0x1
  4044cc:	cmp	x22, w8, uxtw
  4044d0:	b.cs	4044e4 <ferror@plt+0x22f4>  // b.hs, b.nlast
  4044d4:	ldr	x9, [x24, #3200]
  4044d8:	b	4044b8 <ferror@plt+0x22c8>
  4044dc:	cbnz	x9, 40457c <ferror@plt+0x238c>
  4044e0:	b	404510 <ferror@plt+0x2320>
  4044e4:	adrp	x22, 418000 <ferror@plt+0x15e10>
  4044e8:	ldr	x0, [x22, #3192]
  4044ec:	bl	401ff0 <free@plt>
  4044f0:	ldr	x0, [x24, #3200]
  4044f4:	bl	401ff0 <free@plt>
  4044f8:	adrp	x23, 418000 <ferror@plt+0x15e10>
  4044fc:	ldr	x0, [x23, #3208]
  404500:	bl	401ff0 <free@plt>
  404504:	str	xzr, [x22, #3192]
  404508:	str	xzr, [x24, #3200]
  40450c:	str	xzr, [x23, #3208]
  404510:	ldr	w8, [x19, #160]
  404514:	lsl	x0, x8, #3
  404518:	str	w8, [x27, #3216]
  40451c:	bl	401e90 <xmalloc@plt>
  404520:	ldr	w8, [x27, #3216]
  404524:	adrp	x22, 418000 <ferror@plt+0x15e10>
  404528:	str	x0, [x22, #3192]
  40452c:	lsl	x0, x8, #3
  404530:	bl	401e90 <xmalloc@plt>
  404534:	ldr	w8, [x27, #3216]
  404538:	str	x0, [x24, #3200]
  40453c:	lsl	x0, x8, #3
  404540:	bl	401e90 <xmalloc@plt>
  404544:	adrp	x10, 418000 <ferror@plt+0x15e10>
  404548:	str	x0, [x10, #3208]
  40454c:	adrp	x10, 418000 <ferror@plt+0x15e10>
  404550:	ldr	x10, [x10, #3184]
  404554:	ldr	x8, [x22, #3192]
  404558:	ldr	x9, [x24, #3200]
  40455c:	adrp	x1, 404000 <ferror@plt+0x1e10>
  404560:	stp	x0, x10, [sp, #24]
  404564:	add	x1, x1, #0x6ac
  404568:	add	x2, sp, #0x8
  40456c:	mov	x0, x19
  404570:	stp	x8, x9, [sp, #8]
  404574:	bl	402150 <bfd_map_over_sections@plt>
  404578:	str	x19, [x21, #3144]
  40457c:	ldr	w8, [x27, #3216]
  404580:	cbz	w8, 40467c <ferror@plt+0x248c>
  404584:	ldr	x21, [x20, #8]
  404588:	mov	w28, wzr
  40458c:	adrp	x9, 418000 <ferror@plt+0x15e10>
  404590:	ldr	x23, [x9, #3208]
  404594:	ldr	x9, [x23, w28, uxtw #3]
  404598:	cmp	x9, #0x1
  40459c:	b.lt	404650 <ferror@plt+0x2460>  // b.tstop
  4045a0:	mov	x22, xzr
  4045a4:	mov	w26, w28
  4045a8:	ldr	x8, [x24, #3200]
  4045ac:	ldr	x8, [x8, x26, lsl #3]
  4045b0:	ldr	x25, [x8, x22, lsl #3]
  4045b4:	ldr	x8, [x25]
  4045b8:	cbz	x8, 40463c <ferror@plt+0x244c>
  4045bc:	ldr	x8, [x8]
  4045c0:	ldr	x10, [x20, #32]
  4045c4:	ldr	x9, [x8, #32]
  4045c8:	cmp	x9, x10
  4045cc:	b.ne	40463c <ferror@plt+0x244c>  // b.any
  4045d0:	ldr	x9, [x8, #16]
  4045d4:	ldr	x10, [x20, #16]
  4045d8:	cmp	x9, x10
  4045dc:	b.ne	40463c <ferror@plt+0x244c>  // b.any
  4045e0:	ldr	x1, [x8, #8]
  4045e4:	mov	x0, x21
  4045e8:	bl	401fc0 <strcmp@plt>
  4045ec:	cbnz	w0, 40463c <ferror@plt+0x244c>
  4045f0:	adrp	x9, 418000 <ferror@plt+0x15e10>
  4045f4:	ldr	x8, [x19, #8]
  4045f8:	ldr	x9, [x9, #3192]
  4045fc:	adrp	x10, 418000 <ferror@plt+0x15e10>
  404600:	ldr	x1, [x10, #3184]
  404604:	ldr	x8, [x8, #568]
  404608:	ldr	x2, [x9, x26, lsl #3]
  40460c:	ldr	x3, [x25, #8]
  404610:	add	x4, sp, #0x8
  404614:	add	x5, sp, #0x30
  404618:	add	x6, sp, #0x2c
  40461c:	mov	x0, x19
  404620:	mov	x7, xzr
  404624:	blr	x8
  404628:	cbz	w0, 404634 <ferror@plt+0x2444>
  40462c:	ldr	x1, [sp, #8]
  404630:	cbnz	x1, 404660 <ferror@plt+0x2470>
  404634:	adrp	x8, 418000 <ferror@plt+0x15e10>
  404638:	ldr	x23, [x8, #3208]
  40463c:	ldr	x8, [x23, x26, lsl #3]
  404640:	add	x22, x22, #0x1
  404644:	cmp	x22, x8
  404648:	b.lt	4045a8 <ferror@plt+0x23b8>  // b.tstop
  40464c:	ldr	w8, [x27, #3216]
  404650:	add	w28, w28, #0x1
  404654:	cmp	w28, w8
  404658:	b.cc	40458c <ferror@plt+0x239c>  // b.lo, b.ul, b.last
  40465c:	b	40467c <ferror@plt+0x248c>
  404660:	ldr	w2, [sp, #44]
  404664:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404668:	add	x0, x0, #0x98
  40466c:	bl	402140 <printf@plt>
  404670:	ldr	w8, [x27, #3216]
  404674:	mov	w28, w8
  404678:	b	404650 <ferror@plt+0x2460>
  40467c:	mov	w0, #0xa                   	// #10
  404680:	bl	402190 <putchar@plt>
  404684:	ldp	x20, x19, [sp, #208]
  404688:	ldp	x22, x21, [sp, #192]
  40468c:	ldp	x24, x23, [sp, #176]
  404690:	ldp	x26, x25, [sp, #160]
  404694:	ldp	x28, x27, [sp, #144]
  404698:	ldp	x29, x30, [sp, #128]
  40469c:	add	sp, sp, #0xe0
  4046a0:	ret
  4046a4:	ldr	x0, [x19]
  4046a8:	bl	404a34 <ferror@plt+0x2844>
  4046ac:	stp	x29, x30, [sp, #-48]!
  4046b0:	stp	x20, x19, [sp, #32]
  4046b4:	ldr	x8, [x2]
  4046b8:	mov	x19, x2
  4046bc:	str	x21, [sp, #16]
  4046c0:	mov	x29, sp
  4046c4:	str	x1, [x8]
  4046c8:	ldrb	w8, [x1, #32]
  4046cc:	tbnz	w8, #2, 4046e4 <ferror@plt+0x24f4>
  4046d0:	ldr	x8, [x19, #8]
  4046d4:	str	xzr, [x8]
  4046d8:	ldr	x8, [x19, #16]
  4046dc:	str	xzr, [x8]
  4046e0:	b	404724 <ferror@plt+0x2534>
  4046e4:	mov	x21, x1
  4046e8:	mov	x20, x0
  4046ec:	bl	402120 <bfd_get_reloc_upper_bound@plt>
  4046f0:	tbnz	x0, #63, 40474c <ferror@plt+0x255c>
  4046f4:	bl	401e90 <xmalloc@plt>
  4046f8:	ldr	x8, [x19, #8]
  4046fc:	mov	x1, x21
  404700:	str	x0, [x8]
  404704:	ldr	x8, [x19, #8]
  404708:	ldr	x3, [x19, #24]
  40470c:	mov	x0, x20
  404710:	ldr	x2, [x8]
  404714:	bl	4020d0 <bfd_canonicalize_reloc@plt>
  404718:	ldr	x8, [x19, #16]
  40471c:	str	x0, [x8]
  404720:	tbnz	x0, #63, 40474c <ferror@plt+0x255c>
  404724:	ldp	x9, x10, [x19]
  404728:	add	x8, x8, #0x8
  40472c:	str	x8, [x19, #16]
  404730:	add	x9, x9, #0x8
  404734:	add	x10, x10, #0x8
  404738:	stp	x9, x10, [x19]
  40473c:	ldp	x20, x19, [sp, #32]
  404740:	ldr	x21, [sp, #16]
  404744:	ldp	x29, x30, [sp], #48
  404748:	ret
  40474c:	ldr	x0, [x20]
  404750:	bl	404a34 <ferror@plt+0x2844>
  404754:	stp	x29, x30, [sp, #-32]!
  404758:	stp	x20, x19, [sp, #16]
  40475c:	mov	x29, sp
  404760:	mov	x19, x0
  404764:	bl	401e70 <bfd_get_error@plt>
  404768:	cbnz	w0, 404784 <ferror@plt+0x2594>
  40476c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404770:	add	x1, x1, #0x9f
  404774:	mov	w2, #0x5                   	// #5
  404778:	mov	x0, xzr
  40477c:	bl	4020e0 <dcgettext@plt>
  404780:	b	404788 <ferror@plt+0x2598>
  404784:	bl	4020c0 <bfd_errmsg@plt>
  404788:	adrp	x8, 418000 <ferror@plt+0x15e10>
  40478c:	mov	x20, x0
  404790:	ldr	x0, [x8, #1880]
  404794:	bl	402040 <fflush@plt>
  404798:	adrp	x8, 418000 <ferror@plt+0x15e10>
  40479c:	adrp	x9, 418000 <ferror@plt+0x15e10>
  4047a0:	ldr	x0, [x8, #1856]
  4047a4:	ldr	x2, [x9, #3248]
  4047a8:	cbnz	x19, 4047c4 <ferror@plt+0x25d4>
  4047ac:	mov	x3, x20
  4047b0:	ldp	x20, x19, [sp, #16]
  4047b4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4047b8:	add	x1, x1, #0xba
  4047bc:	ldp	x29, x30, [sp], #32
  4047c0:	b	4021c0 <fprintf@plt>
  4047c4:	mov	x3, x19
  4047c8:	mov	x4, x20
  4047cc:	ldp	x20, x19, [sp, #16]
  4047d0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4047d4:	add	x1, x1, #0xb6
  4047d8:	ldp	x29, x30, [sp], #32
  4047dc:	b	4021c0 <fprintf@plt>
  4047e0:	sub	sp, sp, #0x130
  4047e4:	stp	x29, x30, [sp, #224]
  4047e8:	add	x29, sp, #0xe0
  4047ec:	str	x28, [sp, #240]
  4047f0:	stp	x24, x23, [sp, #256]
  4047f4:	stp	x22, x21, [sp, #272]
  4047f8:	stp	x20, x19, [sp, #288]
  4047fc:	mov	x19, x3
  404800:	mov	x22, x2
  404804:	mov	x23, x1
  404808:	mov	x21, x0
  40480c:	stp	x4, x5, [x29, #-96]
  404810:	stp	x6, x7, [x29, #-80]
  404814:	stp	q0, q1, [sp]
  404818:	stp	q2, q3, [sp, #32]
  40481c:	stp	q4, q5, [sp, #64]
  404820:	stp	q6, q7, [sp, #96]
  404824:	bl	401e70 <bfd_get_error@plt>
  404828:	cbnz	w0, 404844 <ferror@plt+0x2654>
  40482c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404830:	add	x1, x1, #0x9f
  404834:	mov	w2, #0x5                   	// #5
  404838:	mov	x0, xzr
  40483c:	bl	4020e0 <dcgettext@plt>
  404840:	b	404848 <ferror@plt+0x2658>
  404844:	bl	4020c0 <bfd_errmsg@plt>
  404848:	adrp	x8, 418000 <ferror@plt+0x15e10>
  40484c:	mov	x20, x0
  404850:	ldr	x0, [x8, #1880]
  404854:	bl	402040 <fflush@plt>
  404858:	adrp	x24, 418000 <ferror@plt+0x15e10>
  40485c:	adrp	x11, 418000 <ferror@plt+0x15e10>
  404860:	sub	x9, x29, #0x60
  404864:	ldr	x1, [x24, #1856]
  404868:	ldr	x0, [x11, #3248]
  40486c:	add	x8, x29, #0x50
  404870:	add	x9, x9, #0x20
  404874:	mov	x10, sp
  404878:	stp	x8, x9, [x29, #-32]
  40487c:	mov	x8, #0xffffffffffffffe0    	// #-32
  404880:	add	x10, x10, #0x80
  404884:	movk	x8, #0xff80, lsl #32
  404888:	stp	x10, x8, [x29, #-16]
  40488c:	bl	401cf0 <fputs@plt>
  404890:	cbz	x23, 4048a8 <ferror@plt+0x26b8>
  404894:	cbnz	x21, 4048a4 <ferror@plt+0x26b4>
  404898:	mov	x0, x23
  40489c:	bl	404944 <ferror@plt+0x2754>
  4048a0:	mov	x21, x0
  4048a4:	cbnz	x22, 404920 <ferror@plt+0x2730>
  4048a8:	ldr	x0, [x24, #1856]
  4048ac:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4048b0:	add	x1, x1, #0x109
  4048b4:	mov	x2, x21
  4048b8:	bl	4021c0 <fprintf@plt>
  4048bc:	cbz	x19, 4048f0 <ferror@plt+0x2700>
  4048c0:	ldr	x3, [x24, #1856]
  4048c4:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4048c8:	add	x0, x0, #0x69d
  4048cc:	mov	w1, #0x2                   	// #2
  4048d0:	mov	w2, #0x1                   	// #1
  4048d4:	bl	402010 <fwrite@plt>
  4048d8:	ldp	q0, q1, [x29, #-32]
  4048dc:	ldr	x0, [x24, #1856]
  4048e0:	sub	x2, x29, #0x40
  4048e4:	mov	x1, x19
  4048e8:	stp	q0, q1, [x29, #-64]
  4048ec:	bl	402130 <vfprintf@plt>
  4048f0:	ldr	x0, [x24, #1856]
  4048f4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4048f8:	add	x1, x1, #0xbc
  4048fc:	mov	x2, x20
  404900:	bl	4021c0 <fprintf@plt>
  404904:	ldp	x20, x19, [sp, #288]
  404908:	ldp	x22, x21, [sp, #272]
  40490c:	ldp	x24, x23, [sp, #256]
  404910:	ldr	x28, [sp, #240]
  404914:	ldp	x29, x30, [sp, #224]
  404918:	add	sp, sp, #0x130
  40491c:	ret
  404920:	ldr	x3, [x22]
  404924:	ldr	x0, [x24, #1856]
  404928:	cbz	x3, 4048ac <ferror@plt+0x26bc>
  40492c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404930:	add	x1, x1, #0xc2
  404934:	mov	x2, x21
  404938:	bl	4021c0 <fprintf@plt>
  40493c:	cbnz	x19, 4048c0 <ferror@plt+0x26d0>
  404940:	b	4048f0 <ferror@plt+0x2700>
  404944:	stp	x29, x30, [sp, #-64]!
  404948:	str	x23, [sp, #16]
  40494c:	stp	x22, x21, [sp, #32]
  404950:	stp	x20, x19, [sp, #48]
  404954:	mov	x29, sp
  404958:	cbz	x0, 404a14 <ferror@plt+0x2824>
  40495c:	ldr	x8, [x0, #208]
  404960:	mov	x19, x0
  404964:	cbz	x8, 4049fc <ferror@plt+0x280c>
  404968:	ldrb	w9, [x8, #76]
  40496c:	tbnz	w9, #7, 4049fc <ferror@plt+0x280c>
  404970:	ldr	x20, [x8]
  404974:	mov	x0, x20
  404978:	bl	401ce0 <strlen@plt>
  40497c:	ldr	x21, [x19]
  404980:	mov	x22, x0
  404984:	mov	x0, x21
  404988:	bl	401ce0 <strlen@plt>
  40498c:	adrp	x23, 418000 <ferror@plt+0x15e10>
  404990:	ldr	x8, [x23, #3224]
  404994:	add	x9, x22, x0
  404998:	add	x22, x9, #0x3
  40499c:	cmp	x22, x8
  4049a0:	b.ls	4049d8 <ferror@plt+0x27e8>  // b.plast
  4049a4:	cbz	x8, 4049b4 <ferror@plt+0x27c4>
  4049a8:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4049ac:	ldr	x0, [x8, #3232]
  4049b0:	bl	401ff0 <free@plt>
  4049b4:	add	x0, x22, x22, lsr #1
  4049b8:	str	x0, [x23, #3224]
  4049bc:	bl	401e90 <xmalloc@plt>
  4049c0:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4049c4:	str	x0, [x8, #3232]
  4049c8:	ldr	x8, [x19, #208]
  4049cc:	ldr	x21, [x19]
  4049d0:	ldr	x20, [x8]
  4049d4:	b	4049e0 <ferror@plt+0x27f0>
  4049d8:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4049dc:	ldr	x0, [x8, #3232]
  4049e0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4049e4:	add	x1, x1, #0x314
  4049e8:	mov	x2, x20
  4049ec:	mov	x3, x21
  4049f0:	bl	401d70 <sprintf@plt>
  4049f4:	adrp	x19, 418000 <ferror@plt+0x15e10>
  4049f8:	add	x19, x19, #0xca0
  4049fc:	ldr	x0, [x19]
  404a00:	ldp	x20, x19, [sp, #48]
  404a04:	ldp	x22, x21, [sp, #32]
  404a08:	ldr	x23, [sp, #16]
  404a0c:	ldp	x29, x30, [sp], #64
  404a10:	ret
  404a14:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404a18:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404a1c:	adrp	x3, 407000 <ferror@plt+0x4e10>
  404a20:	add	x0, x0, #0x2bd
  404a24:	add	x1, x1, #0x2ca
  404a28:	add	x3, x3, #0x2e2
  404a2c:	mov	w2, #0x281                 	// #641
  404a30:	bl	402160 <__assert_fail@plt>
  404a34:	stp	x29, x30, [sp, #-16]!
  404a38:	mov	x29, sp
  404a3c:	bl	404754 <ferror@plt+0x2564>
  404a40:	mov	w0, #0x1                   	// #1
  404a44:	bl	402080 <xexit@plt>
  404a48:	sub	sp, sp, #0x50
  404a4c:	adrp	x8, 418000 <ferror@plt+0x15e10>
  404a50:	ldr	x8, [x8, #1880]
  404a54:	stp	x20, x19, [sp, #64]
  404a58:	mov	x20, x0
  404a5c:	stp	x29, x30, [sp, #32]
  404a60:	mov	x0, x8
  404a64:	str	x21, [sp, #48]
  404a68:	add	x29, sp, #0x20
  404a6c:	mov	x19, x1
  404a70:	bl	402040 <fflush@plt>
  404a74:	adrp	x21, 418000 <ferror@plt+0x15e10>
  404a78:	adrp	x8, 418000 <ferror@plt+0x15e10>
  404a7c:	ldr	x0, [x21, #1856]
  404a80:	ldr	x2, [x8, #3248]
  404a84:	adrp	x1, 406000 <ferror@plt+0x3e10>
  404a88:	add	x1, x1, #0x6a0
  404a8c:	bl	4021c0 <fprintf@plt>
  404a90:	ldp	q1, q0, [x19]
  404a94:	ldr	x0, [x21, #1856]
  404a98:	mov	x2, sp
  404a9c:	mov	x1, x20
  404aa0:	stp	q1, q0, [sp]
  404aa4:	bl	402130 <vfprintf@plt>
  404aa8:	ldr	x1, [x21, #1856]
  404aac:	mov	w0, #0xa                   	// #10
  404ab0:	bl	401d80 <putc@plt>
  404ab4:	ldp	x20, x19, [sp, #64]
  404ab8:	ldr	x21, [sp, #48]
  404abc:	ldp	x29, x30, [sp, #32]
  404ac0:	add	sp, sp, #0x50
  404ac4:	ret
  404ac8:	sub	sp, sp, #0x120
  404acc:	stp	x29, x30, [sp, #256]
  404ad0:	add	x29, sp, #0x100
  404ad4:	mov	x8, #0xffffffffffffffc8    	// #-56
  404ad8:	mov	x9, sp
  404adc:	sub	x10, x29, #0x78
  404ae0:	movk	x8, #0xff80, lsl #32
  404ae4:	add	x11, x29, #0x20
  404ae8:	add	x9, x9, #0x80
  404aec:	add	x10, x10, #0x38
  404af0:	stp	x9, x8, [x29, #-16]
  404af4:	stp	x11, x10, [x29, #-32]
  404af8:	stp	x1, x2, [x29, #-120]
  404afc:	stp	x3, x4, [x29, #-104]
  404b00:	stp	x5, x6, [x29, #-88]
  404b04:	stur	x7, [x29, #-72]
  404b08:	stp	q0, q1, [sp]
  404b0c:	ldp	q0, q1, [x29, #-32]
  404b10:	sub	x1, x29, #0x40
  404b14:	str	x28, [sp, #272]
  404b18:	stp	q2, q3, [sp, #32]
  404b1c:	stp	q4, q5, [sp, #64]
  404b20:	stp	q6, q7, [sp, #96]
  404b24:	stp	q0, q1, [x29, #-64]
  404b28:	bl	404a48 <ferror@plt+0x2858>
  404b2c:	mov	w0, #0x1                   	// #1
  404b30:	bl	402080 <xexit@plt>
  404b34:	sub	sp, sp, #0x120
  404b38:	stp	x29, x30, [sp, #256]
  404b3c:	add	x29, sp, #0x100
  404b40:	mov	x8, #0xffffffffffffffc8    	// #-56
  404b44:	mov	x9, sp
  404b48:	sub	x10, x29, #0x78
  404b4c:	movk	x8, #0xff80, lsl #32
  404b50:	add	x11, x29, #0x20
  404b54:	add	x9, x9, #0x80
  404b58:	add	x10, x10, #0x38
  404b5c:	stp	x9, x8, [x29, #-16]
  404b60:	stp	x11, x10, [x29, #-32]
  404b64:	stp	x1, x2, [x29, #-120]
  404b68:	stp	x3, x4, [x29, #-104]
  404b6c:	stp	x5, x6, [x29, #-88]
  404b70:	stur	x7, [x29, #-72]
  404b74:	stp	q0, q1, [sp]
  404b78:	ldp	q0, q1, [x29, #-32]
  404b7c:	sub	x1, x29, #0x40
  404b80:	str	x28, [sp, #272]
  404b84:	stp	q2, q3, [sp, #32]
  404b88:	stp	q4, q5, [sp, #64]
  404b8c:	stp	q6, q7, [sp, #96]
  404b90:	stp	q0, q1, [x29, #-64]
  404b94:	bl	404a48 <ferror@plt+0x2858>
  404b98:	ldr	x28, [sp, #272]
  404b9c:	ldp	x29, x30, [sp, #256]
  404ba0:	add	sp, sp, #0x120
  404ba4:	ret
  404ba8:	stp	x29, x30, [sp, #-32]!
  404bac:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404bb0:	add	x0, x0, #0xcb
  404bb4:	str	x19, [sp, #16]
  404bb8:	mov	x29, sp
  404bbc:	bl	401d40 <bfd_set_default_target@plt>
  404bc0:	cbz	w0, 404bd0 <ferror@plt+0x29e0>
  404bc4:	ldr	x19, [sp, #16]
  404bc8:	ldp	x29, x30, [sp], #32
  404bcc:	ret
  404bd0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404bd4:	add	x1, x1, #0xe5
  404bd8:	mov	w2, #0x5                   	// #5
  404bdc:	mov	x0, xzr
  404be0:	bl	4020e0 <dcgettext@plt>
  404be4:	mov	x19, x0
  404be8:	bl	401e70 <bfd_get_error@plt>
  404bec:	bl	4020c0 <bfd_errmsg@plt>
  404bf0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404bf4:	mov	x2, x0
  404bf8:	add	x1, x1, #0xcb
  404bfc:	mov	x0, x19
  404c00:	bl	404ac8 <ferror@plt+0x28d8>
  404c04:	stp	x29, x30, [sp, #-48]!
  404c08:	stp	x20, x19, [sp, #32]
  404c0c:	adrp	x8, 418000 <ferror@plt+0x15e10>
  404c10:	ldr	x8, [x8, #1880]
  404c14:	mov	x19, x0
  404c18:	str	x21, [sp, #16]
  404c1c:	mov	x29, sp
  404c20:	mov	x0, x8
  404c24:	bl	402040 <fflush@plt>
  404c28:	adrp	x21, 418000 <ferror@plt+0x15e10>
  404c2c:	ldr	x20, [x21, #1856]
  404c30:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404c34:	add	x1, x1, #0x10e
  404c38:	mov	w2, #0x5                   	// #5
  404c3c:	mov	x0, xzr
  404c40:	bl	4020e0 <dcgettext@plt>
  404c44:	adrp	x8, 418000 <ferror@plt+0x15e10>
  404c48:	ldr	x2, [x8, #3248]
  404c4c:	mov	x1, x0
  404c50:	mov	x0, x20
  404c54:	bl	4021c0 <fprintf@plt>
  404c58:	ldr	x2, [x19]
  404c5c:	ldr	x1, [x21, #1856]
  404c60:	cbz	x2, 404c88 <ferror@plt+0x2a98>
  404c64:	add	x20, x19, #0x8
  404c68:	adrp	x19, 407000 <ferror@plt+0x4e10>
  404c6c:	add	x19, x19, #0x10a
  404c70:	mov	x0, x1
  404c74:	mov	x1, x19
  404c78:	bl	4021c0 <fprintf@plt>
  404c7c:	ldr	x2, [x20], #8
  404c80:	ldr	x1, [x21, #1856]
  404c84:	cbnz	x2, 404c70 <ferror@plt+0x2a80>
  404c88:	ldp	x20, x19, [sp, #32]
  404c8c:	ldr	x21, [sp, #16]
  404c90:	mov	w0, #0xa                   	// #10
  404c94:	ldp	x29, x30, [sp], #48
  404c98:	b	401d90 <fputc@plt>
  404c9c:	stp	x29, x30, [sp, #-48]!
  404ca0:	stp	x20, x19, [sp, #32]
  404ca4:	mov	x19, x1
  404ca8:	stp	x22, x21, [sp, #16]
  404cac:	mov	x29, sp
  404cb0:	cbz	x0, 404ce0 <ferror@plt+0x2af0>
  404cb4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404cb8:	mov	x20, x0
  404cbc:	add	x1, x1, #0x137
  404cc0:	mov	w2, #0x5                   	// #5
  404cc4:	mov	x0, xzr
  404cc8:	bl	4020e0 <dcgettext@plt>
  404ccc:	mov	x1, x0
  404cd0:	mov	x0, x19
  404cd4:	mov	x2, x20
  404cd8:	bl	4021c0 <fprintf@plt>
  404cdc:	b	404cfc <ferror@plt+0x2b0c>
  404ce0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404ce4:	add	x1, x1, #0x124
  404ce8:	mov	w2, #0x5                   	// #5
  404cec:	bl	4020e0 <dcgettext@plt>
  404cf0:	mov	x1, x0
  404cf4:	mov	x0, x19
  404cf8:	bl	4021c0 <fprintf@plt>
  404cfc:	bl	401e50 <bfd_target_list@plt>
  404d00:	ldr	x2, [x0]
  404d04:	mov	x20, x0
  404d08:	cbz	x2, 404d2c <ferror@plt+0x2b3c>
  404d0c:	adrp	x21, 407000 <ferror@plt+0x4e10>
  404d10:	add	x22, x20, #0x8
  404d14:	add	x21, x21, #0x10a
  404d18:	mov	x0, x19
  404d1c:	mov	x1, x21
  404d20:	bl	4021c0 <fprintf@plt>
  404d24:	ldr	x2, [x22], #8
  404d28:	cbnz	x2, 404d18 <ferror@plt+0x2b28>
  404d2c:	mov	w0, #0xa                   	// #10
  404d30:	mov	x1, x19
  404d34:	bl	401d90 <fputc@plt>
  404d38:	mov	x0, x20
  404d3c:	ldp	x20, x19, [sp, #32]
  404d40:	ldp	x22, x21, [sp, #16]
  404d44:	ldp	x29, x30, [sp], #48
  404d48:	b	401ff0 <free@plt>
  404d4c:	stp	x29, x30, [sp, #-48]!
  404d50:	stp	x20, x19, [sp, #32]
  404d54:	mov	x19, x1
  404d58:	stp	x22, x21, [sp, #16]
  404d5c:	mov	x29, sp
  404d60:	cbz	x0, 404d90 <ferror@plt+0x2ba0>
  404d64:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404d68:	mov	x20, x0
  404d6c:	add	x1, x1, #0x167
  404d70:	mov	w2, #0x5                   	// #5
  404d74:	mov	x0, xzr
  404d78:	bl	4020e0 <dcgettext@plt>
  404d7c:	mov	x1, x0
  404d80:	mov	x0, x19
  404d84:	mov	x2, x20
  404d88:	bl	4021c0 <fprintf@plt>
  404d8c:	b	404dac <ferror@plt+0x2bbc>
  404d90:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404d94:	add	x1, x1, #0x14e
  404d98:	mov	w2, #0x5                   	// #5
  404d9c:	bl	4020e0 <dcgettext@plt>
  404da0:	mov	x1, x0
  404da4:	mov	x0, x19
  404da8:	bl	4021c0 <fprintf@plt>
  404dac:	bl	401d30 <bfd_arch_list@plt>
  404db0:	ldr	x2, [x0]
  404db4:	mov	x20, x0
  404db8:	cbz	x2, 404ddc <ferror@plt+0x2bec>
  404dbc:	adrp	x21, 407000 <ferror@plt+0x4e10>
  404dc0:	add	x22, x20, #0x8
  404dc4:	add	x21, x21, #0x10a
  404dc8:	mov	x0, x19
  404dcc:	mov	x1, x21
  404dd0:	bl	4021c0 <fprintf@plt>
  404dd4:	ldr	x2, [x22], #8
  404dd8:	cbnz	x2, 404dc8 <ferror@plt+0x2bd8>
  404ddc:	mov	w0, #0xa                   	// #10
  404de0:	mov	x1, x19
  404de4:	bl	401d90 <fputc@plt>
  404de8:	mov	x0, x20
  404dec:	ldp	x20, x19, [sp, #32]
  404df0:	ldp	x22, x21, [sp, #16]
  404df4:	ldp	x29, x30, [sp], #48
  404df8:	b	401ff0 <free@plt>
  404dfc:	sub	sp, sp, #0x90
  404e00:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404e04:	add	x1, x1, #0x184
  404e08:	mov	w2, #0x5                   	// #5
  404e0c:	mov	x0, xzr
  404e10:	stp	x29, x30, [sp, #48]
  404e14:	stp	x28, x27, [sp, #64]
  404e18:	stp	x26, x25, [sp, #80]
  404e1c:	stp	x24, x23, [sp, #96]
  404e20:	stp	x22, x21, [sp, #112]
  404e24:	stp	x20, x19, [sp, #128]
  404e28:	add	x29, sp, #0x30
  404e2c:	bl	4020e0 <dcgettext@plt>
  404e30:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404e34:	add	x1, x1, #0x1a0
  404e38:	bl	402140 <printf@plt>
  404e3c:	mov	x0, xzr
  404e40:	bl	406060 <ferror@plt+0x3e70>
  404e44:	stp	x0, xzr, [sp, #16]
  404e48:	adrp	x0, 405000 <ferror@plt+0x2e10>
  404e4c:	add	x0, x0, #0x43c
  404e50:	add	x1, sp, #0x10
  404e54:	stp	xzr, xzr, [sp, #32]
  404e58:	bl	401fe0 <bfd_iterate_over_targets@plt>
  404e5c:	ldr	x0, [sp, #16]
  404e60:	bl	4021b0 <unlink@plt>
  404e64:	ldr	x0, [sp, #16]
  404e68:	bl	401ff0 <free@plt>
  404e6c:	ldr	w8, [sp, #24]
  404e70:	cbnz	w8, 405048 <ferror@plt+0x2e58>
  404e74:	mov	w19, wzr
  404e78:	mov	w20, #0x2                   	// #2
  404e7c:	mov	w0, w20
  404e80:	mov	x1, xzr
  404e84:	bl	401fd0 <bfd_printable_arch_mach@plt>
  404e88:	bl	401ce0 <strlen@plt>
  404e8c:	cmp	w19, w0
  404e90:	add	w20, w20, #0x1
  404e94:	csel	w19, w0, w19, lt  // lt = tstop
  404e98:	cmp	w20, #0x59
  404e9c:	b.ne	404e7c <ferror@plt+0x2c8c>  // b.any
  404ea0:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404ea4:	add	x0, x0, #0x367
  404ea8:	bl	402180 <getenv@plt>
  404eac:	cbz	x0, 404eb8 <ferror@plt+0x2cc8>
  404eb0:	bl	401e00 <atoi@plt>
  404eb4:	cbnz	w0, 404ebc <ferror@plt+0x2ccc>
  404eb8:	mov	w0, #0x50                  	// #80
  404ebc:	ldr	w8, [sp, #28]
  404ec0:	cmp	w8, #0x1
  404ec4:	b.lt	405048 <ferror@plt+0x2e58>  // b.tstop
  404ec8:	mvn	w9, w19
  404ecc:	add	w10, w19, #0x1
  404ed0:	adrp	x23, 407000 <ferror@plt+0x4e10>
  404ed4:	add	w9, w0, w9
  404ed8:	mov	w28, wzr
  404edc:	mov	w21, #0x60                  	// #96
  404ee0:	add	x23, x23, #0x374
  404ee4:	adrp	x22, 418000 <ferror@plt+0x15e10>
  404ee8:	stp	w9, w10, [sp, #8]
  404eec:	ldr	x9, [sp, #40]
  404ef0:	ldr	w26, [sp, #8]
  404ef4:	sxtw	x24, w28
  404ef8:	sxtw	x20, w8
  404efc:	smaddl	x25, w28, w21, x9
  404f00:	mov	x28, x24
  404f04:	ldr	x0, [x25]
  404f08:	bl	401ce0 <strlen@plt>
  404f0c:	mvn	w8, w0
  404f10:	adds	w26, w26, w8
  404f14:	b.mi	404f28 <ferror@plt+0x2d38>  // b.first
  404f18:	add	x28, x28, #0x1
  404f1c:	cmp	x28, x20
  404f20:	add	x25, x25, #0x60
  404f24:	b.lt	404f04 <ferror@plt+0x2d14>  // b.tstop
  404f28:	ldr	w1, [sp, #12]
  404f2c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404f30:	adrp	x2, 406000 <ferror@plt+0x3e10>
  404f34:	add	x0, x0, #0x36f
  404f38:	add	x2, x2, #0x5ad
  404f3c:	bl	402140 <printf@plt>
  404f40:	adrp	x26, 407000 <ferror@plt+0x4e10>
  404f44:	cmp	w24, w28
  404f48:	add	x26, x26, #0x1e3
  404f4c:	b.eq	404f78 <ferror@plt+0x2d88>  // b.none
  404f50:	add	x8, x24, x24, lsl #1
  404f54:	lsl	x20, x8, #5
  404f58:	sub	w25, w28, w24
  404f5c:	ldr	x8, [sp, #40]
  404f60:	mov	x0, x26
  404f64:	ldr	x1, [x8, x20]
  404f68:	bl	402140 <printf@plt>
  404f6c:	subs	w25, w25, #0x1
  404f70:	add	x20, x20, #0x60
  404f74:	b.ne	404f5c <ferror@plt+0x2d6c>  // b.any
  404f78:	mov	w0, #0xa                   	// #10
  404f7c:	bl	402190 <putchar@plt>
  404f80:	mov	w26, #0x2                   	// #2
  404f84:	mov	w0, w26
  404f88:	mov	x1, xzr
  404f8c:	bl	401fd0 <bfd_printable_arch_mach@plt>
  404f90:	mov	x1, x23
  404f94:	bl	401fc0 <strcmp@plt>
  404f98:	cbz	w0, 404fcc <ferror@plt+0x2ddc>
  404f9c:	mov	w0, w26
  404fa0:	mov	x1, xzr
  404fa4:	bl	401fd0 <bfd_printable_arch_mach@plt>
  404fa8:	mov	x2, x0
  404fac:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404fb0:	add	x0, x0, #0x37d
  404fb4:	mov	w1, w19
  404fb8:	bl	402140 <printf@plt>
  404fbc:	cmp	w24, w28
  404fc0:	b.ne	404fdc <ferror@plt+0x2dec>  // b.any
  404fc4:	mov	w0, #0xa                   	// #10
  404fc8:	bl	402190 <putchar@plt>
  404fcc:	add	x26, x26, #0x1
  404fd0:	cmp	x26, #0x59
  404fd4:	b.ne	404f84 <ferror@plt+0x2d94>  // b.any
  404fd8:	b	40503c <ferror@plt+0x2e4c>
  404fdc:	sub	x25, x26, #0x2
  404fe0:	mov	x20, x24
  404fe4:	ldr	x8, [sp, #40]
  404fe8:	madd	x8, x20, x21, x8
  404fec:	add	x9, x8, x25
  404ff0:	ldrb	w9, [x9, #8]
  404ff4:	ldr	x0, [x8]
  404ff8:	cbz	w9, 405008 <ferror@plt+0x2e18>
  404ffc:	ldr	x1, [x22, #1880]
  405000:	bl	401cf0 <fputs@plt>
  405004:	b	405024 <ferror@plt+0x2e34>
  405008:	bl	401ce0 <strlen@plt>
  40500c:	mov	x27, x0
  405010:	cbz	w27, 405024 <ferror@plt+0x2e34>
  405014:	mov	w0, #0x2d                  	// #45
  405018:	sub	w27, w27, #0x1
  40501c:	bl	402190 <putchar@plt>
  405020:	cbnz	w27, 405014 <ferror@plt+0x2e24>
  405024:	add	x20, x20, #0x1
  405028:	cmp	w28, w20
  40502c:	b.eq	404fc4 <ferror@plt+0x2dd4>  // b.none
  405030:	mov	w0, #0x20                  	// #32
  405034:	bl	402190 <putchar@plt>
  405038:	b	404fe4 <ferror@plt+0x2df4>
  40503c:	ldr	w8, [sp, #28]
  405040:	cmp	w28, w8
  405044:	b.lt	404eec <ferror@plt+0x2cfc>  // b.tstop
  405048:	ldr	w0, [sp, #24]
  40504c:	ldp	x20, x19, [sp, #128]
  405050:	ldp	x22, x21, [sp, #112]
  405054:	ldp	x24, x23, [sp, #96]
  405058:	ldp	x26, x25, [sp, #80]
  40505c:	ldp	x28, x27, [sp, #64]
  405060:	ldp	x29, x30, [sp, #48]
  405064:	add	sp, sp, #0x90
  405068:	ret
  40506c:	sub	sp, sp, #0xf0
  405070:	stp	x22, x21, [sp, #208]
  405074:	stp	x20, x19, [sp, #224]
  405078:	mov	w21, w3
  40507c:	mov	x20, x1
  405080:	mov	x19, x0
  405084:	stp	x29, x30, [sp, #192]
  405088:	add	x29, sp, #0xc0
  40508c:	cbz	w2, 405128 <ferror@plt+0x2f38>
  405090:	ldr	x8, [x20, #8]
  405094:	add	x1, sp, #0x40
  405098:	mov	x0, x20
  40509c:	ldr	x8, [x8, #480]
  4050a0:	blr	x8
  4050a4:	cbnz	w0, 405128 <ferror@plt+0x2f38>
  4050a8:	ldr	x8, [sp, #152]
  4050ac:	mov	x0, sp
  4050b0:	str	x8, [sp]
  4050b4:	bl	401dc0 <ctime@plt>
  4050b8:	cbz	x0, 4050d8 <ferror@plt+0x2ee8>
  4050bc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4050c0:	add	x2, x0, #0x4
  4050c4:	add	x3, x0, #0x14
  4050c8:	add	x1, x1, #0x1c8
  4050cc:	add	x0, sp, #0xc
  4050d0:	bl	401d70 <sprintf@plt>
  4050d4:	b	4050f4 <ferror@plt+0x2f04>
  4050d8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4050dc:	add	x1, x1, #0x1b4
  4050e0:	mov	w2, #0x5                   	// #5
  4050e4:	bl	4020e0 <dcgettext@plt>
  4050e8:	mov	x1, x0
  4050ec:	add	x0, sp, #0xc
  4050f0:	bl	401d70 <sprintf@plt>
  4050f4:	ldr	w0, [sp, #80]
  4050f8:	add	x1, sp, #0x34
  4050fc:	add	x22, sp, #0x34
  405100:	bl	405688 <ferror@plt+0x3498>
  405104:	ldr	x5, [sp, #112]
  405108:	ldp	w3, w4, [sp, #88]
  40510c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405110:	orr	x2, x22, #0x1
  405114:	add	x1, x1, #0x1d3
  405118:	add	x6, sp, #0xc
  40511c:	mov	x0, x19
  405120:	strb	wzr, [sp, #62]
  405124:	bl	4021c0 <fprintf@plt>
  405128:	ldr	x0, [x20]
  40512c:	mov	x1, x19
  405130:	bl	401cf0 <fputs@plt>
  405134:	cbz	w21, 405158 <ferror@plt+0x2f68>
  405138:	ldrb	w8, [x20, #76]
  40513c:	tbnz	w8, #7, 405178 <ferror@plt+0x2f88>
  405140:	ldr	x2, [x20, #88]
  405144:	cbz	x2, 405158 <ferror@plt+0x2f68>
  405148:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40514c:	add	x1, x1, #0x1e7
  405150:	mov	x0, x19
  405154:	bl	4021c0 <fprintf@plt>
  405158:	mov	w0, #0xa                   	// #10
  40515c:	mov	x1, x19
  405160:	bl	401d90 <fputc@plt>
  405164:	ldp	x20, x19, [sp, #224]
  405168:	ldp	x22, x21, [sp, #208]
  40516c:	ldp	x29, x30, [sp, #192]
  405170:	add	sp, sp, #0xf0
  405174:	ret
  405178:	ldr	x2, [x20, #96]
  40517c:	cbnz	x2, 405148 <ferror@plt+0x2f58>
  405180:	b	405158 <ferror@plt+0x2f68>
  405184:	stp	x29, x30, [sp, #-32]!
  405188:	str	x19, [sp, #16]
  40518c:	mov	x29, sp
  405190:	bl	4051c8 <ferror@plt+0x2fd8>
  405194:	mov	x19, x0
  405198:	bl	402070 <mkstemp@plt>
  40519c:	cmn	w0, #0x1
  4051a0:	b.eq	4051ac <ferror@plt+0x2fbc>  // b.none
  4051a4:	bl	401ef0 <close@plt>
  4051a8:	b	4051b8 <ferror@plt+0x2fc8>
  4051ac:	mov	x0, x19
  4051b0:	bl	401ff0 <free@plt>
  4051b4:	mov	x19, xzr
  4051b8:	mov	x0, x19
  4051bc:	ldr	x19, [sp, #16]
  4051c0:	ldp	x29, x30, [sp], #32
  4051c4:	ret
  4051c8:	stp	x29, x30, [sp, #-48]!
  4051cc:	mov	w1, #0x2f                  	// #47
  4051d0:	stp	x22, x21, [sp, #16]
  4051d4:	stp	x20, x19, [sp, #32]
  4051d8:	mov	x29, sp
  4051dc:	mov	x20, x0
  4051e0:	mov	w22, #0x2f                  	// #47
  4051e4:	bl	401f00 <strrchr@plt>
  4051e8:	cbz	x0, 405214 <ferror@plt+0x3024>
  4051ec:	sub	x21, x0, x20
  4051f0:	add	x0, x21, #0xb
  4051f4:	bl	401e90 <xmalloc@plt>
  4051f8:	mov	x1, x20
  4051fc:	mov	x2, x21
  405200:	mov	x19, x0
  405204:	bl	401ca0 <memcpy@plt>
  405208:	add	x8, x21, #0x1
  40520c:	strb	w22, [x19, x21]
  405210:	b	405224 <ferror@plt+0x3034>
  405214:	mov	w0, #0x9                   	// #9
  405218:	bl	401e90 <xmalloc@plt>
  40521c:	mov	x19, x0
  405220:	mov	x8, xzr
  405224:	adrp	x9, 407000 <ferror@plt+0x4e10>
  405228:	add	x9, x9, #0x382
  40522c:	ldr	x9, [x9]
  405230:	add	x8, x19, x8
  405234:	mov	x0, x19
  405238:	ldp	x20, x19, [sp, #32]
  40523c:	ldp	x22, x21, [sp, #16]
  405240:	str	x9, [x8]
  405244:	strb	wzr, [x8, #8]
  405248:	ldp	x29, x30, [sp], #48
  40524c:	ret
  405250:	stp	x29, x30, [sp, #-16]!
  405254:	mov	x29, sp
  405258:	bl	4051c8 <ferror@plt+0x2fd8>
  40525c:	ldp	x29, x30, [sp], #16
  405260:	b	401f30 <mkdtemp@plt>
  405264:	sub	sp, sp, #0x30
  405268:	stp	x20, x19, [sp, #32]
  40526c:	mov	x20, x1
  405270:	add	x1, sp, #0x8
  405274:	mov	w2, wzr
  405278:	stp	x29, x30, [sp, #16]
  40527c:	add	x29, sp, #0x10
  405280:	mov	x19, x0
  405284:	bl	401d00 <bfd_scan_vma@plt>
  405288:	ldr	x8, [sp, #8]
  40528c:	ldrb	w8, [x8]
  405290:	cbnz	w8, 4052a4 <ferror@plt+0x30b4>
  405294:	ldp	x20, x19, [sp, #32]
  405298:	ldp	x29, x30, [sp, #16]
  40529c:	add	sp, sp, #0x30
  4052a0:	ret
  4052a4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4052a8:	add	x1, x1, #0x1ee
  4052ac:	mov	w2, #0x5                   	// #5
  4052b0:	mov	x0, xzr
  4052b4:	bl	4020e0 <dcgettext@plt>
  4052b8:	mov	x1, x20
  4052bc:	mov	x2, x19
  4052c0:	bl	404ac8 <ferror@plt+0x28d8>
  4052c4:	sub	sp, sp, #0xa0
  4052c8:	stp	x29, x30, [sp, #128]
  4052cc:	stp	x20, x19, [sp, #144]
  4052d0:	add	x29, sp, #0x80
  4052d4:	cbz	x0, 405394 <ferror@plt+0x31a4>
  4052d8:	mov	x1, sp
  4052dc:	mov	x19, x0
  4052e0:	bl	4060f8 <ferror@plt+0x3f08>
  4052e4:	tbnz	w0, #31, 40530c <ferror@plt+0x311c>
  4052e8:	ldr	w8, [sp, #16]
  4052ec:	and	w8, w8, #0xf000
  4052f0:	cmp	w8, #0x8, lsl #12
  4052f4:	b.eq	405328 <ferror@plt+0x3138>  // b.none
  4052f8:	cmp	w8, #0x4, lsl #12
  4052fc:	b.ne	40533c <ferror@plt+0x314c>  // b.any
  405300:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405304:	add	x1, x1, #0x240
  405308:	b	405344 <ferror@plt+0x3154>
  40530c:	bl	402170 <__errno_location@plt>
  405310:	ldr	w8, [x0]
  405314:	cmp	w8, #0x2
  405318:	b.ne	40535c <ferror@plt+0x316c>  // b.any
  40531c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405320:	add	x1, x1, #0x201
  405324:	b	405344 <ferror@plt+0x3154>
  405328:	ldr	x0, [sp, #48]
  40532c:	tbz	x0, #63, 405398 <ferror@plt+0x31a8>
  405330:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405334:	add	x1, x1, #0x283
  405338:	b	405344 <ferror@plt+0x3154>
  40533c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405340:	add	x1, x1, #0x25d
  405344:	mov	w2, #0x5                   	// #5
  405348:	mov	x0, xzr
  40534c:	bl	4020e0 <dcgettext@plt>
  405350:	mov	x1, x19
  405354:	bl	404b34 <ferror@plt+0x2944>
  405358:	b	405394 <ferror@plt+0x31a4>
  40535c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405360:	mov	x20, x0
  405364:	add	x1, x1, #0x214
  405368:	mov	w2, #0x5                   	// #5
  40536c:	mov	x0, xzr
  405370:	bl	4020e0 <dcgettext@plt>
  405374:	ldr	w8, [x20]
  405378:	mov	x20, x0
  40537c:	mov	w0, w8
  405380:	bl	401ee0 <strerror@plt>
  405384:	mov	x2, x0
  405388:	mov	x0, x20
  40538c:	mov	x1, x19
  405390:	bl	404b34 <ferror@plt+0x2944>
  405394:	mov	x0, #0xffffffffffffffff    	// #-1
  405398:	ldp	x20, x19, [sp, #144]
  40539c:	ldp	x29, x30, [sp, #128]
  4053a0:	add	sp, sp, #0xa0
  4053a4:	ret
  4053a8:	ldrb	w9, [x0]
  4053ac:	cmp	w9, #0x2f
  4053b0:	b.ne	4053bc <ferror@plt+0x31cc>  // b.any
  4053b4:	mov	w8, wzr
  4053b8:	b	405434 <ferror@plt+0x3244>
  4053bc:	and	w8, w9, #0xff
  4053c0:	cmp	w8, #0x2e
  4053c4:	b.eq	4053d0 <ferror@plt+0x31e0>  // b.none
  4053c8:	cbnz	w8, 4053fc <ferror@plt+0x320c>
  4053cc:	b	405430 <ferror@plt+0x3240>
  4053d0:	mov	x8, x0
  4053d4:	ldrb	w9, [x8, #1]!
  4053d8:	cmp	w9, #0x2e
  4053dc:	b.ne	4053f8 <ferror@plt+0x3208>  // b.any
  4053e0:	ldrb	w9, [x0, #2]!
  4053e4:	mov	w8, wzr
  4053e8:	cbz	w9, 405434 <ferror@plt+0x3244>
  4053ec:	cmp	w9, #0x2f
  4053f0:	b.ne	4053fc <ferror@plt+0x320c>  // b.any
  4053f4:	b	405434 <ferror@plt+0x3244>
  4053f8:	mov	x0, x8
  4053fc:	mov	x8, x0
  405400:	sub	x0, x0, #0x1
  405404:	and	w9, w9, #0xff
  405408:	cmp	w9, #0x2f
  40540c:	b.eq	405420 <ferror@plt+0x3230>  // b.none
  405410:	cbz	w9, 405420 <ferror@plt+0x3230>
  405414:	ldrb	w9, [x8, #1]!
  405418:	add	x0, x0, #0x1
  40541c:	b	405404 <ferror@plt+0x3214>
  405420:	ldrb	w9, [x0, #1]!
  405424:	cmp	w9, #0x2f
  405428:	b.eq	405420 <ferror@plt+0x3230>  // b.none
  40542c:	b	4053bc <ferror@plt+0x31cc>
  405430:	mov	w8, #0x1                   	// #1
  405434:	mov	w0, w8
  405438:	ret
  40543c:	stp	x29, x30, [sp, #-80]!
  405440:	stp	x24, x23, [sp, #32]
  405444:	stp	x22, x21, [sp, #48]
  405448:	stp	x20, x19, [sp, #64]
  40544c:	ldrsw	x8, [x1, #12]
  405450:	ldr	x11, [x1, #16]
  405454:	mov	x19, x1
  405458:	mov	x20, x0
  40545c:	add	x9, x8, #0x1
  405460:	add	x10, x9, x9, lsl #1
  405464:	cmp	x11, x10, lsl #5
  405468:	str	x25, [sp, #16]
  40546c:	mov	x29, sp
  405470:	str	w9, [x1, #12]
  405474:	b.cs	4054b4 <ferror@plt+0x32c4>  // b.hs, b.nlast
  405478:	ldr	x0, [x19, #24]
  40547c:	lsl	x9, x10, #6
  405480:	cmp	w8, #0x3f
  405484:	mov	w8, #0x3000                	// #12288
  405488:	csel	x21, x8, x9, lt  // lt = tstop
  40548c:	mov	x1, x21
  405490:	bl	401e20 <xrealloc@plt>
  405494:	ldr	x8, [x19, #16]
  405498:	str	x0, [x19, #24]
  40549c:	mov	w1, wzr
  4054a0:	add	x0, x0, x8
  4054a4:	sub	x2, x21, x8
  4054a8:	bl	401e80 <memset@plt>
  4054ac:	ldr	w9, [x19, #12]
  4054b0:	str	x21, [x19, #16]
  4054b4:	ldr	x8, [x20]
  4054b8:	ldr	x10, [x19, #24]
  4054bc:	sub	w9, w9, #0x1
  4054c0:	mov	w11, #0x60                  	// #96
  4054c4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4054c8:	smull	x9, w9, w11
  4054cc:	add	x1, x1, #0x31b
  4054d0:	mov	w2, #0x5                   	// #5
  4054d4:	mov	x0, xzr
  4054d8:	str	x8, [x10, x9]
  4054dc:	bl	4020e0 <dcgettext@plt>
  4054e0:	ldr	w8, [x20, #16]
  4054e4:	ldr	x21, [x20]
  4054e8:	mov	x22, x0
  4054ec:	mov	w0, w8
  4054f0:	bl	4055fc <ferror@plt+0x340c>
  4054f4:	ldr	w8, [x20, #12]
  4054f8:	mov	x23, x0
  4054fc:	mov	w0, w8
  405500:	bl	4055fc <ferror@plt+0x340c>
  405504:	mov	x3, x0
  405508:	mov	x0, x22
  40550c:	mov	x1, x21
  405510:	mov	x2, x23
  405514:	bl	402140 <printf@plt>
  405518:	ldr	x0, [x19]
  40551c:	ldr	x1, [x20]
  405520:	bl	402000 <bfd_openw@plt>
  405524:	cbz	x0, 4055a8 <ferror@plt+0x33b8>
  405528:	mov	w1, #0x1                   	// #1
  40552c:	mov	x21, x0
  405530:	mov	w23, #0x1                   	// #1
  405534:	bl	401f20 <bfd_set_format@plt>
  405538:	cbz	w0, 4055bc <ferror@plt+0x33cc>
  40553c:	adrp	x20, 407000 <ferror@plt+0x4e10>
  405540:	mov	w24, #0x8                   	// #8
  405544:	add	x20, x20, #0x335
  405548:	mov	w25, #0x60                  	// #96
  40554c:	ldr	x8, [x21, #8]
  405550:	sub	x22, x24, #0x6
  405554:	mov	x0, x21
  405558:	mov	w1, w22
  40555c:	ldr	x8, [x8, #656]
  405560:	mov	x2, xzr
  405564:	blr	x8
  405568:	cbz	w0, 405598 <ferror@plt+0x33a8>
  40556c:	mov	w0, w22
  405570:	mov	x1, xzr
  405574:	bl	401fd0 <bfd_printable_arch_mach@plt>
  405578:	mov	x1, x0
  40557c:	mov	x0, x20
  405580:	bl	402140 <printf@plt>
  405584:	ldr	x8, [x19, #24]
  405588:	ldrsw	x9, [x19, #12]
  40558c:	madd	x8, x9, x25, x8
  405590:	add	x8, x8, x24
  405594:	sturb	w23, [x8, #-96]
  405598:	add	x24, x24, #0x1
  40559c:	cmp	x24, #0x5f
  4055a0:	b.ne	40554c <ferror@plt+0x335c>  // b.any
  4055a4:	b	4055d8 <ferror@plt+0x33e8>
  4055a8:	ldr	x0, [x19]
  4055ac:	bl	404754 <ferror@plt+0x2564>
  4055b0:	mov	w0, #0x1                   	// #1
  4055b4:	str	w0, [x19, #8]
  4055b8:	b	4055e4 <ferror@plt+0x33f4>
  4055bc:	bl	401e70 <bfd_get_error@plt>
  4055c0:	cmp	w0, #0x5
  4055c4:	b.eq	4055d8 <ferror@plt+0x33e8>  // b.none
  4055c8:	ldr	x0, [x20]
  4055cc:	bl	404754 <ferror@plt+0x2564>
  4055d0:	mov	w8, #0x1                   	// #1
  4055d4:	str	w8, [x19, #8]
  4055d8:	mov	x0, x21
  4055dc:	bl	401f70 <bfd_close_all_done@plt>
  4055e0:	ldr	w0, [x19, #8]
  4055e4:	ldp	x20, x19, [sp, #64]
  4055e8:	ldp	x22, x21, [sp, #48]
  4055ec:	ldp	x24, x23, [sp, #32]
  4055f0:	ldr	x25, [sp, #16]
  4055f4:	ldp	x29, x30, [sp], #80
  4055f8:	ret
  4055fc:	adrp	x8, 407000 <ferror@plt+0x4e10>
  405600:	adrp	x9, 407000 <ferror@plt+0x4e10>
  405604:	add	x8, x8, #0x354
  405608:	add	x9, x9, #0x346
  40560c:	cmp	w0, #0x1
  405610:	adrp	x10, 407000 <ferror@plt+0x4e10>
  405614:	add	x10, x10, #0x33b
  405618:	csel	x8, x9, x8, eq  // eq = none
  40561c:	cmp	w0, #0x0
  405620:	csel	x1, x10, x8, eq  // eq = none
  405624:	mov	w2, #0x5                   	// #5
  405628:	mov	x0, xzr
  40562c:	b	4020e0 <dcgettext@plt>
  405630:	stp	x29, x30, [sp, #-16]!
  405634:	mov	x1, x0
  405638:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40563c:	adrp	x2, 407000 <ferror@plt+0x4e10>
  405640:	add	x0, x0, #0x38b
  405644:	add	x2, x2, #0x1a0
  405648:	mov	x29, sp
  40564c:	bl	402140 <printf@plt>
  405650:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405654:	add	x1, x1, #0x396
  405658:	mov	w2, #0x5                   	// #5
  40565c:	mov	x0, xzr
  405660:	bl	4020e0 <dcgettext@plt>
  405664:	bl	402140 <printf@plt>
  405668:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40566c:	add	x1, x1, #0x3c9
  405670:	mov	w2, #0x5                   	// #5
  405674:	mov	x0, xzr
  405678:	bl	4020e0 <dcgettext@plt>
  40567c:	bl	402140 <printf@plt>
  405680:	mov	w0, wzr
  405684:	bl	401d10 <exit@plt>
  405688:	and	x8, x0, #0xf000
  40568c:	sub	x8, x8, #0x1, lsl #12
  405690:	lsr	x8, x8, #12
  405694:	cmp	x8, #0xb
  405698:	b.hi	4056c8 <ferror@plt+0x34d8>  // b.pmore
  40569c:	adrp	x9, 407000 <ferror@plt+0x4e10>
  4056a0:	add	x9, x9, #0x48d
  4056a4:	adr	x10, 4056b8 <ferror@plt+0x34c8>
  4056a8:	ldrb	w11, [x9, x8]
  4056ac:	add	x10, x10, x11, lsl #2
  4056b0:	mov	w8, #0x64                  	// #100
  4056b4:	br	x10
  4056b8:	mov	w8, #0x70                  	// #112
  4056bc:	b	4056e4 <ferror@plt+0x34f4>
  4056c0:	mov	w8, #0x63                  	// #99
  4056c4:	b	4056e4 <ferror@plt+0x34f4>
  4056c8:	mov	w8, #0x2d                  	// #45
  4056cc:	b	4056e4 <ferror@plt+0x34f4>
  4056d0:	mov	w8, #0x62                  	// #98
  4056d4:	b	4056e4 <ferror@plt+0x34f4>
  4056d8:	mov	w8, #0x6c                  	// #108
  4056dc:	b	4056e4 <ferror@plt+0x34f4>
  4056e0:	mov	w8, #0x73                  	// #115
  4056e4:	strb	w8, [x1]
  4056e8:	tst	x0, #0x100
  4056ec:	mov	w8, #0x72                  	// #114
  4056f0:	mov	w9, #0x2d                  	// #45
  4056f4:	mov	w10, #0x77                  	// #119
  4056f8:	csel	w12, w9, w8, eq  // eq = none
  4056fc:	tst	x0, #0x80
  405700:	mov	w11, #0x78                  	// #120
  405704:	strb	w12, [x1, #1]
  405708:	csel	w12, w9, w10, eq  // eq = none
  40570c:	tst	x0, #0x40
  405710:	strb	w12, [x1, #2]
  405714:	csel	w12, w9, w11, eq  // eq = none
  405718:	tst	x0, #0x20
  40571c:	strb	w12, [x1, #3]
  405720:	csel	w12, w9, w8, eq  // eq = none
  405724:	tst	x0, #0x10
  405728:	strb	w12, [x1, #4]
  40572c:	csel	w12, w9, w10, eq  // eq = none
  405730:	tst	x0, #0x8
  405734:	strb	w12, [x1, #5]
  405738:	csel	w12, w9, w11, eq  // eq = none
  40573c:	tst	x0, #0x4
  405740:	csel	w8, w9, w8, eq  // eq = none
  405744:	tst	x0, #0x2
  405748:	strb	w8, [x1, #7]
  40574c:	csel	w8, w9, w10, eq  // eq = none
  405750:	tst	x0, #0x1
  405754:	strb	w8, [x1, #8]
  405758:	csel	w8, w9, w11, eq  // eq = none
  40575c:	strb	w12, [x1, #6]
  405760:	strb	w8, [x1, #9]
  405764:	tbnz	w0, #11, 405774 <ferror@plt+0x3584>
  405768:	tbnz	w0, #10, 40578c <ferror@plt+0x359c>
  40576c:	tbnz	w0, #9, 4057a4 <ferror@plt+0x35b4>
  405770:	ret
  405774:	tst	x0, #0x40
  405778:	mov	w8, #0x73                  	// #115
  40577c:	mov	w9, #0x53                  	// #83
  405780:	csel	w8, w9, w8, eq  // eq = none
  405784:	strb	w8, [x1, #3]
  405788:	tbz	w0, #10, 40576c <ferror@plt+0x357c>
  40578c:	tst	x0, #0x8
  405790:	mov	w8, #0x73                  	// #115
  405794:	mov	w9, #0x53                  	// #83
  405798:	csel	w8, w9, w8, eq  // eq = none
  40579c:	strb	w8, [x1, #6]
  4057a0:	tbz	w0, #9, 405770 <ferror@plt+0x3580>
  4057a4:	tst	x0, #0x1
  4057a8:	mov	w8, #0x74                  	// #116
  4057ac:	mov	w9, #0x54                  	// #84
  4057b0:	csel	w8, w9, w8, eq  // eq = none
  4057b4:	strb	w8, [x1, #9]
  4057b8:	ret
  4057bc:	stp	x29, x30, [sp, #-48]!
  4057c0:	str	x21, [sp, #16]
  4057c4:	stp	x20, x19, [sp, #32]
  4057c8:	mov	x29, sp
  4057cc:	cbz	x0, 405828 <ferror@plt+0x3638>
  4057d0:	mov	x20, x0
  4057d4:	mov	x8, xzr
  4057d8:	ldr	x9, [x20, x8]
  4057dc:	add	x8, x8, #0x8
  4057e0:	cbnz	x9, 4057d8 <ferror@plt+0x35e8>
  4057e4:	and	x0, x8, #0x7fffffff8
  4057e8:	bl	401e90 <xmalloc@plt>
  4057ec:	ldr	x8, [x20]
  4057f0:	mov	x19, x0
  4057f4:	cbz	x8, 405820 <ferror@plt+0x3630>
  4057f8:	mov	x21, xzr
  4057fc:	add	x20, x20, #0x8
  405800:	mov	x0, x8
  405804:	bl	401eb0 <xstrdup@plt>
  405808:	str	x0, [x19, x21, lsl #3]
  40580c:	ldr	x8, [x20, x21, lsl #3]
  405810:	add	x9, x21, #0x1
  405814:	mov	x21, x9
  405818:	cbnz	x8, 405800 <ferror@plt+0x3610>
  40581c:	and	x8, x9, #0xffffffff
  405820:	str	xzr, [x19, x8, lsl #3]
  405824:	b	40582c <ferror@plt+0x363c>
  405828:	mov	x19, xzr
  40582c:	mov	x0, x19
  405830:	ldp	x20, x19, [sp, #32]
  405834:	ldr	x21, [sp, #16]
  405838:	ldp	x29, x30, [sp], #48
  40583c:	ret
  405840:	cbz	x0, 40587c <ferror@plt+0x368c>
  405844:	stp	x29, x30, [sp, #-32]!
  405848:	stp	x20, x19, [sp, #16]
  40584c:	mov	x19, x0
  405850:	ldr	x0, [x0]
  405854:	mov	x29, sp
  405858:	cbz	x0, 40586c <ferror@plt+0x367c>
  40585c:	add	x20, x19, #0x8
  405860:	bl	401ff0 <free@plt>
  405864:	ldr	x0, [x20], #8
  405868:	cbnz	x0, 405860 <ferror@plt+0x3670>
  40586c:	mov	x0, x19
  405870:	ldp	x20, x19, [sp, #16]
  405874:	ldp	x29, x30, [sp], #32
  405878:	b	401ff0 <free@plt>
  40587c:	ret
  405880:	stp	x29, x30, [sp, #-96]!
  405884:	str	x27, [sp, #16]
  405888:	stp	x26, x25, [sp, #32]
  40588c:	stp	x24, x23, [sp, #48]
  405890:	stp	x22, x21, [sp, #64]
  405894:	stp	x20, x19, [sp, #80]
  405898:	mov	x29, sp
  40589c:	cbz	x0, 405a34 <ferror@plt+0x3844>
  4058a0:	mov	x19, x0
  4058a4:	bl	401ce0 <strlen@plt>
  4058a8:	add	x0, x0, #0x1
  4058ac:	bl	401e90 <xmalloc@plt>
  4058b0:	adrp	x23, 417000 <ferror@plt+0x14e10>
  4058b4:	ldrb	w8, [x19]
  4058b8:	ldr	x23, [x23, #4056]
  4058bc:	mov	x20, x0
  4058c0:	mov	x22, xzr
  4058c4:	mov	w26, wzr
  4058c8:	mov	w25, wzr
  4058cc:	mov	w27, wzr
  4058d0:	mov	w24, wzr
  4058d4:	mov	x21, xzr
  4058d8:	and	x9, x8, #0xff
  4058dc:	ldrh	w9, [x23, x9, lsl #1]
  4058e0:	tbz	w9, #6, 4058f0 <ferror@plt+0x3700>
  4058e4:	ldrb	w8, [x19, #1]!
  4058e8:	ldrh	w9, [x23, x8, lsl #1]
  4058ec:	tbnz	w9, #6, 4058e4 <ferror@plt+0x36f4>
  4058f0:	subs	w9, w24, #0x1
  4058f4:	b.cc	405904 <ferror@plt+0x3714>  // b.lo, b.ul, b.last
  4058f8:	sxtw	x9, w9
  4058fc:	cmp	x22, x9
  405900:	b.lt	405938 <ferror@plt+0x3748>  // b.tstop
  405904:	cbz	x21, 405920 <ferror@plt+0x3730>
  405908:	lsl	w24, w24, #1
  40590c:	sbfiz	x1, x24, #3, #32
  405910:	mov	x0, x21
  405914:	bl	401e20 <xrealloc@plt>
  405918:	mov	x21, x0
  40591c:	b	405930 <ferror@plt+0x3740>
  405920:	mov	w0, #0x40                  	// #64
  405924:	bl	401e90 <xmalloc@plt>
  405928:	mov	x21, x0
  40592c:	mov	w24, #0x8                   	// #8
  405930:	str	xzr, [x21, x22, lsl #3]
  405934:	ldrb	w8, [x19]
  405938:	mov	x9, x20
  40593c:	tst	w8, #0xff
  405940:	b.eq	4059f8 <ferror@plt+0x3808>  // b.none
  405944:	orr	w10, w25, w26
  405948:	orr	w10, w10, w27
  40594c:	cbnz	w10, 40595c <ferror@plt+0x376c>
  405950:	and	x10, x8, #0xff
  405954:	ldrh	w10, [x23, x10, lsl #1]
  405958:	tbnz	w10, #6, 4059f8 <ferror@plt+0x3808>
  40595c:	cbnz	w27, 4059e8 <ferror@plt+0x37f8>
  405960:	and	w10, w8, #0xff
  405964:	cmp	w10, #0x5c
  405968:	b.ne	405974 <ferror@plt+0x3784>  // b.any
  40596c:	mov	w27, #0x1                   	// #1
  405970:	b	4059f0 <ferror@plt+0x3800>
  405974:	and	w10, w8, #0xff
  405978:	cbnz	w26, 4059a0 <ferror@plt+0x37b0>
  40597c:	cbnz	w25, 4059b0 <ferror@plt+0x37c0>
  405980:	cmp	w10, #0x27
  405984:	b.eq	4059c8 <ferror@plt+0x37d8>  // b.none
  405988:	cmp	w10, #0x22
  40598c:	b.ne	4059d8 <ferror@plt+0x37e8>  // b.any
  405990:	mov	w26, wzr
  405994:	mov	w27, wzr
  405998:	mov	w25, #0x1                   	// #1
  40599c:	b	4059f0 <ferror@plt+0x3800>
  4059a0:	cmp	w10, #0x27
  4059a4:	b.ne	4059e8 <ferror@plt+0x37f8>  // b.any
  4059a8:	mov	w26, wzr
  4059ac:	b	4059c0 <ferror@plt+0x37d0>
  4059b0:	cmp	w10, #0x22
  4059b4:	b.ne	4059e4 <ferror@plt+0x37f4>  // b.any
  4059b8:	mov	w26, wzr
  4059bc:	mov	w25, wzr
  4059c0:	mov	w27, wzr
  4059c4:	b	4059f0 <ferror@plt+0x3800>
  4059c8:	mov	w25, wzr
  4059cc:	mov	w27, wzr
  4059d0:	mov	w26, #0x1                   	// #1
  4059d4:	b	4059f0 <ferror@plt+0x3800>
  4059d8:	mov	w26, wzr
  4059dc:	mov	w25, wzr
  4059e0:	b	4059e8 <ferror@plt+0x37f8>
  4059e4:	mov	w26, wzr
  4059e8:	mov	w27, wzr
  4059ec:	strb	w8, [x9], #1
  4059f0:	ldrb	w8, [x19, #1]!
  4059f4:	cbnz	w8, 405944 <ferror@plt+0x3754>
  4059f8:	mov	x0, x20
  4059fc:	strb	wzr, [x9]
  405a00:	bl	401eb0 <xstrdup@plt>
  405a04:	str	x0, [x21, x22, lsl #3]
  405a08:	add	x22, x22, #0x1
  405a0c:	str	xzr, [x21, x22, lsl #3]
  405a10:	ldrb	w8, [x19]
  405a14:	ldrh	w9, [x23, x8, lsl #1]
  405a18:	tbz	w9, #6, 405a24 <ferror@plt+0x3834>
  405a1c:	ldrb	w8, [x19, #1]!
  405a20:	b	405a14 <ferror@plt+0x3824>
  405a24:	cbnz	w8, 4058d8 <ferror@plt+0x36e8>
  405a28:	mov	x0, x20
  405a2c:	bl	401ff0 <free@plt>
  405a30:	b	405a38 <ferror@plt+0x3848>
  405a34:	mov	x21, xzr
  405a38:	mov	x0, x21
  405a3c:	ldp	x20, x19, [sp, #80]
  405a40:	ldp	x22, x21, [sp, #64]
  405a44:	ldp	x24, x23, [sp, #48]
  405a48:	ldp	x26, x25, [sp, #32]
  405a4c:	ldr	x27, [sp, #16]
  405a50:	ldp	x29, x30, [sp], #96
  405a54:	ret
  405a58:	stp	x29, x30, [sp, #-80]!
  405a5c:	str	x25, [sp, #16]
  405a60:	stp	x24, x23, [sp, #32]
  405a64:	stp	x22, x21, [sp, #48]
  405a68:	stp	x20, x19, [sp, #64]
  405a6c:	mov	x29, sp
  405a70:	cbz	x1, 405b10 <ferror@plt+0x3920>
  405a74:	adrp	x22, 417000 <ferror@plt+0x14e10>
  405a78:	ldr	x22, [x22, #4056]
  405a7c:	mov	x24, #0x21                  	// #33
  405a80:	mov	x19, x1
  405a84:	mov	x20, x0
  405a88:	mov	w23, #0x1                   	// #1
  405a8c:	movk	x24, #0x400, lsl #48
  405a90:	ldr	x25, [x20]
  405a94:	cbz	x25, 405b2c <ferror@plt+0x393c>
  405a98:	ldrb	w21, [x25]
  405a9c:	cbz	w21, 405af0 <ferror@plt+0x3900>
  405aa0:	ldrh	w8, [x22, x21, lsl #1]
  405aa4:	tbnz	w8, #6, 405ac0 <ferror@plt+0x38d0>
  405aa8:	sub	w8, w21, #0x22
  405aac:	cmp	w8, #0x3a
  405ab0:	b.hi	405ad4 <ferror@plt+0x38e4>  // b.pmore
  405ab4:	lsl	x8, x23, x8
  405ab8:	tst	x8, x24
  405abc:	b.eq	405ad4 <ferror@plt+0x38e4>  // b.none
  405ac0:	mov	w0, #0x5c                  	// #92
  405ac4:	mov	x1, x19
  405ac8:	bl	401d90 <fputc@plt>
  405acc:	cmn	w0, #0x1
  405ad0:	b.eq	405b10 <ferror@plt+0x3920>  // b.none
  405ad4:	mov	w0, w21
  405ad8:	mov	x1, x19
  405adc:	bl	401d90 <fputc@plt>
  405ae0:	cmn	w0, #0x1
  405ae4:	add	x25, x25, #0x1
  405ae8:	b.ne	405a98 <ferror@plt+0x38a8>  // b.any
  405aec:	b	405b10 <ferror@plt+0x3920>
  405af0:	mov	w0, #0xa                   	// #10
  405af4:	mov	x1, x19
  405af8:	bl	401d90 <fputc@plt>
  405afc:	add	x20, x20, #0x8
  405b00:	cmn	w0, #0x1
  405b04:	mov	w0, #0x1                   	// #1
  405b08:	b.ne	405a90 <ferror@plt+0x38a0>  // b.any
  405b0c:	b	405b14 <ferror@plt+0x3924>
  405b10:	mov	w0, #0x1                   	// #1
  405b14:	ldp	x20, x19, [sp, #64]
  405b18:	ldp	x22, x21, [sp, #48]
  405b1c:	ldp	x24, x23, [sp, #32]
  405b20:	ldr	x25, [sp, #16]
  405b24:	ldp	x29, x30, [sp], #80
  405b28:	ret
  405b2c:	mov	w0, wzr
  405b30:	b	405b14 <ferror@plt+0x3924>
  405b34:	sub	sp, sp, #0xf0
  405b38:	stp	x29, x30, [sp, #144]
  405b3c:	stp	x28, x27, [sp, #160]
  405b40:	stp	x26, x25, [sp, #176]
  405b44:	stp	x24, x23, [sp, #192]
  405b48:	stp	x22, x21, [sp, #208]
  405b4c:	stp	x20, x19, [sp, #224]
  405b50:	ldr	w8, [x0]
  405b54:	add	x29, sp, #0x90
  405b58:	cmp	w8, #0x2
  405b5c:	b.lt	405d8c <ferror@plt+0x3b9c>  // b.tstop
  405b60:	ldr	x21, [x1]
  405b64:	adrp	x24, 406000 <ferror@plt+0x3e10>
  405b68:	mov	x20, x0
  405b6c:	mov	x19, x1
  405b70:	mov	w28, wzr
  405b74:	mov	w27, #0x7d0                 	// #2000
  405b78:	mov	w22, #0x1                   	// #1
  405b7c:	add	x24, x24, #0x2be
  405b80:	mov	x8, x21
  405b84:	str	x21, [sp]
  405b88:	ldr	x9, [x8, w22, sxtw #3]
  405b8c:	ldrb	w10, [x9]
  405b90:	cmp	w10, #0x40
  405b94:	b.ne	405c54 <ferror@plt+0x3a64>  // b.any
  405b98:	subs	w27, w27, #0x1
  405b9c:	b.eq	405dac <ferror@plt+0x3bbc>  // b.none
  405ba0:	add	x23, x9, #0x1
  405ba4:	add	x1, sp, #0x10
  405ba8:	mov	x0, x23
  405bac:	bl	4060f8 <ferror@plt+0x3f08>
  405bb0:	tbnz	w0, #31, 405c54 <ferror@plt+0x3a64>
  405bb4:	ldr	w8, [sp, #32]
  405bb8:	and	w8, w8, #0xf000
  405bbc:	cmp	w8, #0x4, lsl #12
  405bc0:	b.eq	405dc4 <ferror@plt+0x3bd4>  // b.none
  405bc4:	mov	x0, x23
  405bc8:	mov	x1, x24
  405bcc:	bl	401e10 <fopen@plt>
  405bd0:	cbz	x0, 405c54 <ferror@plt+0x3a64>
  405bd4:	mov	w2, #0x2                   	// #2
  405bd8:	mov	x1, xzr
  405bdc:	mov	x23, x0
  405be0:	bl	401f40 <fseek@plt>
  405be4:	cmn	w0, #0x1
  405be8:	b.eq	405c70 <ferror@plt+0x3a80>  // b.none
  405bec:	mov	x0, x23
  405bf0:	bl	401d60 <ftell@plt>
  405bf4:	cmn	x0, #0x1
  405bf8:	b.eq	405c70 <ferror@plt+0x3a80>  // b.none
  405bfc:	mov	x25, x0
  405c00:	mov	x0, x23
  405c04:	mov	x1, xzr
  405c08:	mov	w2, wzr
  405c0c:	bl	401f40 <fseek@plt>
  405c10:	cmn	w0, #0x1
  405c14:	b.eq	405c70 <ferror@plt+0x3a80>  // b.none
  405c18:	add	x0, x25, #0x1
  405c1c:	bl	401e90 <xmalloc@plt>
  405c20:	mov	w1, #0x1                   	// #1
  405c24:	mov	x2, x25
  405c28:	mov	x3, x23
  405c2c:	mov	x24, x0
  405c30:	bl	401f90 <fread_unlocked@plt>
  405c34:	mov	x26, x0
  405c38:	cmp	x0, x25
  405c3c:	b.eq	405c78 <ferror@plt+0x3a88>  // b.none
  405c40:	mov	x0, x23
  405c44:	bl	4021f0 <ferror@plt>
  405c48:	cbz	w0, 405c78 <ferror@plt+0x3a88>
  405c4c:	mov	w28, w22
  405c50:	b	405d78 <ferror@plt+0x3b88>
  405c54:	mov	w28, w22
  405c58:	ldr	w8, [x20]
  405c5c:	add	w22, w28, #0x1
  405c60:	cmp	w22, w8
  405c64:	b.ge	405d8c <ferror@plt+0x3b9c>  // b.tcont
  405c68:	ldr	x8, [x19]
  405c6c:	b	405b88 <ferror@plt+0x3998>
  405c70:	mov	w28, w22
  405c74:	b	405d80 <ferror@plt+0x3b90>
  405c78:	strb	wzr, [x24, x26]
  405c7c:	adrp	x10, 417000 <ferror@plt+0x14e10>
  405c80:	ldrb	w8, [x24]
  405c84:	ldr	x10, [x10, #4056]
  405c88:	cbz	w8, 405ca8 <ferror@plt+0x3ab8>
  405c8c:	mov	w9, #0x1                   	// #1
  405c90:	and	x8, x8, #0xff
  405c94:	ldrh	w8, [x10, x8, lsl #1]
  405c98:	tbz	w8, #6, 405cbc <ferror@plt+0x3acc>
  405c9c:	ldrb	w8, [x24, x9]
  405ca0:	add	x9, x9, #0x1
  405ca4:	cbnz	w8, 405c90 <ferror@plt+0x3aa0>
  405ca8:	mov	w0, #0x8                   	// #8
  405cac:	bl	401e90 <xmalloc@plt>
  405cb0:	mov	x25, x0
  405cb4:	str	xzr, [x0]
  405cb8:	b	405cc8 <ferror@plt+0x3ad8>
  405cbc:	mov	x0, x24
  405cc0:	bl	405880 <ferror@plt+0x3690>
  405cc4:	mov	x25, x0
  405cc8:	ldr	x0, [x19]
  405ccc:	sxtw	x26, w22
  405cd0:	cmp	x0, x21
  405cd4:	b.ne	405ce4 <ferror@plt+0x3af4>  // b.any
  405cd8:	mov	x0, x21
  405cdc:	bl	4057bc <ferror@plt+0x35cc>
  405ce0:	str	x0, [x19]
  405ce4:	mov	x8, xzr
  405ce8:	ldr	x9, [x25, x8, lsl #3]
  405cec:	mov	x21, x8
  405cf0:	add	x8, x8, #0x1
  405cf4:	cbnz	x9, 405ce8 <ferror@plt+0x3af8>
  405cf8:	ldr	x0, [x0, x26, lsl #3]
  405cfc:	bl	401ff0 <free@plt>
  405d00:	ldrsw	x8, [x20]
  405d04:	ldr	x0, [x19]
  405d08:	add	x8, x21, x8
  405d0c:	lsl	x8, x8, #3
  405d10:	add	x1, x8, #0x8
  405d14:	bl	401e20 <xrealloc@plt>
  405d18:	str	x0, [x19]
  405d1c:	ldr	w9, [x20]
  405d20:	add	x8, x0, x26, lsl #3
  405d24:	add	x0, x8, x21, lsl #3
  405d28:	add	x1, x8, #0x8
  405d2c:	sub	w8, w9, w22
  405d30:	lsl	x10, x21, #3
  405d34:	sbfiz	x2, x8, #3, #32
  405d38:	str	x10, [sp, #8]
  405d3c:	bl	401cb0 <memmove@plt>
  405d40:	ldr	x8, [x19]
  405d44:	ldr	x2, [sp, #8]
  405d48:	mov	x1, x25
  405d4c:	add	x0, x8, x26, lsl #3
  405d50:	bl	401ca0 <memcpy@plt>
  405d54:	ldr	w8, [x20]
  405d58:	mov	x0, x25
  405d5c:	add	w8, w21, w8
  405d60:	sub	w8, w8, #0x1
  405d64:	str	w8, [x20]
  405d68:	bl	401ff0 <free@plt>
  405d6c:	mov	x0, x24
  405d70:	bl	401ff0 <free@plt>
  405d74:	ldr	x21, [sp]
  405d78:	adrp	x24, 406000 <ferror@plt+0x3e10>
  405d7c:	add	x24, x24, #0x2be
  405d80:	mov	x0, x23
  405d84:	bl	401df0 <fclose@plt>
  405d88:	b	405c58 <ferror@plt+0x3a68>
  405d8c:	ldp	x20, x19, [sp, #224]
  405d90:	ldp	x22, x21, [sp, #208]
  405d94:	ldp	x24, x23, [sp, #192]
  405d98:	ldp	x26, x25, [sp, #176]
  405d9c:	ldp	x28, x27, [sp, #160]
  405da0:	ldp	x29, x30, [sp, #144]
  405da4:	add	sp, sp, #0xf0
  405da8:	ret
  405dac:	adrp	x9, 417000 <ferror@plt+0x14e10>
  405db0:	ldr	x9, [x9, #4048]
  405db4:	ldr	x2, [x8]
  405db8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405dbc:	add	x1, x1, #0x499
  405dc0:	b	405ddc <ferror@plt+0x3bec>
  405dc4:	adrp	x9, 417000 <ferror@plt+0x14e10>
  405dc8:	ldr	x8, [x19]
  405dcc:	ldr	x9, [x9, #4048]
  405dd0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405dd4:	add	x1, x1, #0x4c2
  405dd8:	ldr	x2, [x8]
  405ddc:	ldr	x0, [x9]
  405de0:	bl	4021c0 <fprintf@plt>
  405de4:	mov	w0, #0x1                   	// #1
  405de8:	bl	402080 <xexit@plt>
  405dec:	cbz	x0, 405e04 <ferror@plt+0x3c14>
  405df0:	mov	x8, x0
  405df4:	mov	w0, #0xffffffff            	// #-1
  405df8:	ldr	x9, [x8], #8
  405dfc:	add	w0, w0, #0x1
  405e00:	cbnz	x9, 405df8 <ferror@plt+0x3c08>
  405e04:	ret
  405e08:	stp	x29, x30, [sp, #-48]!
  405e0c:	str	x21, [sp, #16]
  405e10:	adrp	x21, 418000 <ferror@plt+0x15e10>
  405e14:	ldr	x0, [x21, #3240]
  405e18:	stp	x20, x19, [sp, #32]
  405e1c:	mov	x29, sp
  405e20:	cbnz	x0, 405f28 <ferror@plt+0x3d38>
  405e24:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405e28:	add	x0, x0, #0x4eb
  405e2c:	bl	402180 <getenv@plt>
  405e30:	cbz	x0, 405e44 <ferror@plt+0x3c54>
  405e34:	mov	w1, #0x7                   	// #7
  405e38:	mov	x19, x0
  405e3c:	bl	401f60 <access@plt>
  405e40:	cbz	w0, 405ee8 <ferror@plt+0x3cf8>
  405e44:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405e48:	add	x0, x0, #0x4f2
  405e4c:	bl	402180 <getenv@plt>
  405e50:	cbz	x0, 405e64 <ferror@plt+0x3c74>
  405e54:	mov	w1, #0x7                   	// #7
  405e58:	mov	x19, x0
  405e5c:	bl	401f60 <access@plt>
  405e60:	cbz	w0, 405ee8 <ferror@plt+0x3cf8>
  405e64:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405e68:	add	x0, x0, #0x4f6
  405e6c:	bl	402180 <getenv@plt>
  405e70:	cbz	x0, 405e84 <ferror@plt+0x3c94>
  405e74:	mov	w1, #0x7                   	// #7
  405e78:	mov	x19, x0
  405e7c:	bl	401f60 <access@plt>
  405e80:	cbz	w0, 405ee8 <ferror@plt+0x3cf8>
  405e84:	adrp	x19, 407000 <ferror@plt+0x4e10>
  405e88:	add	x19, x19, #0x526
  405e8c:	mov	w1, #0x7                   	// #7
  405e90:	mov	x0, x19
  405e94:	bl	401f60 <access@plt>
  405e98:	cbz	w0, 405ee8 <ferror@plt+0x3cf8>
  405e9c:	adrp	x20, 407000 <ferror@plt+0x4e10>
  405ea0:	add	x20, x20, #0x52b
  405ea4:	mov	w1, #0x7                   	// #7
  405ea8:	mov	x0, x20
  405eac:	bl	401f60 <access@plt>
  405eb0:	cbz	w0, 405ee4 <ferror@plt+0x3cf4>
  405eb4:	adrp	x20, 407000 <ferror@plt+0x4e10>
  405eb8:	add	x20, x20, #0x534
  405ebc:	mov	w1, #0x7                   	// #7
  405ec0:	mov	x0, x20
  405ec4:	bl	401f60 <access@plt>
  405ec8:	cbz	w0, 405ee4 <ferror@plt+0x3cf4>
  405ecc:	mov	w1, #0x7                   	// #7
  405ed0:	mov	x0, x19
  405ed4:	bl	401f60 <access@plt>
  405ed8:	cmp	w0, #0x0
  405edc:	csel	x19, x19, xzr, eq  // eq = none
  405ee0:	b	405ee8 <ferror@plt+0x3cf8>
  405ee4:	mov	x19, x20
  405ee8:	adrp	x8, 406000 <ferror@plt+0x3e10>
  405eec:	add	x8, x8, #0x2fc
  405ef0:	cmp	x19, #0x0
  405ef4:	csel	x19, x8, x19, eq  // eq = none
  405ef8:	mov	x0, x19
  405efc:	bl	401ce0 <strlen@plt>
  405f00:	mov	x20, x0
  405f04:	add	w0, w20, #0x2
  405f08:	bl	401e90 <xmalloc@plt>
  405f0c:	mov	x1, x19
  405f10:	bl	402050 <strcpy@plt>
  405f14:	mov	w8, #0x2f                  	// #47
  405f18:	add	w9, w20, #0x1
  405f1c:	strb	w8, [x0, w20, uxtw]
  405f20:	strb	wzr, [x0, w9, uxtw]
  405f24:	str	x0, [x21, #3240]
  405f28:	ldp	x20, x19, [sp, #32]
  405f2c:	ldr	x21, [sp, #16]
  405f30:	ldp	x29, x30, [sp], #48
  405f34:	ret
  405f38:	stp	x29, x30, [sp, #-80]!
  405f3c:	str	x25, [sp, #16]
  405f40:	stp	x24, x23, [sp, #32]
  405f44:	stp	x22, x21, [sp, #48]
  405f48:	stp	x20, x19, [sp, #64]
  405f4c:	mov	x29, sp
  405f50:	mov	x20, x1
  405f54:	mov	x21, x0
  405f58:	bl	405e08 <ferror@plt+0x3c18>
  405f5c:	adrp	x8, 407000 <ferror@plt+0x4e10>
  405f60:	add	x8, x8, #0x4fb
  405f64:	cmp	x21, #0x0
  405f68:	adrp	x9, 406000 <ferror@plt+0x3e10>
  405f6c:	add	x9, x9, #0x596
  405f70:	csel	x21, x8, x21, eq  // eq = none
  405f74:	cmp	x20, #0x0
  405f78:	mov	x19, x0
  405f7c:	csel	x22, x9, x20, eq  // eq = none
  405f80:	bl	401ce0 <strlen@plt>
  405f84:	mov	x23, x0
  405f88:	mov	x0, x21
  405f8c:	bl	401ce0 <strlen@plt>
  405f90:	mov	x24, x0
  405f94:	mov	x0, x22
  405f98:	bl	401ce0 <strlen@plt>
  405f9c:	sxtw	x8, w23
  405fa0:	mov	x25, x0
  405fa4:	add	x8, x8, w24, sxtw
  405fa8:	add	x8, x8, w25, sxtw
  405fac:	add	x0, x8, #0x7
  405fb0:	bl	401e90 <xmalloc@plt>
  405fb4:	mov	x1, x19
  405fb8:	mov	x20, x0
  405fbc:	bl	402050 <strcpy@plt>
  405fc0:	add	x0, x20, w23, sxtw
  405fc4:	mov	x1, x21
  405fc8:	bl	402050 <strcpy@plt>
  405fcc:	add	x8, x0, w24, sxtw
  405fd0:	mov	w9, #0x5858                	// #22616
  405fd4:	mov	w10, #0x5858                	// #22616
  405fd8:	movk	w9, #0x58, lsl #16
  405fdc:	movk	w10, #0x5858, lsl #16
  405fe0:	add	x0, x8, #0x6
  405fe4:	mov	x1, x22
  405fe8:	stur	w9, [x8, #3]
  405fec:	str	w10, [x8]
  405ff0:	bl	402050 <strcpy@plt>
  405ff4:	mov	x0, x20
  405ff8:	mov	w1, w25
  405ffc:	bl	401cc0 <mkstemps@plt>
  406000:	cmn	w0, #0x1
  406004:	b.eq	40602c <ferror@plt+0x3e3c>  // b.none
  406008:	bl	401ef0 <close@plt>
  40600c:	cbnz	w0, 40605c <ferror@plt+0x3e6c>
  406010:	mov	x0, x20
  406014:	ldp	x20, x19, [sp, #64]
  406018:	ldp	x22, x21, [sp, #48]
  40601c:	ldp	x24, x23, [sp, #32]
  406020:	ldr	x25, [sp, #16]
  406024:	ldp	x29, x30, [sp], #80
  406028:	ret
  40602c:	adrp	x8, 417000 <ferror@plt+0x14e10>
  406030:	ldr	x8, [x8, #4048]
  406034:	ldr	x20, [x8]
  406038:	bl	402170 <__errno_location@plt>
  40603c:	ldr	w0, [x0]
  406040:	bl	401ee0 <strerror@plt>
  406044:	adrp	x1, 407000 <ferror@plt+0x4e10>
  406048:	mov	x3, x0
  40604c:	add	x1, x1, #0x4fe
  406050:	mov	x0, x20
  406054:	mov	x2, x19
  406058:	bl	4021c0 <fprintf@plt>
  40605c:	bl	401f50 <abort@plt>
  406060:	mov	x1, x0
  406064:	mov	x0, xzr
  406068:	b	405f38 <ferror@plt+0x3d48>
  40606c:	nop
  406070:	stp	x29, x30, [sp, #-64]!
  406074:	mov	x29, sp
  406078:	stp	x19, x20, [sp, #16]
  40607c:	adrp	x20, 417000 <ferror@plt+0x14e10>
  406080:	add	x20, x20, #0xdb0
  406084:	stp	x21, x22, [sp, #32]
  406088:	adrp	x21, 417000 <ferror@plt+0x14e10>
  40608c:	add	x21, x21, #0xda8
  406090:	sub	x20, x20, x21
  406094:	mov	w22, w0
  406098:	stp	x23, x24, [sp, #48]
  40609c:	mov	x23, x1
  4060a0:	mov	x24, x2
  4060a4:	bl	401c68 <memcpy@plt-0x38>
  4060a8:	cmp	xzr, x20, asr #3
  4060ac:	b.eq	4060d8 <ferror@plt+0x3ee8>  // b.none
  4060b0:	asr	x20, x20, #3
  4060b4:	mov	x19, #0x0                   	// #0
  4060b8:	ldr	x3, [x21, x19, lsl #3]
  4060bc:	mov	x2, x24
  4060c0:	add	x19, x19, #0x1
  4060c4:	mov	x1, x23
  4060c8:	mov	w0, w22
  4060cc:	blr	x3
  4060d0:	cmp	x20, x19
  4060d4:	b.ne	4060b8 <ferror@plt+0x3ec8>  // b.any
  4060d8:	ldp	x19, x20, [sp, #16]
  4060dc:	ldp	x21, x22, [sp, #32]
  4060e0:	ldp	x23, x24, [sp, #48]
  4060e4:	ldp	x29, x30, [sp], #64
  4060e8:	ret
  4060ec:	nop
  4060f0:	ret
  4060f4:	nop
  4060f8:	mov	x2, x1
  4060fc:	mov	x1, x0
  406100:	mov	w0, #0x0                   	// #0
  406104:	b	4021a0 <__xstat@plt>

Disassembly of section .fini:

0000000000406108 <.fini>:
  406108:	stp	x29, x30, [sp, #-16]!
  40610c:	mov	x29, sp
  406110:	ldp	x29, x30, [sp], #16
  406114:	ret
