# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/iio/dac/adi,axi-dac.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Analog Devices AXI DAC IP core

maintainers:
  - Michael Hennerich <michael.hennerich@analog.com>

description: |
  Analog Devices Generic AXI DAC IP core for interfacing an DAC device
  with a high speed serial (JESD204B/C) or source synchronous parallel
  interface (LVDS/CMOS).
  Usually, some other interface type (i.e SPI) is used as a control
  interface for the actual DAC, while this IP core will interface
  to the data-lines of the DAC and handle the streaming of data from
  memory via DMA.

  https://wiki.analog.com/resources/fpga/docs/axi_dac_ip

properties:
  compatible:
    enum:
      - adi,axi-dac-9.0.a

  reg:
    maxItems: 1

  dmas:
    maxItems: 1

  dma-names:
    items:
      - const: rx

  adi,dac-dev:
    $ref: /schemas/types.yaml#/definitions/phandle
    description:
      A reference to a the actual DAC to which this FPGA DAC interfaces to.

required:
  - compatible
  - dmas
  - reg
  - adi,dac-dev

additionalProperties: false

examples:
  - |
    axi-dac@44a00000 {
          compatible = "adi,axi-dac-9.0.a";
          reg = <0x44a00000 0x10000>;
          dmas = <&tx_dma 0>;
          dma-names = "tx";

          adi,dac-dev = <&spi_dac>;
    };
...
