---
content_type: page
description: This section provides the lecture notes from the course.
hide_download: true
hide_download_original: null
learning_resource_types:
- Lecture Notes
ocw_type: CourseSection
title: Lecture Notes
uid: f75f75e3-2475-7fc9-19a3-9765ec10aeff
video_files:
  video_thumbnail_file: null
video_metadata:
  youtube_id: null
---

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
SES #
{{< thclose >}}
{{< thopen >}}
TOPICS
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
L1
{{< tdclose >}}
{{< tdopen >}}
Introduction ({{% resource_link 317da3ee-f461-2e54-3559-758c871d25d8 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L2
{{< tdclose >}}
{{< tdopen >}}
Combinational logic ({{% resource_link 340fab3b-d545-02c9-6ef1-77100c99b0f8 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L3
{{< tdclose >}}
{{< tdopen >}}
Introduction to Verilog® - combinational logic ({{% resource_link c980dc16-3d6d-7e97-39a7-6e002c6ce861 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L4
{{< tdclose >}}
{{< tdopen >}}
Sequential building blocks ({{% resource_link 7b4d1c01-7578-e7e2-0e05-0168444382e8 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L5
{{< tdclose >}}
{{< tdopen >}}
Simple sequential circuits and Verilog® ({{% resource_link 09793dcc-124f-0226-e93e-b01591762630 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L6
{{< tdclose >}}
{{< tdopen >}}
Finite-state machines and synchronization ({{% resource_link 42a54faa-b45f-e615-9173-0e7846643cc9 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L7
{{< tdclose >}}
{{< tdopen >}}
Memory basics and timing ({{% resource_link b148883f-2540-cfb8-ae02-5c89891e5afc "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L8-L9
{{< tdclose >}}
{{< tdopen >}}
Arithmetic structures ({{% resource_link e429de99-234a-3519-553b-fc45ee151b7f "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L10
{{< tdclose >}}
{{< tdopen >}}
Analog building blocks ({{% resource_link bda9efe8-db21-622a-fb12-e8a2af6cd994 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L11
{{< tdclose >}}
{{< tdopen >}}
System integration issues and major/minor FSM ({{% resource_link 068c445a-4f08-f5fb-9a81-34062b209a2a "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L12
{{< tdclose >}}
{{< tdopen >}}
Reconfigurable logic architecture ({{% resource_link 98b55116-32ab-fbaa-4af8-33cef72e7416 "PDF - 1.3 MB" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L13
{{< tdclose >}}
{{< tdopen >}}
Video ({{% resource_link 96464ab2-374c-6fde-8d53-470bf4c021c2 "PDF - 4.0 MB" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L14
{{< tdclose >}}
{{< tdopen >}}
Project kickoff ({{% resource_link 1ea08258-586d-1c02-cece-f7e14805e94f "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L15
{{< tdclose >}}
{{< tdopen >}}
LSI integration and performance transformations ({{% resource_link 175ea2da-2a74-523a-f3f3-837a5c39b13c "PDF - 1.1 MB" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L16
{{< tdclose >}}
{{< tdopen >}}
Power dissipation in digital systems ({{% resource_link 38df2a59-4fdb-6d0a-9599-0dcb1229957d "PDF" %}})
{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}