
*** Running vivado
    with args -log display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source display.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/utils_1/imports/synth_1/lab1.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/utils_1/imports/synth_1/lab1.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top display -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11008
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1317.324 ; gain = 440.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/imports/new/divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/imports/new/divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider__parameterized0' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/imports/new/divider.v:23]
	Parameter N bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider__parameterized0' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/imports/new/divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab1' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/lab1.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/ram.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'D:/CS_Learning/class/Verilog/4/data_8.txt' is read successfully [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/ram.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_21' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/mux_21.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_21' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/mux_21.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'out' does not match port width (32) of module 'mux_21' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/lab1.v:37]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/register.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/full_adder.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/comparator.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comparator' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab1' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/lab1.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoderb2d' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/decoderb2d.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoderb2d' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/decoderb2d.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/imports/sources_1/imports/3/project_2/project_2.srcs/sources_1/new/counter.v:23]
WARNING: [Synth 8-567] referenced signal 'bcd_out' should be on the sensitivity list [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/imports/sources_1/imports/3/project_2/project_2.srcs/sources_1/new/counter.v:39]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/imports/sources_1/imports/3/project_2/project_2.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pattern' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/imports/sources_1/new/pattern.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/imports/sources_1/new/pattern.v:22]
INFO: [Synth 8-6157] synthesizing module 'decoder3_8' [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/imports/sources_1/new/decoder3_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder3_8' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/imports/sources_1/new/decoder3_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (0#1) [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/sources_1/new/display.v:23]
WARNING: [Synth 8-7129] Port clk in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[15] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1436.988 ; gain = 560.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1436.988 ; gain = 560.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1436.988 ; gain = 560.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1436.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/constrs_1/imports/实验板硬件定义/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/constrs_1/imports/实验板硬件定义/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/CS_Learning/class/Verilog/4/project_1/project_1.srcs/constrs_1/imports/实验板硬件定义/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1540.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1540.836 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1540.836 ; gain = 664.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1540.836 ; gain = 664.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1540.836 ; gain = 664.398
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                             0001 |                               00
             COMPUTE_SUM |                             0010 |                               01
                GET_NEXT |                             0100 |                               10
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1540.836 ; gain = 664.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 152   
	   2 Input    3 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 143   
	   2 Input    3 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port LED[15] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1695.289 ; gain = 818.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1695.289 ; gain = 818.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1695.289 ; gain = 818.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1695.289 ; gain = 818.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1695.289 ; gain = 818.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1695.289 ; gain = 818.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1695.289 ; gain = 818.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1695.289 ; gain = 818.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1695.289 ; gain = 818.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1695.289 ; gain = 818.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    40|
|3     |LUT1   |     3|
|4     |LUT2   |    18|
|5     |LUT3   |    23|
|6     |LUT4   |    25|
|7     |LUT5   |    49|
|8     |LUT6   |   458|
|9     |FDRE   |   108|
|10    |FDSE   |     1|
|11    |IBUF   |     3|
|12    |OBUF   |    17|
|13    |OBUFT  |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1695.289 ; gain = 818.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 1695.289 ; gain = 715.004
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1695.289 ; gain = 818.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1695.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1695.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: 8539335
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1695.289 ; gain = 1225.504
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1695.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CS_Learning/class/Verilog/4/project_1/project_1.runs/synth_1/display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_utilization_synth.rpt -pb display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 00:50:30 2024...
