#ifndef __SOC_LPMCU_BASEADDR_INTERFACE_H__
#define __SOC_LPMCU_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_LPMCU_M3_CS_ROM_table_BASE_ADDR (0xE00FF000)
#define SOC_LPMCU_M3_CS_CTI_BASE_ADDR (0xE00FE000)
#define SOC_LPMCU_M3_CS_SCS_BASE_ADDR (0xE000E000)
#define SOC_LPMCU_M3_CS_FPB_BASE_ADDR (0xE0002000)
#define SOC_LPMCU_M3_CS_DWT_BASE_ADDR (0xE0001000)
#define SOC_LPMCU_G3D_BASE_ADDR (0xBFB40000)
#define SOC_LPMCU_CODEC_SSI_BASE_ADDR (0xBFB04000)
#define SOC_LPMCU_IOC_BASE_ADDR (0xBFB02000)
#define SOC_LPMCU_IPC_NS_BASE_ADDR (0xBFB01000)
#define SOC_LPMCU_IPC_BASE_ADDR (0xBFB00000)
#define SOC_LPMCU_LoadMonitor1_BASE_ADDR (0xBFA31000)
#define SOC_LPMCU_LoadMonitor0_BASE_ADDR (0xBFA30000)
#define SOC_LPMCU_CFG_BLPWM_BASE_ADDR (0xBFA2F000)
#define SOC_LPMCU_PCTRL_BASE_ADDR (0xBFA2E000)
#define SOC_LPMCU_ATGC_BASE_ADDR (0xBFA2D000)
#define SOC_LPMCU_TZPC_BASE_ADDR (0xBFA2C000)
#define SOC_LPMCU_LoadMonitor2_BASE_ADDR (0xBFA2A000)
#define SOC_LPMCU_ATGC1_BASE_ADDR (0xBFA29000)
#define SOC_LPMCU_GPUPCR_BASE_ADDR (0xBFA28000)
#define SOC_LPMCU_WD1_BASE_ADDR (0xBFA27000)
#define SOC_LPMCU_WD0_BASE_ADDR (0xBFA26000)
#define SOC_LPMCU_CTF_BASE_ADDR (0xBFA25000)
#define SOC_LPMCU_PWM_BASE_ADDR (0xBFA24000)
#define SOC_LPMCU_TIMER12_BASE_ADDR (0xBFA1F000)
#define SOC_LPMCU_TIMER11_BASE_ADDR (0xBFA1E000)
#define SOC_LPMCU_TIMER10_BASE_ADDR (0xBFA1D000)
#define SOC_LPMCU_TIMER9_BASE_ADDR (0xBFA1C000)
#define SOC_LPMCU_GPIO19_BASE_ADDR (0xBFA15000)
#define SOC_LPMCU_GPIO18_BASE_ADDR (0xBFA14000)
#define SOC_LPMCU_GPIO17_BASE_ADDR (0xBFA13000)
#define SOC_LPMCU_GPIO16_BASE_ADDR (0xBFA12000)
#define SOC_LPMCU_GPIO15_BASE_ADDR (0xBFA11000)
#define SOC_LPMCU_GPIO14_BASE_ADDR (0xBFA10000)
#define SOC_LPMCU_GPIO13_BASE_ADDR (0xBFA0F000)
#define SOC_LPMCU_GPIO12_BASE_ADDR (0xBFA0E000)
#define SOC_LPMCU_GPIO11_BASE_ADDR (0xBFA0D000)
#define SOC_LPMCU_GPIO10_BASE_ADDR (0xBFA0C000)
#define SOC_LPMCU_GPIO9_BASE_ADDR (0xBFA0B000)
#define SOC_LPMCU_GPIO8_BASE_ADDR (0xBFA0A000)
#define SOC_LPMCU_GPIO7_BASE_ADDR (0xBFA09000)
#define SOC_LPMCU_GPIO6_BASE_ADDR (0xBFA08000)
#define SOC_LPMCU_GPIO5_BASE_ADDR (0xBFA07000)
#define SOC_LPMCU_GPIO4_BASE_ADDR (0xBFA06000)
#define SOC_LPMCU_GPIO3_BASE_ADDR (0xBFA05000)
#define SOC_LPMCU_GPIO2_BASE_ADDR (0xBFA04000)
#define SOC_LPMCU_GPIO1_BASE_ADDR (0xBFA03000)
#define SOC_LPMCU_GPIO0_BASE_ADDR (0xBFA02000)
#define SOC_LPMCU_GPIO0_SE_BASE_ADDR (0xBFA00000)
#define SOC_LPMCU_BBA_BASE_ADDR (0xBF800000)
#define SOC_LPMCU_GIC600_BASE_ADDR (0xBE400000)
#define SOC_LPMCU_MAA_BASE_ADDR (0xBE3A0000)
#define SOC_LPMCU_AXI_MEM_BASE_ADDR (0xBE380000)
#define SOC_LPMCU_System_Cache_BASE_ADDR (0xBE300000)
#define SOC_LPMCU_MDM_5G_Service_Target_BASE_ADDR (0xBE290000)
#define SOC_LPMCU_FD_BUS_Service_Target_BASE_ADDR (0xBE280000)
#define SOC_LPMCU_AOBUS_Service_Target_BASE_ADDR (0xBE270000)
#define SOC_LPMCU_DMA_NOC_Service_Target_BASE_ADDR (0xBE260000)
#define SOC_LPMCU_CFGBUS_Service_Target_BASE_ADDR (0xBE250000)
#define SOC_LPMCU_SYS_BUS_Service_Target_BASE_ADDR (0xBE240000)
#define SOC_LPMCU_ASP_Service_Target_BASE_ADDR (0xBE230000)
#define SOC_LPMCU_Modem_Service_Target_BASE_ADDR (0xBE220000)
#define SOC_LPMCU_HSDT_Service_Target_BASE_ADDR (0xBE210000)
#define SOC_LPMCU_MMC0_Service_target_BASE_ADDR (0xBE200000)
#define SOC_LPMCU_FD_UL_DMMU2_CFG_BASE_ADDR (0xBAE80000)
#define SOC_LPMCU_DAVINCI_TINY_SUBSYSTEM_BASE_ADDR (0xBAE40000)
#define SOC_LPMCU_FD_UL_CSI_CFG_BASE_ADDR (0xBAE13000)
#define SOC_LPMCU_FD_UL_DMMU1_CFG_BASE_ADDR (0xBAE12000)
#define SOC_LPMCU_FD_UL_DMMU0_CFG_BASE_ADDR (0xBAE11000)
#define SOC_LPMCU_FD_UL_DMA_CFG_BASE_ADDR (0xBAE10000)
#define SOC_LPMCU_FD_UL_IMGCAP_CFG_BASE_ADDR (0xBAE08000)
#define SOC_LPMCU_FD_UL_S3_ASC_CFG_BASE_ADDR (0xBAE07000)
#define SOC_LPMCU_FD_UL_ETZPC_CFG_BASE_ADDR (0xBAE06000)
#define SOC_LPMCU_FD_UL_SUBSYS_ENHC_CFG_BASE_ADDR (0xBAE05000)
#define SOC_LPMCU_FD_UL_SUBSYS_SEC_CFG_BASE_ADDR (0xBAE04000)
#define SOC_LPMCU_FD_UL_LB_ASC_BASE_ADDR (0xBAE03000)
#define SOC_LPMCU_FD_UL_LB_CFG_BASE_ADDR (0xBAE02000)
#define SOC_LPMCU_FD_UL_SUBSYS_CFG_BASE_ADDR (0xBAE01000)
#define SOC_LPMCU_FD_UL_TZPC_CFG_BASE_ADDR (0xBAE00000)
#define SOC_LPMCU_FD_UL_LB_BASE_ADDR (0xBAC00000)
#define SOC_LPMCU_AO_TCP_BASE_ADDR (0xBA980000)
#define SOC_LPMCU_MAD_DSPIF_BASE_ADDR (0xBA902000)
#define SOC_LPMCU_MAD_TIMER_BASE_ADDR (0xBA901000)
#define SOC_LPMCU_MAD_CFG_BASE_ADDR (0xBA900000)
#define SOC_LPMCU_IOMCU_RTC_BASE_ADDR (0xBA87F000)
#define SOC_LPMCU_IOMCU_CONFIG_BASE_ADDR (0xBA87E000)
#define SOC_LPMCU_IOMCU_TIMER_BASE_ADDR (0xBA87D000)
#define SOC_LPMCU_IOMCU_WDG_BASE_ADDR (0xBA87C000)
#define SOC_LPMCU_IOMCU_GPIO3_BASE_ADDR (0xBA87B000)
#define SOC_LPMCU_IOMCU_GPIO2_BASE_ADDR (0xBA87A000)
#define SOC_LPMCU_IOMCU_GPIO1_BASE_ADDR (0xBA879000)
#define SOC_LPMCU_IOMCU_GPIO0_BASE_ADDR (0xBA878000)
#define SOC_LPMCU_IOMCU_DMAC_BASE_ADDR (0xBA877000)
#define SOC_LPMCU_IOMCU_UART7_BASE_ADDR (0xBA876000)
#define SOC_LPMCU_IOMCU_BLPWM_BASE_ADDR (0xBA875000)
#define SOC_LPMCU_IOMCU_UART3_BASE_ADDR (0xBA874000)
#define SOC_LPMCU_IOMCU_I3C1_BASE_ADDR (0xBA873000)
#define SOC_LPMCU_IOMCU_I2C1_BASE_ADDR (0xBA872000)
#define SOC_LPMCU_IOMCU_I2C0_BASE_ADDR (0xBA871000)
#define SOC_LPMCU_IOMCU_SPI0_BASE_ADDR (0xBA870000)
#define SOC_LPMCU_IOMCU_I2C5_BASE_ADDR (0xBA86F000)
#define SOC_LPMCU_IOMCU_I3C2_BASE_ADDR (0xBA86A000)
#define SOC_LPMCU_IOMCU_UART8_BASE_ADDR (0xBA869000)
#define SOC_LPMCU_IOMCU_SPI2_BASE_ADDR (0xBA868000)
#define SOC_LPMCU_IOMCU_DMMU_BASE_ADDR (0xBA867000)
#define SOC_LPMCU_IOMCU_TIMER2_BASE_ADDR (0xBA866000)
#define SOC_LPMCU_IOMCU_I3C_BASE_ADDR (0xBA865000)
#define SOC_LPMCU_IOMCU_I3C3_BASE_ADDR (0xBA864000)
#define SOC_LPMCU_IOMCU_TCP_RAM_BASE_ADDR (0xBA851000)
#define SOC_LPMCU_IOMCU_TCP_CFG_BASE_ADDR (0xBA850000)
#define SOC_LPMCU_IOMCU_DTCM_BASE_ADDR (0xBA700000)
#define SOC_LPMCU_IOMCU_ITCM_BASE_ADDR (0xBA600000)
#define SOC_LPMCU_DSP_ITCM_BASE_ADDR (0xBA580000)
#define SOC_LPMCU_DSP_DTCM_BASE_ADDR (0xBA558000)
#define SOC_LPMCU_SoundWire_BASE_ADDR (0xBA554000)
#define SOC_LPMCU_ASP_CODEC_BASE_ADDR (0xBA552000)
#define SOC_LPMCU_SLIMBUS_BASE_ADDR (0xBA550000)
#define SOC_LPMCU_DSD_BASE_ADDR (0xBA54FC00)
#define SOC_LPMCU_SIO_BT_BASE_ADDR (0xBA54F800)
#define SOC_LPMCU_SIO_AUDIO_BASE_ADDR (0xBA54F000)
#define SOC_LPMCU_ASP_HDMI_SPDIF_BASE_ADDR (0xBA54EC00)
#define SOC_LPMCU_ASP_HDMI_SIO_BASE_ADDR (0xBA54E800)
#define SOC_LPMCU_ASP_HDMI_ASP_BASE_ADDR (0xBA54E400)
#define SOC_LPMCU_ASP_CFG_BASE_ADDR (0xBA54E000)
#define SOC_LPMCU_ASP_WD_BASE_ADDR (0xBA54D000)
#define SOC_LPMCU_ASP_IPC_BASE_ADDR (0xBA54C000)
#define SOC_LPMCU_ASP_DMAC_BASE_ADDR (0xBA54B000)
#define SOC_LPMCU_ASP_TIMER1_BASE_ADDR (0xBA54A000)
#define SOC_LPMCU_ASP_TIMER0_BASE_ADDR (0xBA549000)
#define SOC_LPMCU_ASP_GPIO_BASE_ADDR (0xBA548000)
#define SOC_LPMCU_ASP_DMMU_BASE_ADDR (0xBA547000)
#define SOC_LPMCU_SECRAM_BASE_ADDR (0xBA480000)
#define SOC_LPMCU_USB_AUDIO_BASE_ADDR (0xBA400000)
#define SOC_LPMCU_HISEE_IPC_BASE_ADDR (0xBA230000)
#define SOC_LPMCU_HISEE_MAILBOX_BASE_ADDR (0xBA220000)
#define SOC_LPMCU_SOCP_BASE_ADDR (0xBA0A0000)
#define SOC_LPMCU_IPF_BASE_ADDR (0xBA088000)
#define SOC_LPMCU_SPE_BASE_ADDR (0xBA084000)
#define SOC_LPMCU_IPC_MDM_NS_BASE_ADDR (0xBA081000)
#define SOC_LPMCU_IPC_MDM_S_BASE_ADDR (0xBA080000)
#define SOC_LPMCU_LAT_STAT_BASE_ADDR (0xBA057000)
#define SOC_LPMCU_PERF_STAT_BASE_ADDR (0xBA056000)
#define SOC_LPMCU_UART0_BASE_ADDR (0xBA054000)
#define SOC_LPMCU_I3C4_BASE_ADDR (0xBA050000)
#define SOC_LPMCU_I2C7_BASE_ADDR (0xBA04F000)
#define SOC_LPMCU_I2C6_BASE_ADDR (0xBA04E000)
#define SOC_LPMCU_I2C4_BASE_ADDR (0xBA04D000)
#define SOC_LPMCU_I2C3_BASE_ADDR (0xBA04C000)
#define SOC_LPMCU_SPI4_BASE_ADDR (0xBA049000)
#define SOC_LPMCU_SPI1_BASE_ADDR (0xBA048000)
#define SOC_LPMCU_UART5_BASE_ADDR (0xBA045000)
#define SOC_LPMCU_UART2_BASE_ADDR (0xBA044000)
#define SOC_LPMCU_UART4_BASE_ADDR (0xBA041000)
#define SOC_LPMCU_UART1_BASE_ADDR (0xBA040000)
#define SOC_LPMCU_PERI_DMAC_BASE_ADDR (0xBA000000)
#define SOC_LPMCU_CS_STM_BASE_ADDR (0xB9000000)
#define SOC_LPMCU_SD3_BASE_ADDR (0xB8583000)
#define SOC_LPMCU_MMC0_SYS_CTRL_BASE_ADDR (0xB8582000)
#define SOC_LPMCU_MMC0_CRG_BASE_ADDR (0xB8581000)
#define SOC_LPMCU_IOC_MMC0_BASE_ADDR (0xB8580000)
#define SOC_LPMCU_DP_CTRL_BASE_ADDR (0xB8500000)
#define SOC_LPMCU_USB_DP_CTRL_BASE_ADDR (0xB8481000)
#define SOC_LPMCU_USB_TCA_BASE_ADDR (0xB8480200)
#define SOC_LPMCU_USB_MISC_CTRL_BASE_ADDR (0xB8480000)
#define SOC_LPMCU_USB_OTG_BASE_ADDR (0xB8400000)
#define SOC_LPMCU_UFS_CFG_BASE_ADDR (0xB8200000)
#define SOC_LPMCU_UFS_SYS_CTRL_BASE_ADDR (0xB81FF000)
#define SOC_LPMCU_HSDT_SYS_CTRL_BASE_ADDR (0xB8181000)
#define SOC_LPMCU_HSDT_CRG_BASE_ADDR (0xB8180000)
#define SOC_LPMCU_MMC1_IOC_BASE_ADDR (0xB8105000)
#define SOC_LPMCU_MMC1_SDIO_BASE_ADDR (0xB8104000)
#define SOC_LPMCU_PCIE1_APB_CFG_BASE_ADDR (0xB8103000)
#define SOC_LPMCU_PCIE0_APB_CFG_BASE_ADDR (0xB8102000)
#define SOC_LPMCU_CCP_BASE_ADDR (0xB8101000)
#define SOC_LPMCU_CCS_BASE_ADDR (0xB8100000)
#define SOC_LPMCU_PCIEPHY1_BASE_ADDR (0xB8080000)
#define SOC_LPMCU_PCIEPHY0_BASE_ADDR (0xB8000000)
#define SOC_LPMCU_NDSP1_DMEM_BASE_ADDR (0xB7900000)
#define SOC_LPMCU_NDSP0_DMEM_BASE_ADDR (0xB7800000)
#define SOC_LPMCU_LL1C_MMBUF_BASE_ADDR (0xB6800000)
#define SOC_LPMCU_LL1C_AMON_BASE_ADDR (0xB6210000)
#define SOC_LPMCU_BBPDMA_BASE_ADDR (0xB6200000)
#define SOC_LPMCU_LL1C_IPCM9_BASE_ADDR (0xB6129000)
#define SOC_LPMCU_LL1C_IPCM8_BASE_ADDR (0xB6128000)
#define SOC_LPMCU_LL1C_IPCM7_BASE_ADDR (0xB6127000)
#define SOC_LPMCU_LL1C_IPCM6_BASE_ADDR (0xB6126000)
#define SOC_LPMCU_LL1C_IPCM5_BASE_ADDR (0xB6125000)
#define SOC_LPMCU_LL1C_IPCM4_BASE_ADDR (0xB6124000)
#define SOC_LPMCU_LL1C_IPCM3_BASE_ADDR (0xB6123000)
#define SOC_LPMCU_LL1C_IPCM2_BASE_ADDR (0xB6122000)
#define SOC_LPMCU_LL1C_IPCM1_BASE_ADDR (0xB6121000)
#define SOC_LPMCU_LL1C_IPCM0_BASE_ADDR (0xB6120000)
#define SOC_LPMCU_LL1C_EICC1_BASE_ADDR (0xB6108000)
#define SOC_LPMCU_LL1C_EICC0_BASE_ADDR (0xB6100000)
#define SOC_LPMCU_LL1C_ASC_CFG_BASE_ADDR (0xB6090000)
#define SOC_LPMCU_DW_AXI_LL1C_NX_2TO2_2_BASE_ADDR (0xB6021000)
#define SOC_LPMCU_DW_AXI_LL1C_NX_2TO2_1_BASE_ADDR (0xB6020000)
#define SOC_LPMCU_DW_AXI_LL1C_NX_2TO2_0_BASE_ADDR (0xB601F000)
#define SOC_LPMCU_DW_AXI_LL1C_BASE_ADDR (0xB601C000)
#define SOC_LPMCU_LL1C_IMU_BASE_ADDR (0xB601B000)
#define SOC_LPMCU_LL1C_EDMA1_BASE_ADDR (0xB601A000)
#define SOC_LPMCU_LL1C_EDMA0_BASE_ADDR (0xB6019000)
#define SOC_LPMCU_LL1C_MMBUF_CFG_BASE_ADDR (0xB6018000)
#define SOC_LPMCU_LL1C_TIMER11_BASE_ADDR (0xB6017000)
#define SOC_LPMCU_LL1C_TIMER10_BASE_ADDR (0xB6016000)
#define SOC_LPMCU_LL1C_TIMER9_BASE_ADDR (0xB6015000)
#define SOC_LPMCU_LL1C_TIMER8_BASE_ADDR (0xB6014000)
#define SOC_LPMCU_LL1C_TIMER7_BASE_ADDR (0xB6013000)
#define SOC_LPMCU_LL1C_TIMER6_BASE_ADDR (0xB6012000)
#define SOC_LPMCU_LL1C_TIMER5_BASE_ADDR (0xB6011000)
#define SOC_LPMCU_LL1C_TIMER4_BASE_ADDR (0xB6010000)
#define SOC_LPMCU_LL1C_TIMER3_BASE_ADDR (0xB600F000)
#define SOC_LPMCU_LL1C_TIMER2_BASE_ADDR (0xB600E000)
#define SOC_LPMCU_LL1C_TIMER1_BASE_ADDR (0xB600D000)
#define SOC_LPMCU_LL1C_TIMER0_BASE_ADDR (0xB600C000)
#define SOC_LPMCU_LL1C_WDT7_BASE_ADDR (0xB600B000)
#define SOC_LPMCU_LL1C_WDT6_BASE_ADDR (0xB600A000)
#define SOC_LPMCU_LL1C_WDT5_BASE_ADDR (0xB6009000)
#define SOC_LPMCU_LL1C_WDT4_BASE_ADDR (0xB6008000)
#define SOC_LPMCU_LL1C_WDT3_BASE_ADDR (0xB6007000)
#define SOC_LPMCU_LL1C_WDT2_BASE_ADDR (0xB6006000)
#define SOC_LPMCU_LL1C_WDT1_BASE_ADDR (0xB6005000)
#define SOC_LPMCU_LL1C_WDT0_BASE_ADDR (0xB6004000)
#define SOC_LPMCU_LL1C_SYSCTRL_BASE_ADDR (0xB6001000)
#define SOC_LPMCU_CCPU5G_CPU_DTCM1_BASE_ADDR (0xB56C0000)
#define SOC_LPMCU_CCPU5G_CPU_ITCM1_BASE_ADDR (0xB5680000)
#define SOC_LPMCU_CCPU5G_CPU_DTCM0_BASE_ADDR (0xB5640000)
#define SOC_LPMCU_CCPU5G_CPU_ITCM0_BASE_ADDR (0xB5600000)
#define SOC_LPMCU_CCPU5G_LLRAM_BASE_ADDR (0xB5400000)
#define SOC_LPMCU_CCPU5G_EICC1_BASE_ADDR (0xB5308000)
#define SOC_LPMCU_CCPU5G_EICC0_BASE_ADDR (0xB5300000)
#define SOC_LPMCU_DW_AXI_CCPU5G_BASE_ADDR (0xB520E000)
#define SOC_LPMCU_CCPU5G_TIMER5_BASE_ADDR (0xB520D000)
#define SOC_LPMCU_CCPU5G_TIMER4_BASE_ADDR (0xB520C000)
#define SOC_LPMCU_CCPU5G_TIMER3_BASE_ADDR (0xB520B000)
#define SOC_LPMCU_CCPU5G_TIMER2_BASE_ADDR (0xB520A000)
#define SOC_LPMCU_CCPU5G_TIMER1_BASE_ADDR (0xB5209000)
#define SOC_LPMCU_CCPU5G_TIMER0_BASE_ADDR (0xB5208000)
#define SOC_LPMCU_CCPU5G_WDT1_BASE_ADDR (0xB5205000)
#define SOC_LPMCU_CCPU5G_WDT0_BASE_ADDR (0xB5204000)
#define SOC_LPMCU_CCPU5G_SYSCTRL_BASE_ADDR (0xB5201000)
#define SOC_LPMCU_CCPU5G_CPU_PRIVATE_BASE_ADDR (0xB5100000)
#define SOC_LPMCU_L2HAC_CPU_DTCM1_BASE_ADDR (0xB50C0000)
#define SOC_LPMCU_L2HAC_CPU_ITCM1_BASE_ADDR (0xB5080000)
#define SOC_LPMCU_L2HAC_CPU_DTCM0_BASE_ADDR (0xB5040000)
#define SOC_LPMCU_L2HAC_CPU_ITCM0_BASE_ADDR (0xB5000000)
#define SOC_LPMCU_L2HAC_LLRAM_BASE_ADDR (0xB4C00000)
#define SOC_LPMCU_L2HAC_CIPHER_BASE_ADDR (0xB4910000)
#define SOC_LPMCU_L2HAC_EICC1_BASE_ADDR (0xB4908000)
#define SOC_LPMCU_L2HAC_EICC0_BASE_ADDR (0xB4900000)
#define SOC_LPMCU_L2HAC_ASC_CFG_BASE_ADDR (0xB480C000)
#define SOC_LPMCU_L2HAC_MMBUF_CFG_BASE_ADDR (0xB480B000)
#define SOC_LPMCU_DW_AXI_L2HAC_BASE_ADDR (0xB4809000)
#define SOC_LPMCU_L2HAC_TIMER1_BASE_ADDR (0xB4807000)
#define SOC_LPMCU_L2HAC_TIMER0_BASE_ADDR (0xB4806000)
#define SOC_LPMCU_L2HAC_WDT1_BASE_ADDR (0xB4805000)
#define SOC_LPMCU_L2HAC_WDT0_BASE_ADDR (0xB4804000)
#define SOC_LPMCU_L2HAC_SYSCTRL_BASE_ADDR (0xB4801000)
#define SOC_LPMCU_L2HAC_CPU_PRIVATE_BASE_ADDR (0xB4700000)
#define SOC_LPMCU_MDM5G_AMON0_BASE_ADDR (0xB4200000)
#define SOC_LPMCU_IPCM_MDM5G_BASE_ADDR (0xB4101000)
#define SOC_LPMCU_RSR_ACC_MDM5G_BASE_ADDR (0xB4100000)
#define SOC_LPMCU_L2HAC_IMU_BASE_ADDR (0xB40D5000)
#define SOC_LPMCU_CCPU5G_IMU_BASE_ADDR (0xB40D4000)
#define SOC_LPMCU_DW_AXI_BBP5G_EXT_SOC_CFG_BASE_ADDR (0xB40D2000)
#define SOC_LPMCU_DW_AXI_PDF_CFG_BASE_ADDR (0xB40D1000)
#define SOC_LPMCU_DW_AXI_BBP5G_CFG_BASE_ADDR (0xB40D0000)
#define SOC_LPMCU_NOC_MDM5GBUS_SERVICE_TARGET_BASE_ADDR (0xB4080000)
#define SOC_LPMCU_DPM_PDT_BASE_ADDR (0xB4017000)
#define SOC_LPMCU_DPM_NLDL_BASE_ADDR (0xB4016000)
#define SOC_LPMCU_DPM_NPDS_BASE_ADDR (0xB4015000)
#define SOC_LPMCU_DPM_NCHE_BASE_ADDR (0xB4014000)
#define SOC_LPMCU_DPM_NCSI_BASE_ADDR (0xB4013000)
#define SOC_LPMCU_DPM_NX1_BASE_ADDR (0xB4012000)
#define SOC_LPMCU_DPM_NX0_BASE_ADDR (0xB4011000)
#define SOC_LPMCU_DPM_L2HAC_BASE_ADDR (0xB4010000)
#define SOC_LPMCU_DPM_CCPU5G_BASE_ADDR (0xB400F000)
#define SOC_LPMCU_MDM5G_LOAD_MON2_BASE_ADDR (0xB400E000)
#define SOC_LPMCU_MDM5G_LOAD_MON1_BASE_ADDR (0xB400D000)
#define SOC_LPMCU_MDM5G_PM_CTRL_BASE_ADDR (0xB400C000)
#define SOC_LPMCU_MDM5G_BUS_FLUX_BASE_ADDR (0xB400B000)
#define SOC_LPMCU_MDM5G_LOAD_MON0_BASE_ADDR (0xB400A000)
#define SOC_LPMCU_LM_MDM5G_BASE_ADDR (0xB4009000)
#define SOC_LPMCU_RTC_MDM5G_BASE_ADDR (0xB4008000)
#define SOC_LPMCU_MDM5G_EDMA1_BASE_ADDR (0xB4007000)
#define SOC_LPMCU_MDM5G_EDMA0_BASE_ADDR (0xB4006000)
#define SOC_LPMCU_SYSCNT_MDM5G_BASE_ADDR (0xB4004000)
#define SOC_LPMCU_MDM5G_UART1_BASE_ADDR (0xB4003000)
#define SOC_LPMCU_MDM5G_UART0_BASE_ADDR (0xB4002000)
#define SOC_LPMCU_SYSCTRL_MDM5G_BASE_ADDR (0xB4001000)
#define SOC_LPMCU_MODEM5G_CRG_BASE_ADDR (0xB4000000)
#define SOC_LPMCU_BBP5G_BASE_ADDR (0xB0000000)
#define SOC_LPMCU_PCIECtrl1_BASE_ADDR (0xAC000000)
#define SOC_LPMCU_PCIECtrl0_BASE_ADDR (0xAA000000)
#define SOC_LPMCU_NN_BASE_ADDR (0xA9540000)
#define SOC_LPMCU_NN_SMMU_BASE_ADDR (0xA9500000)
#define SOC_LPMCU_EPS_RAM_BASE_ADDR (0xA9470000)
#define SOC_LPMCU_ICCM_RAM_BASE_ADDR (0xA9448000)
#define SOC_LPMCU_EPS_ROM_BASE_ADDR (0xA9440000)
#define SOC_LPMCU_EPS_MMU_BASE_ADDR (0xA9430000)
#define SOC_LPMCU_EPS_PKE_BASE_ADDR (0xA9422000)
#define SOC_LPMCU_EPS_SCE_BASE_ADDR (0xA9421000)
#define SOC_LPMCU_EPS_KM_BASE_ADDR (0xA9420000)
#define SOC_LPMCU_EPS_IPC_BASE_ADDR (0xA9407000)
#define SOC_LPMCU_EPS_UART_BASE_ADDR (0xA9406000)
#define SOC_LPMCU_EPS_WD_BASE_ADDR (0xA9405000)
#define SOC_LPMCU_EPS_TIMER_BASE_ADDR (0xA9404000)
#define SOC_LPMCU_EPS_TRNG_BASE_ADDR (0xA9402000)
#define SOC_LPMCU_EPS_ETZPC_BASE_ADDR (0xA9401000)
#define SOC_LPMCU_EPS_CONFIG_BASE_ADDR (0xA9400000)
#define SOC_LPMCU_EPS_BUS_Service_Target_BASE_ADDR (0xA93D0000)
#define SOC_LPMCU_NOC_VENC2_Service_Target_BASE_ADDR (0xA93C0000)
#define SOC_LPMCU_NOC_VENC_Service_Target_BASE_ADDR (0xA93B0000)
#define SOC_LPMCU_NOC_VDEC_Service_Target_BASE_ADDR (0xA93A0000)
#define SOC_LPMCU_NOC_VCODECBUS_Service_Target_BASE_ADDR (0xA9390000)
#define SOC_LPMCU_NOC_IVP32_Service_Target_BASE_ADDR (0xA9380000)
#define SOC_LPMCU_MEDAI2_LoadMonitor_BASE_ADDR (0xA9301000)
#define SOC_LPMCU_MEDIA2_CRG_BASE_ADDR (0xA9300000)
#define SOC_LPMCU_VENC2_BASE_ADDR (0xA92C0000)
#define SOC_LPMCU_VENC_BASE_ADDR (0xA9280000)
#define SOC_LPMCU_VDEC_BASE_ADDR (0xA9200000)
#define SOC_LPMCU_IVP32_SMMU_BASE_ADDR (0xA91C0000)
#define SOC_LPMCU_DPM_BASE_ADDR (0xA9184000)
#define SOC_LPMCU_IVP32_TIMER1_BASE_ADDR (0xA9183000)
#define SOC_LPMCU_IVP32_TIMER0_BASE_ADDR (0xA9182000)
#define SOC_LPMCU_IVP32_WDG_BASE_ADDR (0xA9181000)
#define SOC_LPMCU_IVP32_CFG_BASE_ADDR (0xA9180000)
#define SOC_LPMCU_IVP32_IRAM_BASE_ADDR (0xA9100000)
#define SOC_LPMCU_IVP32_DRAM1_BASE_ADDR (0xA9040000)
#define SOC_LPMCU_IVP32_DRAM0_BASE_ADDR (0xA9000000)
#define SOC_LPMCU_NOC_VIVO_Service_Target_BASE_ADDR (0xA86A0000)
#define SOC_LPMCU_NOC_ISP_Service_Target_BASE_ADDR (0xA8690000)
#define SOC_LPMCU_NOC_DSS_Service_Target_BASE_ADDR (0xA8680000)
#define SOC_LPMCU_CSI_E_BASE_ADDR (0xA8608000)
#define SOC_LPMCU_CSI_D_BASE_ADDR (0xA8607000)
#define SOC_LPMCU_CSI_C_BASE_ADDR (0xA8606000)
#define SOC_LPMCU_CSI_B_BASE_ADDR (0xA8605000)
#define SOC_LPMCU_CSI_A_BASE_ADDR (0xA8604000)
#define SOC_LPMCU_CSI_adapter_BASE_ADDR (0xA8603000)
#define SOC_LPMCU_IDI2AXI_BASE_ADDR (0xA8602000)
#define SOC_LPMCU_MEDIA1_CRG_BASE_ADDR (0xA8601000)
#define SOC_LPMCU_MEDIA1_LoadMonitor_BASE_ADDR (0xA8600000)
#define SOC_LPMCU_MEDIA_COMMON_BASE_ADDR (0xA8500000)
#define SOC_LPMCU_GMP_LUT1_BASE_ADDR (0xA84EE000)
#define SOC_LPMCU_GMP_LUT0_BASE_ADDR (0xA84DE000)
#define SOC_LPMCU_DISP_CH2_BASE_ADDR (0xA84C2000)
#define SOC_LPMCU_DPM_POST_BASE_ADDR (0xA84BF000)
#define SOC_LPMCU_CROSSBAR_BASE_ADDR (0xA84BE000)
#define SOC_LPMCU_DISP_CH1_BASE_ADDR (0xA84A2000)
#define SOC_LPMCU_DISP_GLB_BASE_ADDR (0xA84A1000)
#define SOC_LPMCU_WB_BASE_ADDR (0xA84A0000)
#define SOC_LPMCU_DSS_PRO_BASE_ADDR (0xA8490000)
#define SOC_LPMCU_DBCU0_SMMU_BASE_ADDR (0xA8480000)
#define SOC_LPMCU_DP_ITF1_BASE_ADDR (0xA847F000)
#define SOC_LPMCU_DP_ITF0_BASE_ADDR (0xA847E000)
#define SOC_LPMCU_DISP_CH0_BASE_ADDR (0xA8462000)
#define SOC_LPMCU_DPM_PRE_BASE_ADDR (0xA8461000)
#define SOC_LPMCU_OV3_BASE_ADDR (0xA8460C00)
#define SOC_LPMCU_OV2_BASE_ADDR (0xA8460800)
#define SOC_LPMCU_OV1_BASE_ADDR (0xA8460400)
#define SOC_LPMCU_OV0_BASE_ADDR (0xA8460000)
#define SOC_LPMCU_WCH1_BASE_ADDR (0xA845C000)
#define SOC_LPMCU_WCH0_BASE_ADDR (0xA845A000)
#define SOC_LPMCU_RCH_D1_BASE_ADDR (0xA8453000)
#define SOC_LPMCU_RCH_D0_BASE_ADDR (0xA8452000)
#define SOC_LPMCU_RCH_D3_BASE_ADDR (0xA8451000)
#define SOC_LPMCU_RCH_D2_BASE_ADDR (0xA8450000)
#define SOC_LPMCU_RCH_G1_BASE_ADDR (0xA8440000)
#define SOC_LPMCU_RCH_G0_BASE_ADDR (0xA8438000)
#define SOC_LPMCU_RCH_V2_BASE_ADDR (0xA8430000)
#define SOC_LPMCU_RCH_V1_BASE_ADDR (0xA8428000)
#define SOC_LPMCU_RCH_V0_BASE_ADDR (0xA8420000)
#define SOC_LPMCU_GLB_BASE_ADDR (0xA8412000)
#define SOC_LPMCU_DBUG_BASE_ADDR (0xA8411000)
#define SOC_LPMCU_MCTL_MUTEX_BASE_ADDR (0xA8410800)
#define SOC_LPMCU_MCTL_SYS_BASE_ADDR (0xA8410000)
#define SOC_LPMCU_DBCU0_MIF_BASE_ADDR (0xA840A000)
#define SOC_LPMCU_DBCU1_AIF_BASE_ADDR (0xA8409000)
#define SOC_LPMCU_DBCU0_AIF_BASE_ADDR (0xA8407000)
#define SOC_LPMCU_CMD_BASE_ADDR (0xA8402000)
#define SOC_LPMCU_ASC_BASE_ADDR (0xA8401800)
#define SOC_LPMCU_DSI1_BASE_ADDR (0xA8401400)
#define SOC_LPMCU_DSI0_BASE_ADDR (0xA8401000)
#define SOC_LPMCU_MMBUF_CFG_BASE_ADDR (0xA8400000)
#define SOC_LPMCU_SMMUv500_CFG_BASE_ADDR (0xA83F0000)
#define SOC_LPMCU_ISP_R8_PERI_BASE_BASE_ADDR (0xA83EE000)
#define SOC_LPMCU_DPM_CAP_BASE_ADDR (0xA83E9000)
#define SOC_LPMCU_DPM_VID_BASE_ADDR (0xA83E8000)
#define SOC_LPMCU_DPM_RT_BASE_ADDR (0xA83E7000)
#define SOC_LPMCU_DPM_IPP_BASE_ADDR (0xA83E6000)
#define SOC_LPMCU_DPM_NOC_BASE_ADDR (0xA83E5000)
#define SOC_LPMCU_ISP_TCMDMA_BASE_ADDR (0xA83E4000)
#define SOC_LPMCU_ISP_SUB_CTRL_BASE_ADDR (0xA83E3000)
#define SOC_LPMCU_ISP_IPC_BASE_ADDR (0xA83E2000)
#define SOC_LPMCU_ISP_TIMER_BASE_ADDR (0xA83E1000)
#define SOC_LPMCU_ISP_WDT_BASE_ADDR (0xA83E0000)
#define SOC_LPMCU_ISP_R8_DTCM_BASE_ADDR (0xA83D0000)
#define SOC_LPMCU_ISP_R8_ITCM_BASE_ADDR (0xA83C0000)
#define SOC_LPMCU_ISP_Core_CFG_BASE_ADDR (0xA8200000)
#define SOC_LPMCU_FD_BASE_ADDR (0xA8040000)
#define SOC_LPMCU_SMMU_BASE_ADDR (0xA8020000)
#define SOC_LPMCU_CMP_BASE_ADDR (0xA800E000)
#define SOC_LPMCU_RNR_BASE_ADDR (0xA800D000)
#define SOC_LPMCU_ORB_BASE_ADDR (0xA800C000)
#define SOC_LPMCU_MFNR_BASE_ADDR (0xA800B000)
#define SOC_LPMCU_MCF_BASE_ADDR (0xA800A000)
#define SOC_LPMCU_VBK_BASE_ADDR (0xA8009000)
#define SOC_LPMCU_CVDR_BASE_ADDR (0xA8006000)
#define SOC_LPMCU_CMDLST_BASE_ADDR (0xA8005000)
#define SOC_LPMCU_TOP_BASE_ADDR (0xA8004000)
#define SOC_LPMCU_SMMU_MASTER_BASE_ADDR (0xA8003000)
#define SOC_LPMCU_JPGDEC_BASE_ADDR (0xA8001000)
#define SOC_LPMCU_JPGENC_BASE_ADDR (0xA8000000)
#define SOC_LPMCU_sysdma_smmu_cfg_BASE_ADDR (0xA5F80000)
#define SOC_LPMCU_aic0_smmu_cfg_BASE_ADDR (0xA5F00000)
#define SOC_LPMCU_aic1_smmu_cfg_BASE_ADDR (0xA5E80000)
#define SOC_LPMCU_sysdma_cfg_BASE_ADDR (0xA5E60000)
#define SOC_LPMCU_npu_dpm1_BASE_ADDR (0xA5E0A000)
#define SOC_LPMCU_npu_dpm0_BASE_ADDR (0xA5E09000)
#define SOC_LPMCU_l2buf_cfg_BASE_ADDR (0xA5E08000)
#define SOC_LPMCU_npu_etzpc_BASE_ADDR (0xA5E07000)
#define SOC_LPMCU_npu_hw_exp_irq_BASE_ADDR (0xA5E06000)
#define SOC_LPMCU_npu_uart_BASE_ADDR (0xA5E05000)
#define SOC_LPMCU_npu_sysctrl_BASE_ADDR (0xA5E04000)
#define SOC_LPMCU_npu_crg_BASE_ADDR (0xA5E03000)
#define SOC_LPMCU_npu_tzpc_BASE_ADDR (0xA5E02000)
#define SOC_LPMCU_npu_ipc_ns_BASE_ADDR (0xA5E01000)
#define SOC_LPMCU_npu_ipc_s_BASE_ADDR (0xA5E00000)
#define SOC_LPMCU_gic_cfg_BASE_ADDR (0xA5C00000)
#define SOC_LPMCU_aic1_subsys_cfg_BASE_ADDR (0xA5100000)
#define SOC_LPMCU_aic0_subsys_cfg_BASE_ADDR (0xA5000000)
#define SOC_LPMCU_npu_bus_service_target_BASE_ADDR (0xA4D30000)
#define SOC_LPMCU_L2BUF_BASE_ADDR (0xA4800000)
#define SOC_LPMCU_SRAM_reg_BASE_ADDR (0xA4230000)
#define SOC_LPMCU_SRAM_atomicdec_BASE_ADDR (0xA4220000)
#define SOC_LPMCU_SRAM_atomicadd_BASE_ADDR (0xA4210000)
#define SOC_LPMCU_SRAM_normal_BASE_ADDR (0xA4200000)
#define SOC_LPMCU_bs_slv_BASE_ADDR (0xA4110000)
#define SOC_LPMCU_doorbell_sts_BASE_ADDR (0xA4100000)
#define SOC_LPMCU_doorbell_cfg_BASE_ADDR (0xA4080000)
#define SOC_LPMCU_npu_cpu_secure_BASE_ADDR (0xA4037000)
#define SOC_LPMCU_axi_mon_soc_BASE_ADDR (0xA4036000)
#define SOC_LPMCU_axi_mon_bs_BASE_ADDR (0xA4035000)
#define SOC_LPMCU_axi_mon_cpu_BASE_ADDR (0xA4034000)
#define SOC_LPMCU_ai_cpu_local_ctrl_BASE_ADDR (0xA4032000)
#define SOC_LPMCU_ts_cpu_local_ctrl_BASE_ADDR (0xA4031000)
#define SOC_LPMCU_sysctrl_npu_cpu_BASE_ADDR (0xA4030000)
#define SOC_LPMCU_fcm_local_ctrl_BASE_ADDR (0xA4022000)
#define SOC_LPMCU_ts_cpu_a55_ctrl_BASE_ADDR (0xA4021000)
#define SOC_LPMCU_ai_cpu_a55_ctrl_BASE_ADDR (0xA4020000)
#define SOC_LPMCU_ts_cpu_timer_BASE_ADDR (0xA4011000)
#define SOC_LPMCU_ai_cpu_timer_BASE_ADDR (0xA4010000)
#define SOC_LPMCU_ts_cpu_watchdog_BASE_ADDR (0xA4001000)
#define SOC_LPMCU_ai_cpu_watchdog_BASE_ADDR (0xA4000000)
#define SOC_LPMCU_DSP0_L2MEM_BASE_ADDR (0xA3E80000)
#define SOC_LPMCU_DSP0_IMEM_BASE_ADDR (0xA3D00000)
#define SOC_LPMCU_DSP0_DMEM_BASE_ADDR (0xA3C00000)
#define SOC_LPMCU_DSP_L2C_BASE_ADDR (0xA3A02000)
#define SOC_LPMCU_GUTL_BBP_BASE_ADDR (0xA1000000)
#define SOC_LPMCU_CCPU_LOCAL_MEM_BASE_ADDR (0xA0800000)
#define SOC_LPMCU_CCPU_DTCM1_BASE_ADDR (0xA0760000)
#define SOC_LPMCU_CCPU_ITCM1_BASE_ADDR (0xA0740000)
#define SOC_LPMCU_CCPU_DTCM0_BASE_ADDR (0xA0720000)
#define SOC_LPMCU_CCPU_ITCM0_BASE_ADDR (0xA0700000)
#define SOC_LPMCU_AMON_MDM_BASE_ADDR (0xA0520000)
#define SOC_LPMCU_MDM_4G_BUS_SERVICE_TARGET_BASE_ADDR (0xA0500000)
#define SOC_LPMCU_MDM_HDLC_BASE_ADDR (0xA0454000)
#define SOC_LPMCU_UPACC_BASE_ADDR (0xA0453000)
#define SOC_LPMCU_MDM_CIPHER_BASE_ADDR (0xA0452000)
#define SOC_LPMCU_RSR_ACC_MDM_BASE_ADDR (0xA0443000)
#define SOC_LPMCU_IPCM_BASE_ADDR (0xA0441000)
#define SOC_LPMCU_CICOM0_BASE_ADDR (0xA0440000)
#define SOC_LPMCU_CICOM1_BASE_ADDR (0xA043F000)
#define SOC_LPMCU_MDM_EICC_BASE_ADDR (0xA0400000)
#define SOC_LPMCU_DW_AXI_CCPU_BASE_ADDR (0xA0223000)
#define SOC_LPMCU_MDM_SYSCNT_BASE_ADDR (0xA0220000)
#define SOC_LPMCU_MDM_DPM_PDT_BASE_ADDR (0xA021B000)
#define SOC_LPMCU_MDM_DPM_PDF_BASE_ADDR (0xA021A000)
#define SOC_LPMCU_MDM_DPM_NXDSP_BASE_ADDR (0xA0219000)
#define SOC_LPMCU_MDM_DPM_CCPU_BASE_ADDR (0xA0218000)
#define SOC_LPMCU_MDM_RTC_BASE_ADDR (0xA0217000)
#define SOC_LPMCU_MDM_BUS_FLUX_BASE_ADDR (0xA0215000)
#define SOC_LPMCU_WDT_CCPU1_BASE_ADDR (0xA0214000)
#define SOC_LPMCU_MDM_LOAD_MON_BASE_ADDR (0xA0213000)
#define SOC_LPMCU_WDT_DSP0_BASE_ADDR (0xA0212000)
#define SOC_LPMCU_MDM_EDMA1_BASE_ADDR (0xA0210000)
#define SOC_LPMCU_MDM_TIMER9_BASE_ADDR (0xA020F000)
#define SOC_LPMCU_MDM_TIMER8_BASE_ADDR (0xA020E000)
#define SOC_LPMCU_MDM_TIMER7_BASE_ADDR (0xA020D000)
#define SOC_LPMCU_MDM_TIMER6_BASE_ADDR (0xA020C000)
#define SOC_LPMCU_MDM_TIMER5_BASE_ADDR (0xA020B000)
#define SOC_LPMCU_MDM_TIMER4_BASE_ADDR (0xA020A000)
#define SOC_LPMCU_MDM_TIMER3_BASE_ADDR (0xA0209000)
#define SOC_LPMCU_MDM_TIMER2_BASE_ADDR (0xA0208000)
#define SOC_LPMCU_MDM_TIMER1_BASE_ADDR (0xA0207000)
#define SOC_LPMCU_MDM_TIMER0_BASE_ADDR (0xA0206000)
#define SOC_LPMCU_MDM_UART1_BASE_ADDR (0xA0205000)
#define SOC_LPMCU_MDM_EDMA0_BASE_ADDR (0xA0204000)
#define SOC_LPMCU_MDM_UART0_BASE_ADDR (0xA0203000)
#define SOC_LPMCU_MDM_EDMA2_BASE_ADDR (0xA0202000)
#define SOC_LPMCU_WDT_CCPU0_BASE_ADDR (0xA0201000)
#define SOC_LPMCU_SYSCTRL_MDM_BASE_ADDR (0xA0200000)
#define SOC_LPMCU_CCPU_PRIVATE_BASE_ADDR (0xA0100000)
#define SOC_LPMCU_CCPU_L2C_BASE_ADDR (0xA0000000)
#define SOC_LPMCU_SECRAM_remap_BASE_ADDR (0x60000000)
#define SOC_LPMCU_DMSS_BASE_ADDR (0x5A980000)
#define SOC_LPMCU_DMCPACK3_BASE_ADDR (0x5A960000)
#define SOC_LPMCU_DMCPACK2_BASE_ADDR (0x5A940000)
#define SOC_LPMCU_DMCPACK1_BASE_ADDR (0x5A920000)
#define SOC_LPMCU_DMCPACK0_BASE_ADDR (0x5A900000)
#define SOC_LPMCU_CSSYS_APB_BASE_ADDR (0x50000000)
#define SOC_LPMCU_LP_CONFIG_BASE_ADDR (0x4028F000)
#define SOC_LPMCU_LP_TIMER_BASE_ADDR (0x4028E000)
#define SOC_LPMCU_LP_WDG_BASE_ADDR (0x4028D000)
#define SOC_LPMCU_CORE_CRG_B_M_BASE_ADDR (0x40289000)
#define SOC_LPMCU_CORE_CRG_L_L3_BASE_ADDR (0x40288000)
#define SOC_LPMCU_LP_PCTRL_BASE_ADDR (0x40287000)
#define SOC_LPMCU_PERI_CRG_BASE_ADDR (0x40285000)
#define SOC_LPMCU_APB2SPI_BASE_ADDR (0x40284000)
#define SOC_LPMCU_PMU_I2C0_BASE_ADDR (0x40283000)
#define SOC_LPMCU_UART6_BASE_ADDR (0x40282000)
#define SOC_LPMCU_PMC_BASE_ADDR (0x40281000)
#define SOC_LPMCU_TSENSORC_BASE_ADDR (0x40280000)
#define SOC_LPMCU_BB_DRX_BASE_ADDR (0x40240000)
#define SOC_LPMCU_GPIO36_BASE_ADDR (0x40238000)
#define SOC_LPMCU_GPIO35_BASE_ADDR (0x40237000)
#define SOC_LPMCU_GPIO34_BASE_ADDR (0x40236000)
#define SOC_LPMCU_GPIO33_BASE_ADDR (0x40235000)
#define SOC_LPMCU_GPIO32_BASE_ADDR (0x40234000)
#define SOC_LPMCU_GPIO31_BASE_ADDR (0x40233000)
#define SOC_LPMCU_GPIO30_BASE_ADDR (0x40232000)
#define SOC_LPMCU_GPIO29_BASE_ADDR (0x40231000)
#define SOC_LPMCU_GPIO28_BASE_ADDR (0x40230000)
#define SOC_LPMCU_GPIO27_BASE_ADDR (0x4022F000)
#define SOC_LPMCU_GPIO26_BASE_ADDR (0x4022E000)
#define SOC_LPMCU_GPIO25_BASE_ADDR (0x4022D000)
#define SOC_LPMCU_GPIO24_BASE_ADDR (0x4022C000)
#define SOC_LPMCU_GPIO23_BASE_ADDR (0x4022B000)
#define SOC_LPMCU_GPIO22_BASE_ADDR (0x4022A000)
#define SOC_LPMCU_GPIO21_BASE_ADDR (0x40229000)
#define SOC_LPMCU_GPIO20_BASE_ADDR (0x40228000)
#define SOC_LPMCU_TIMER17_BASE_ADDR (0x40223000)
#define SOC_LPMCU_TIMER16_BASE_ADDR (0x40222000)
#define SOC_LPMCU_GPIO1_SE_BASE_ADDR (0x40221000)
#define SOC_LPMCU_AO_WDG_BASE_ADDR (0x40220000)
#define SOC_LPMCU_SPI3_BASE_ADDR (0x4021F000)
#define SOC_LPMCU_AO_TZPC_BASE_ADDR (0x4021E000)
#define SOC_LPMCU_AO_LoadMonitor_BASE_ADDR (0x4021D000)
#define SOC_LPMCU_AO_IOC_BASE_ADDR (0x4021C000)
#define SOC_LPMCU_SCTRL_BASE_ADDR (0x4021B000)
#define SOC_LPMCU_EFUSEC_BASE_ADDR (0x4021A000)
#define SOC_LPMCU_AO_IPC_NS_BASE_ADDR (0x40219000)
#define SOC_LPMCU_AO_IPC_S_BASE_ADDR (0x40218000)
#define SOC_LPMCU_SYS_CNT_BASE_ADDR (0x40216000)
#define SOC_LPMCU_SPMI_BASE_ADDR (0x40210000)
#define SOC_LPMCU_SCI1_BASE_ADDR (0x4020F000)
#define SOC_LPMCU_SCI0_BASE_ADDR (0x4020E000)
#define SOC_LPMCU_RTC1_BASE_ADDR (0x4020D000)
#define SOC_LPMCU_RTC0_BASE_ADDR (0x4020C000)
#define SOC_LPMCU_TIMER15_BASE_ADDR (0x4020B000)
#define SOC_LPMCU_TIMER14_BASE_ADDR (0x4020A000)
#define SOC_LPMCU_TIMER13_BASE_ADDR (0x40209000)
#define SOC_LPMCU_TIMER8_BASE_ADDR (0x40208000)
#define SOC_LPMCU_TIMER7_BASE_ADDR (0x40207000)
#define SOC_LPMCU_TIMER6_BASE_ADDR (0x40206000)
#define SOC_LPMCU_TIMER5_BASE_ADDR (0x40205000)
#define SOC_LPMCU_TIMER4_BASE_ADDR (0x40204000)
#define SOC_LPMCU_TIMER3_BASE_ADDR (0x40203000)
#define SOC_LPMCU_TIMER2_BASE_ADDR (0x40202000)
#define SOC_LPMCU_TIMER1_BASE_ADDR (0x40201000)
#define SOC_LPMCU_TIMER0_BASE_ADDR (0x40200000)
#define SOC_LPMCU_DRAM_BASE_ADDR (0x10000000)
#define SOC_LPMCU_RAM_BASE_ADDR (0x00040000)
#define SOC_LPMCU_LP_RAM_BASE_ADDR (0x00020000)
#define SOC_LPMCU_BOOTROM_BASE_ADDR (0x00000000)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
