# Computer-Aided-Design-of-Digital-Systems

Computer Aided Design of Digital Systems Course projects.

This repository contains the Computer Assignments of Computer Aided Design of Digital Systems Cours course Implemented with Verilog @ ECE, University of Tehran, Fall 2024.

- CA1: Approximate Multiplier
- CA2: Circular Buffer
- CA3: Synthesis Approximate Multiplier
- CA4: Eyeriss Processing Element part1
- CA5: Eyeriss Processing Element part2
- CA6: *Optional - Design and implementation of a unit array
