
PWM_assg.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000400  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000588  08000588  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000588  08000588  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  08000588  08000588  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000588  08000588  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000588  08000588  00001588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800058c  0800058c  0000158c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000590  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000020  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00002004  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001263  00000000  00000000  0000202e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000447  00000000  00000000  00003291  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c0  00000000  00000000  000036d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000007f  00000000  00000000  00003798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017fb8  00000000  00000000  00003817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000ffa  00000000  00000000  0001b7cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bd16  00000000  00000000  0001c7c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a84df  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000198  00000000  00000000  000a8524  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000a86bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000063  00000000  00000000  000a86db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000570 	.word	0x08000570

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000570 	.word	0x08000570

080001c8 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80001d0:	4b0e      	ldr	r3, [pc, #56]	@ (800020c <DelayMs+0x44>)
 80001d2:	685b      	ldr	r3, [r3, #4]
 80001d4:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80001d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000210 <DelayMs+0x48>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	4a0e      	ldr	r2, [pc, #56]	@ (8000214 <DelayMs+0x4c>)
 80001dc:	fba2 2303 	umull	r2, r3, r2, r3
 80001e0:	099b      	lsrs	r3, r3, #6
 80001e2:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	68ba      	ldr	r2, [r7, #8]
 80001e8:	fb02 f303 	mul.w	r3, r2, r3
 80001ec:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80001ee:	bf00      	nop
 80001f0:	4b06      	ldr	r3, [pc, #24]	@ (800020c <DelayMs+0x44>)
 80001f2:	685a      	ldr	r2, [r3, #4]
 80001f4:	68fb      	ldr	r3, [r7, #12]
 80001f6:	1ad2      	subs	r2, r2, r3
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	429a      	cmp	r2, r3
 80001fc:	d3f8      	bcc.n	80001f0 <DelayMs+0x28>
}
 80001fe:	bf00      	nop
 8000200:	bf00      	nop
 8000202:	3714      	adds	r7, #20
 8000204:	46bd      	mov	sp, r7
 8000206:	bc80      	pop	{r7}
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	e0001000 	.word	0xe0001000
 8000210:	20000000 	.word	0x20000000
 8000214:	10624dd3 	.word	0x10624dd3

08000218 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0

	SystemInit();
 800021c:	f000 f924 	bl	8000468 <SystemInit>
	SwitchInit();
 8000220:	f000 f8da 	bl	80003d8 <SwitchInit>
	PWM_Init();
 8000224:	f000 f872 	bl	800030c <PWM_Init>
	while(1) {
		while(1) {

			while(ccr <= 100)
 8000228:	e047      	b.n	80002ba <main+0xa2>
				{
					while(SwitchExtiFlag == 0)
 800022a:	bf00      	nop
 800022c:	4b26      	ldr	r3, [pc, #152]	@ (80002c8 <main+0xb0>)
 800022e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000232:	2b00      	cmp	r3, #0
 8000234:	d0fa      	beq.n	800022c <main+0x14>
								;
					START:
 8000236:	bf00      	nop
						TIM8->CCR1 = ccr;
 8000238:	4b24      	ldr	r3, [pc, #144]	@ (80002cc <main+0xb4>)
 800023a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800023e:	4b24      	ldr	r3, [pc, #144]	@ (80002d0 <main+0xb8>)
 8000240:	635a      	str	r2, [r3, #52]	@ 0x34
						DelayMs(1000);
 8000242:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000246:	f7ff ffbf 	bl	80001c8 <DelayMs>

						if (ccr == 100)
 800024a:	4b20      	ldr	r3, [pc, #128]	@ (80002cc <main+0xb4>)
 800024c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000250:	2b64      	cmp	r3, #100	@ 0x64
 8000252:	d126      	bne.n	80002a2 <main+0x8a>
						{
							while(ccr <= 100)
 8000254:	e020      	b.n	8000298 <main+0x80>
							{
								while(SwitchExtiFlag == 0)
 8000256:	bf00      	nop
 8000258:	4b1b      	ldr	r3, [pc, #108]	@ (80002c8 <main+0xb0>)
 800025a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d0fa      	beq.n	8000258 <main+0x40>
										;
									TIM8->CCR1 = ccr;
 8000262:	4b1a      	ldr	r3, [pc, #104]	@ (80002cc <main+0xb4>)
 8000264:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000268:	4b19      	ldr	r3, [pc, #100]	@ (80002d0 <main+0xb8>)
 800026a:	635a      	str	r2, [r3, #52]	@ 0x34
									DelayMs(1000);
 800026c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000270:	f7ff ffaa 	bl	80001c8 <DelayMs>
									ccr -= 10;
 8000274:	4b15      	ldr	r3, [pc, #84]	@ (80002cc <main+0xb4>)
 8000276:	f9b3 3000 	ldrsh.w	r3, [r3]
 800027a:	b29b      	uxth	r3, r3
 800027c:	3b0a      	subs	r3, #10
 800027e:	b29b      	uxth	r3, r3
 8000280:	b21a      	sxth	r2, r3
 8000282:	4b12      	ldr	r3, [pc, #72]	@ (80002cc <main+0xb4>)
 8000284:	801a      	strh	r2, [r3, #0]
									SwitchExtiFlag = 0;
 8000286:	4b10      	ldr	r3, [pc, #64]	@ (80002c8 <main+0xb0>)
 8000288:	2200      	movs	r2, #0
 800028a:	801a      	strh	r2, [r3, #0]
									if (ccr == 0)
 800028c:	4b0f      	ldr	r3, [pc, #60]	@ (80002cc <main+0xb4>)
 800028e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000292:	2b00      	cmp	r3, #0
 8000294:	d100      	bne.n	8000298 <main+0x80>
										goto START;
 8000296:	e7cf      	b.n	8000238 <main+0x20>
							while(ccr <= 100)
 8000298:	4b0c      	ldr	r3, [pc, #48]	@ (80002cc <main+0xb4>)
 800029a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800029e:	2b64      	cmp	r3, #100	@ 0x64
 80002a0:	ddd9      	ble.n	8000256 <main+0x3e>

							}
						}
						ccr += 10;
 80002a2:	4b0a      	ldr	r3, [pc, #40]	@ (80002cc <main+0xb4>)
 80002a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80002a8:	b29b      	uxth	r3, r3
 80002aa:	330a      	adds	r3, #10
 80002ac:	b29b      	uxth	r3, r3
 80002ae:	b21a      	sxth	r2, r3
 80002b0:	4b06      	ldr	r3, [pc, #24]	@ (80002cc <main+0xb4>)
 80002b2:	801a      	strh	r2, [r3, #0]
						SwitchExtiFlag = 0;
 80002b4:	4b04      	ldr	r3, [pc, #16]	@ (80002c8 <main+0xb0>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	801a      	strh	r2, [r3, #0]
			while(ccr <= 100)
 80002ba:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <main+0xb4>)
 80002bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80002c0:	2b64      	cmp	r3, #100	@ 0x64
 80002c2:	ddb2      	ble.n	800022a <main+0x12>
 80002c4:	e7f9      	b.n	80002ba <main+0xa2>
 80002c6:	bf00      	nop
 80002c8:	20000022 	.word	0x20000022
 80002cc:	20000020 	.word	0x20000020
 80002d0:	40010400 	.word	0x40010400

080002d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b083      	sub	sp, #12
 80002d8:	af00      	add	r7, sp, #0
 80002da:	4603      	mov	r3, r0
 80002dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	db0b      	blt.n	80002fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002e6:	79fb      	ldrb	r3, [r7, #7]
 80002e8:	f003 021f 	and.w	r2, r3, #31
 80002ec:	4906      	ldr	r1, [pc, #24]	@ (8000308 <__NVIC_EnableIRQ+0x34>)
 80002ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002f2:	095b      	lsrs	r3, r3, #5
 80002f4:	2001      	movs	r0, #1
 80002f6:	fa00 f202 	lsl.w	r2, r0, r2
 80002fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002fe:	bf00      	nop
 8000300:	370c      	adds	r7, #12
 8000302:	46bd      	mov	sp, r7
 8000304:	bc80      	pop	{r7}
 8000306:	4770      	bx	lr
 8000308:	e000e100 	.word	0xe000e100

0800030c <PWM_Init>:
Date: Oct 1, 2024
*/

#include "pwm.h"

void PWM_Init(void) {
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
	// GPIO PC6 as Timer Channel TIM8 CH1
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8000310:	4b2e      	ldr	r3, [pc, #184]	@ (80003cc <PWM_Init+0xc0>)
 8000312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000314:	4a2d      	ldr	r2, [pc, #180]	@ (80003cc <PWM_Init+0xc0>)
 8000316:	f043 0304 	orr.w	r3, r3, #4
 800031a:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOC->MODER |= BV(6*2+1);
 800031c:	4b2c      	ldr	r3, [pc, #176]	@ (80003d0 <PWM_Init+0xc4>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	4a2b      	ldr	r2, [pc, #172]	@ (80003d0 <PWM_Init+0xc4>)
 8000322:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000326:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= ~BV(6*2);
 8000328:	4b29      	ldr	r3, [pc, #164]	@ (80003d0 <PWM_Init+0xc4>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	4a28      	ldr	r2, [pc, #160]	@ (80003d0 <PWM_Init+0xc4>)
 800032e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000332:	6013      	str	r3, [r2, #0]
	GPIOC->AFR[0] |= BV(24) | BV(25);
 8000334:	4b26      	ldr	r3, [pc, #152]	@ (80003d0 <PWM_Init+0xc4>)
 8000336:	6a1b      	ldr	r3, [r3, #32]
 8000338:	4a25      	ldr	r2, [pc, #148]	@ (80003d0 <PWM_Init+0xc4>)
 800033a:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 800033e:	6213      	str	r3, [r2, #32]

	// PWM Setup
	RCC->APB2ENR |= RCC_APB2ENR_TIM8EN;
 8000340:	4b22      	ldr	r3, [pc, #136]	@ (80003cc <PWM_Init+0xc0>)
 8000342:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000344:	4a21      	ldr	r2, [pc, #132]	@ (80003cc <PWM_Init+0xc0>)
 8000346:	f043 0302 	orr.w	r3, r3, #2
 800034a:	6453      	str	r3, [r2, #68]	@ 0x44
	//1. Setup PWM clock (10 KHz to 100 KHz). Program the period (ARR) and the duty cycle (CCR) respectively in ARR and CCRx registers.
	//	* PCLK = 16MHz, PSC = 16 --> TCLK = 1MHz
	//	* ARR = 100 => PWM output freq = TCLK / ARR = 1 MHz / 100 = 10 KHz
	TIM8->ARR = ARR_Val;
 800034c:	4b21      	ldr	r3, [pc, #132]	@ (80003d4 <PWM_Init+0xc8>)
 800034e:	2264      	movs	r2, #100	@ 0x64
 8000350:	62da      	str	r2, [r3, #44]	@ 0x2c
	//	* CCR = 0 => 0% Duty Cycle
	TIM8->CCR1 = 0;
 8000352:	4b20      	ldr	r3, [pc, #128]	@ (80003d4 <PWM_Init+0xc8>)
 8000354:	2200      	movs	r2, #0
 8000356:	635a      	str	r2, [r3, #52]	@ 0x34
	//2. Configure the output pin:
	//	* Select the output mode by writing CCS bits (00 = output) in CCMRx register.
	TIM8->CCMR1 &= ~(TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC1S_1);
 8000358:	4b1e      	ldr	r3, [pc, #120]	@ (80003d4 <PWM_Init+0xc8>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	4a1d      	ldr	r2, [pc, #116]	@ (80003d4 <PWM_Init+0xc8>)
 800035e:	f023 0303 	bic.w	r3, r3, #3
 8000362:	6193      	str	r3, [r2, #24]
	//	* Select the polarity by writing the CCxP bit (0 = active high) in CCER register.
	TIM8->CCER &= ~TIM_CCER_CC1P;
 8000364:	4b1b      	ldr	r3, [pc, #108]	@ (80003d4 <PWM_Init+0xc8>)
 8000366:	6a1b      	ldr	r3, [r3, #32]
 8000368:	4a1a      	ldr	r2, [pc, #104]	@ (80003d4 <PWM_Init+0xc8>)
 800036a:	f023 0302 	bic.w	r3, r3, #2
 800036e:	6213      	str	r3, [r2, #32]
	//3. Select the PWM mode (PWM1 or PWM2) by writing OCxM bits in CCMRx register.
	//	* The PWM mode can be selected independently on each channel (one PWM per OCx output) by writing 110 (PWM mode 1) or 111 (PWM mode 2) in the TIMx_CCMRx register.
	TIM8->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2;
 8000370:	4b18      	ldr	r3, [pc, #96]	@ (80003d4 <PWM_Init+0xc8>)
 8000372:	699b      	ldr	r3, [r3, #24]
 8000374:	4a17      	ldr	r2, [pc, #92]	@ (80003d4 <PWM_Init+0xc8>)
 8000376:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800037a:	6193      	str	r3, [r2, #24]
	//4. Set the preload bit in CCMRx register and the ARPE bit in the CR1 register.
	TIM8->CCMR1 |= TIM_CCMR1_OC1PE;
 800037c:	4b15      	ldr	r3, [pc, #84]	@ (80003d4 <PWM_Init+0xc8>)
 800037e:	699b      	ldr	r3, [r3, #24]
 8000380:	4a14      	ldr	r2, [pc, #80]	@ (80003d4 <PWM_Init+0xc8>)
 8000382:	f043 0308 	orr.w	r3, r3, #8
 8000386:	6193      	str	r3, [r2, #24]
	TIM8->CR1 |= TIM_CR1_ARPE;
 8000388:	4b12      	ldr	r3, [pc, #72]	@ (80003d4 <PWM_Init+0xc8>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	4a11      	ldr	r2, [pc, #68]	@ (80003d4 <PWM_Init+0xc8>)
 800038e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000392:	6013      	str	r3, [r2, #0]
	//5. Select the counting mode in CR1:
	//	* PWM edge-aligned mode (00): the counter must be configured up-counting or down-counting.
	TIM8->CR1 &= ~(TIM_CR1_CMS_0 | TIM_CR1_CMS_1);
 8000394:	4b0f      	ldr	r3, [pc, #60]	@ (80003d4 <PWM_Init+0xc8>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	4a0e      	ldr	r2, [pc, #56]	@ (80003d4 <PWM_Init+0xc8>)
 800039a:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 800039e:	6013      	str	r3, [r2, #0]
	//	* PWM center aligned mode: the counter mode must be center aligned counting mode (CMS bits different from '00').
	//6. Enable the capture compare in CCER.
	TIM8->CCER |= TIM_CCER_CC1E;
 80003a0:	4b0c      	ldr	r3, [pc, #48]	@ (80003d4 <PWM_Init+0xc8>)
 80003a2:	6a1b      	ldr	r3, [r3, #32]
 80003a4:	4a0b      	ldr	r2, [pc, #44]	@ (80003d4 <PWM_Init+0xc8>)
 80003a6:	f043 0301 	orr.w	r3, r3, #1
 80003aa:	6213      	str	r3, [r2, #32]
	//7. Enable main output in BDTR and Enable the counter.
	TIM8->BDTR |= TIM_BDTR_MOE;
 80003ac:	4b09      	ldr	r3, [pc, #36]	@ (80003d4 <PWM_Init+0xc8>)
 80003ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80003b0:	4a08      	ldr	r2, [pc, #32]	@ (80003d4 <PWM_Init+0xc8>)
 80003b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80003b6:	6453      	str	r3, [r2, #68]	@ 0x44
	TIM8->CR1 |= TIM_CR1_CEN;
 80003b8:	4b06      	ldr	r3, [pc, #24]	@ (80003d4 <PWM_Init+0xc8>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	4a05      	ldr	r2, [pc, #20]	@ (80003d4 <PWM_Init+0xc8>)
 80003be:	f043 0301 	orr.w	r3, r3, #1
 80003c2:	6013      	str	r3, [r2, #0]
}
 80003c4:	bf00      	nop
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bc80      	pop	{r7}
 80003ca:	4770      	bx	lr
 80003cc:	40023800 	.word	0x40023800
 80003d0:	40020800 	.word	0x40020800
 80003d4:	40010400 	.word	0x40010400

080003d8 <SwitchInit>:
void SwitchInit(void) {
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
	// Enable GPIO clock
    RCC->AHB1ENR |= BV(SWITCH_GPIO_CLKEN);
 80003dc:	4b14      	ldr	r3, [pc, #80]	@ (8000430 <SwitchInit+0x58>)
 80003de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003e0:	4a13      	ldr	r2, [pc, #76]	@ (8000430 <SwitchInit+0x58>)
 80003e2:	f043 0301 	orr.w	r3, r3, #1
 80003e6:	6313      	str	r3, [r2, #48]	@ 0x30
	// Set gpio mode as input
    GPIOA->MODER &= ~(BV(SWITCH_PIN*2+1) | BV(SWITCH_PIN*2));
 80003e8:	4b12      	ldr	r3, [pc, #72]	@ (8000434 <SwitchInit+0x5c>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4a11      	ldr	r2, [pc, #68]	@ (8000434 <SwitchInit+0x5c>)
 80003ee:	f023 0303 	bic.w	r3, r3, #3
 80003f2:	6013      	str	r3, [r2, #0]
	// set no pull-up pull-down registers
    GPIOA->PUPDR &= ~(BV(SWITCH_PIN*2+1) | BV(SWITCH_PIN*2));
 80003f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000434 <SwitchInit+0x5c>)
 80003f6:	68db      	ldr	r3, [r3, #12]
 80003f8:	4a0e      	ldr	r2, [pc, #56]	@ (8000434 <SwitchInit+0x5c>)
 80003fa:	f023 0303 	bic.w	r3, r3, #3
 80003fe:	60d3      	str	r3, [r2, #12]
	// enable falling edge detection (in FTSR)
    EXTI->FTSR |= BV(SWITCH_EXTI);
 8000400:	4b0d      	ldr	r3, [pc, #52]	@ (8000438 <SwitchInit+0x60>)
 8000402:	68db      	ldr	r3, [r3, #12]
 8000404:	4a0c      	ldr	r2, [pc, #48]	@ (8000438 <SwitchInit+0x60>)
 8000406:	f043 0301 	orr.w	r3, r3, #1
 800040a:	60d3      	str	r3, [r2, #12]
	// enable (unmask) exti interrupt (in IMR)
    EXTI->IMR |= BV(SWITCH_EXTI);
 800040c:	4b0a      	ldr	r3, [pc, #40]	@ (8000438 <SwitchInit+0x60>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	4a09      	ldr	r2, [pc, #36]	@ (8000438 <SwitchInit+0x60>)
 8000412:	f043 0301 	orr.w	r3, r3, #1
 8000416:	6013      	str	r3, [r2, #0]
	// select exti interrupt (in SYSCFG->EXTICRx) -- EXTI0 --> EXTICR1[3:0] = 0000
    SYSCFG->EXTICR[0] &= ~(BV(3)|BV(2)|BV(1)|BV(0));
 8000418:	4b08      	ldr	r3, [pc, #32]	@ (800043c <SwitchInit+0x64>)
 800041a:	689b      	ldr	r3, [r3, #8]
 800041c:	4a07      	ldr	r2, [pc, #28]	@ (800043c <SwitchInit+0x64>)
 800041e:	f023 030f 	bic.w	r3, r3, #15
 8000422:	6093      	str	r3, [r2, #8]
	// enable exti in NVIC (ISER or NVIC_EnableIRQ())
    NVIC_EnableIRQ(EXTI0_IRQn); // EXTI0_IRQn
 8000424:	2006      	movs	r0, #6
 8000426:	f7ff ff55 	bl	80002d4 <__NVIC_EnableIRQ>
}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	40023800 	.word	0x40023800
 8000434:	40020000 	.word	0x40020000
 8000438:	40013c00 	.word	0x40013c00
 800043c:	40013800 	.word	0x40013800

08000440 <EXTI0_IRQHandler>:

int16_t ccr=0,SwitchExtiFlag=0;
void EXTI0_IRQHandler(void) {
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
	// acknowledge the interrupt
	EXTI->PR |= BV(SWITCH_EXTI);
 8000444:	4b06      	ldr	r3, [pc, #24]	@ (8000460 <EXTI0_IRQHandler+0x20>)
 8000446:	695b      	ldr	r3, [r3, #20]
 8000448:	4a05      	ldr	r2, [pc, #20]	@ (8000460 <EXTI0_IRQHandler+0x20>)
 800044a:	f043 0301 	orr.w	r3, r3, #1
 800044e:	6153      	str	r3, [r2, #20]


	SwitchExtiFlag = 1;
 8000450:	4b04      	ldr	r3, [pc, #16]	@ (8000464 <EXTI0_IRQHandler+0x24>)
 8000452:	2201      	movs	r2, #1
 8000454:	801a      	strh	r2, [r3, #0]


}
 8000456:	bf00      	nop
 8000458:	46bd      	mov	sp, r7
 800045a:	bc80      	pop	{r7}
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	40013c00 	.word	0x40013c00
 8000464:	20000022 	.word	0x20000022

08000468 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
  DWT_Init();
 800046c:	f000 f802 	bl	8000474 <DWT_Init>
}
 8000470:	bf00      	nop
 8000472:	bd80      	pop	{r7, pc}

08000474 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000478:	4b14      	ldr	r3, [pc, #80]	@ (80004cc <DWT_Init+0x58>)
 800047a:	68db      	ldr	r3, [r3, #12]
 800047c:	4a13      	ldr	r2, [pc, #76]	@ (80004cc <DWT_Init+0x58>)
 800047e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000482:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000484:	4b11      	ldr	r3, [pc, #68]	@ (80004cc <DWT_Init+0x58>)
 8000486:	68db      	ldr	r3, [r3, #12]
 8000488:	4a10      	ldr	r2, [pc, #64]	@ (80004cc <DWT_Init+0x58>)
 800048a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800048e:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000490:	4b0f      	ldr	r3, [pc, #60]	@ (80004d0 <DWT_Init+0x5c>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	4a0e      	ldr	r2, [pc, #56]	@ (80004d0 <DWT_Init+0x5c>)
 8000496:	f023 0301 	bic.w	r3, r3, #1
 800049a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800049c:	4b0c      	ldr	r3, [pc, #48]	@ (80004d0 <DWT_Init+0x5c>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4a0b      	ldr	r2, [pc, #44]	@ (80004d0 <DWT_Init+0x5c>)
 80004a2:	f043 0301 	orr.w	r3, r3, #1
 80004a6:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80004a8:	4b09      	ldr	r3, [pc, #36]	@ (80004d0 <DWT_Init+0x5c>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80004ae:	bf00      	nop
    __ASM volatile ("NOP");
 80004b0:	bf00      	nop
    __ASM volatile ("NOP");
 80004b2:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80004b4:	4b06      	ldr	r3, [pc, #24]	@ (80004d0 <DWT_Init+0x5c>)
 80004b6:	685b      	ldr	r3, [r3, #4]
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	bf0c      	ite	eq
 80004bc:	2301      	moveq	r3, #1
 80004be:	2300      	movne	r3, #0
 80004c0:	b2db      	uxtb	r3, r3
}
 80004c2:	4618      	mov	r0, r3
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bc80      	pop	{r7}
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop
 80004cc:	e000edf0 	.word	0xe000edf0
 80004d0:	e0001000 	.word	0xe0001000

080004d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004d4:	480d      	ldr	r0, [pc, #52]	@ (800050c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004d6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80004d8:	f7ff ffc6 	bl	8000468 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004dc:	480c      	ldr	r0, [pc, #48]	@ (8000510 <LoopForever+0x6>)
  ldr r1, =_edata
 80004de:	490d      	ldr	r1, [pc, #52]	@ (8000514 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000518 <LoopForever+0xe>)
  movs r3, #0
 80004e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004e4:	e002      	b.n	80004ec <LoopCopyDataInit>

080004e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004ea:	3304      	adds	r3, #4

080004ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004f0:	d3f9      	bcc.n	80004e6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004f2:	4a0a      	ldr	r2, [pc, #40]	@ (800051c <LoopForever+0x12>)
  ldr r4, =_ebss
 80004f4:	4c0a      	ldr	r4, [pc, #40]	@ (8000520 <LoopForever+0x16>)
  movs r3, #0
 80004f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004f8:	e001      	b.n	80004fe <LoopFillZerobss>

080004fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004fc:	3204      	adds	r2, #4

080004fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000500:	d3fb      	bcc.n	80004fa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000502:	f000 f811 	bl	8000528 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000506:	f7ff fe87 	bl	8000218 <main>

0800050a <LoopForever>:

LoopForever:
  b LoopForever
 800050a:	e7fe      	b.n	800050a <LoopForever>
  ldr   r0, =_estack
 800050c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000510:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000514:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000518:	08000590 	.word	0x08000590
  ldr r2, =_sbss
 800051c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000520:	20000024 	.word	0x20000024

08000524 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000524:	e7fe      	b.n	8000524 <ADC_IRQHandler>
	...

08000528 <__libc_init_array>:
 8000528:	b570      	push	{r4, r5, r6, lr}
 800052a:	4d0d      	ldr	r5, [pc, #52]	@ (8000560 <__libc_init_array+0x38>)
 800052c:	4c0d      	ldr	r4, [pc, #52]	@ (8000564 <__libc_init_array+0x3c>)
 800052e:	1b64      	subs	r4, r4, r5
 8000530:	10a4      	asrs	r4, r4, #2
 8000532:	2600      	movs	r6, #0
 8000534:	42a6      	cmp	r6, r4
 8000536:	d109      	bne.n	800054c <__libc_init_array+0x24>
 8000538:	4d0b      	ldr	r5, [pc, #44]	@ (8000568 <__libc_init_array+0x40>)
 800053a:	4c0c      	ldr	r4, [pc, #48]	@ (800056c <__libc_init_array+0x44>)
 800053c:	f000 f818 	bl	8000570 <_init>
 8000540:	1b64      	subs	r4, r4, r5
 8000542:	10a4      	asrs	r4, r4, #2
 8000544:	2600      	movs	r6, #0
 8000546:	42a6      	cmp	r6, r4
 8000548:	d105      	bne.n	8000556 <__libc_init_array+0x2e>
 800054a:	bd70      	pop	{r4, r5, r6, pc}
 800054c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000550:	4798      	blx	r3
 8000552:	3601      	adds	r6, #1
 8000554:	e7ee      	b.n	8000534 <__libc_init_array+0xc>
 8000556:	f855 3b04 	ldr.w	r3, [r5], #4
 800055a:	4798      	blx	r3
 800055c:	3601      	adds	r6, #1
 800055e:	e7f2      	b.n	8000546 <__libc_init_array+0x1e>
 8000560:	08000588 	.word	0x08000588
 8000564:	08000588 	.word	0x08000588
 8000568:	08000588 	.word	0x08000588
 800056c:	0800058c 	.word	0x0800058c

08000570 <_init>:
 8000570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000572:	bf00      	nop
 8000574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000576:	bc08      	pop	{r3}
 8000578:	469e      	mov	lr, r3
 800057a:	4770      	bx	lr

0800057c <_fini>:
 800057c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800057e:	bf00      	nop
 8000580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000582:	bc08      	pop	{r3}
 8000584:	469e      	mov	lr, r3
 8000586:	4770      	bx	lr
