# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/processorCore/test/processorInterruptTestbench/processorInterruptTestbench.mdo}
# Loading project processorInterruptTestbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:01 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source" -work work C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v 
# -- Compiling module opxMultiplexer
# 
# Top level modules:
# 	opxMultiplexer
# End time: 17:15:01 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:01 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v 
# -- Compiling module generalGroupDecoder
# 
# Top level modules:
# 	generalGroupDecoder
# End time: 17:15:01 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:01 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v 
# -- Compiling module jumpGroupDecoder
# 
# Top level modules:
# 	jumpGroupDecoder
# End time: 17:15:01 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:01 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v 
# -- Compiling module loadStoreGroupDecoder
# 
# Top level modules:
# 	loadStoreGroupDecoder
# End time: 17:15:02 on Oct 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:02 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v 
# -- Compiling module aluGroupDecoder
# 
# Top level modules:
# 	aluGroupDecoder
# End time: 17:15:02 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:02 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source" -work work C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v 
# -- Compiling module interruptStateMachine
# 
# Top level modules:
# 	interruptStateMachine
# End time: 17:15:02 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:02 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/branchLogic/source" -work work C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v 
# -- Compiling module branchLogic
# 
# Top level modules:
# 	branchLogic
# End time: 17:15:02 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:02 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source" -work work C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:15:02 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:02 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/busController/source" -work work C:/Users/Duncan/git/ForthCPU/busController/source/busController.v 
# -- Compiling module busController
# 
# Top level modules:
# 	busController
# End time: 17:15:02 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:02 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 17:15:02 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:02 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 17:15:02 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:02 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v 
# -- Compiling module aluBMux
# 
# Top level modules:
# 	aluBMux
# End time: 17:15:02 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:02 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v 
# -- Compiling module aluAMux
# 
# Top level modules:
# 	aluAMux
# End time: 17:15:02 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:03 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:15:03 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:03 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v 
# -- Compiling module fullALU
# 
# Top level modules:
# 	fullALU
# End time: 17:15:03 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:03 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v 
# -- Compiling module instructionPhaseDecoder
# 
# Top level modules:
# 	instructionPhaseDecoder
# End time: 17:15:03 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:03 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source" -work work C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v 
# -- Compiling module core
# 
# Top level modules:
# 	core
# End time: 17:15:03 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:03 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/test" -work work C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v 
# -- Compiling module processorCoreInterruptTests
# 
# Top level modules:
# 	processorCoreInterruptTests
# End time: 17:15:03 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:03 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/core_tf.v 
# -- Compiling module core_tf
# 
# Top level modules:
# 	core_tf
# End time: 17:15:03 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:03 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/constants.v 
# End time: 17:15:03 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:03 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/testSetup.v 
# End time: 17:15:03 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:04 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v 
# End time: 17:15:04 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:04 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 17:15:04 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:15:04 on Oct 24,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 17:15:04 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l processorCoreInterruptTests 
# Start time: 17:15:04 on Oct 24,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.processorCoreInterruptTests
# Loading ovi_machxo3l.PUR
# Loading ovi_machxo3l.GSR
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading ovi_machxo3l.VHI
# Loading ovi_machxo3l.DP8KC
# Loading ovi_machxo3l.VLO
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# .main_pane.wave.interior.cs.body.pw.wf
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
run 10us
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4818} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# [T=2755000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000001010 != actual 0000000000000000
# COMMIT  [T=  2755000]
# [T=2805000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000001010 != actual 0000000000000000
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 10us
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4808} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 6us
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# [T=2755000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000000001 != actual 0000000000001010
# [T=2755000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000001010 != actual 0000000000000001
# COMMIT  [T=  2755000]
# [T=2805000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000000001 != actual 0000000000001010
# [T=2805000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000001010 != actual 0000000000000001
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer

run 6us
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c489} ADD RA,RB
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {4880} ST (R0),RA
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Warning in wave window restart: (vish-4014) No objects found matching '/processorCoreInterruptTests/RD'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/processorCoreInterruptTests/WR'. 
run 6us
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c489} ADD RA,RB
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {4880} ST (R0),RA
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2888000]    7 {000c} :: {c489} ADD RA,RB
# DECODE  [T=  2988000]
# EXECUTE  [T=  3088000]
# COMMIT  [T=  3188000]
# FETCH   [T=  3288000]    8 {000e} :: {4880} ST (R0),RA
# [T=3289000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000001110 != actual 0000000000000100
# DECODE  [T=  3388000]
# EXECUTE  [T=  3488000]
# COMMIT  [T=  3588000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2930000]    7 {000c} :: {c489} ADD RA,RB
# DECODE  [T=  3030000]
# EXECUTE  [T=  3130000]
# COMMIT  [T=  3230000]
# FETCH   [T=  3330000]    8 {000e} :: {4880} ST (R0),RA
# [T=3331000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000001110 != actual 0000000000000100
# DECODE  [T=  3430000]
# EXECUTE  [T=  3530000]
# [T=3630000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3630000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual 0000000000000001
# COMMIT  [T=  3630000]
# [T=3680000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# [T=3680000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual 0000000000000001
# [T=3680000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3680000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart --yes; run 10us
# Warning: Invalid arguments '--yes' to restart ignored.
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2980000]    7 {000c} :: {c489} ADD RA,RB
# DECODE  [T=  3080000]
# EXECUTE  [T=  3180000]
# COMMIT  [T=  3280000]
# FETCH   [T=  3380000]    8 {000e} :: {4880} ST (R0),RA
# [T=3381000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000001110 != actual 0000000000000100
# DECODE  [T=  3480000]
# EXECUTE  [T=  3580000]
# [T=3680000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# [T=3680000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual 0000000000000001
# COMMIT  [T=  3680000]
# [T=3730000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# [T=3730000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual 0000000000000001
# [T=3730000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3730000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  3045000]    7 {000c} :: {c489} ADD RA,RB
# DECODE  [T=  3145000]
# EXECUTE  [T=  3245000]
# COMMIT  [T=  3345000]
# FETCH   [T=  3445000]    8 {000e} :: {4880} ST (R0),RA
# [T=3446000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000001110 != actual 0000000000000100
# DECODE  [T=  3545000]
# EXECUTE  [T=  3645000]
# [T=3745000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# [T=3745000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual 0000000000000001
# COMMIT  [T=  3745000]
# [T=3795000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# [T=3795000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual 0000000000000001
# [T=3795000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3795000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  3045000]    7 {000c} :: {c489} ADD RA,RB
# DECODE  [T=  3145000]
# EXECUTE  [T=  3245000]
# COMMIT  [T=  3345000]
# FETCH   [T=  3445000]    8 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  3545000]
# EXECUTE  [T=  3645000]
# [T=3745000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# [T=3745000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual 0000000000000001
# COMMIT  [T=  3745000]
# [T=3795000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# [T=3795000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual 0000000000000001
# [T=3795000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3795000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  3855000]    7 {000c} :: {c489} ADD RA,RB
# [T=3856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000001100 != actual 0000000000010000
# DECODE  [T=  3955000]
# EXECUTE  [T=  4055000]
# COMMIT  [T=  4155000]
# FETCH   [T=  4255000]    8 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  4355000]
# EXECUTE  [T=  4455000]
# [T=4555000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# [T=4555000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual 0000000000000001
# COMMIT  [T=  4555000]
# [T=4605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# [T=4605000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual 0000000000000001
# [T=4605000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=4605000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  3855000]    7 {000c} :: {c489} ADD RA,RB
# [T=3856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000001100 != actual 0000000000010000
# DECODE  [T=  3955000]
# EXECUTE  [T=  4055000]
# COMMIT  [T=  4155000]
# FETCH   [T=  4255000]    8 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  4355000]
# EXECUTE  [T=  4455000]
# [T=4555000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# [T=4555000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual 0000000000000001
# COMMIT  [T=  4555000]
# [T=4605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# [T=4605000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual 0000000000000001
# [T=4605000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=4605000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c489} ADD RA,RB
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c489} ADD RA,RB
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c489} ADD RA,RB
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c489} ADD RA,RB
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {c200} MOV RB,0x00
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c201} MOV RB,0x00
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c10a} MOV R0,0xa
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c489} ADD RA,RB
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {4880} ST (R0),RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c489} ADD RA,RB
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0006} :: {1000} RETI
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# [T=4005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# FETCH   [T=  4055000]   10 {000e} :: {4880} ST (R0),RA
# [T=4056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000001110 != actual 0000000000001000
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {d800} XOR R0,R0
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# LOAD    [T=   855000]    2 R 1,(0000 -> 0100)
# FETCH   [T=   855000]    2 {0002} :: {4010}
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# [T=1305000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000010 != actual 0000000000000100
# FETCH   [T=  1655000]    3 {0100} :: {c200} MOV RB,0x00
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000000
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    4 {0102} :: {c300} MOV RA,0x00.RBL
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000010 != actual 0000000000000010
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    5 {0104} :: {c201} MOV RB,0x00
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000100
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    6 {0106} :: {c10a} MOV R0,0xa
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000110
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    7 {0108} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001000 != actual 0000000000001000
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    8 {010a} :: {4880} ST (R0),RA
# [T=3656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000001010
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]    9 {010c} :: {c489} ADD RA,RB
# [T=4056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000001100
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   10 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   11 {0006} :: {1000} RETI
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# [T=5205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# FETCH   [T=  5255000]   12 {010e} :: {4880} ST (R0),RA
# [T=5256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001110 != actual 0000000000001000
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {d800} XOR R0,R0
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# LOAD    [T=   855000]    2 R 1,(0000 -> 0100)
# FETCH   [T=   855000]    2 {0002} :: {4010}
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1655000]    3 {0100} :: {c200} MOV RB,0x00
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000000
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    4 {0102} :: {c300} MOV RA,0x00.RBL
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000010 != actual 0000000000000010
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    5 {0104} :: {c201} MOV RB,0x00
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000100
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    6 {0106} :: {c10a} MOV R0,0xa
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000110
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    7 {0108} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001000 != actual 0000000000001000
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    8 {010a} :: {4880} ST (R0),RA
# [T=3656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000001010
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]    9 {010c} :: {c489} ADD RA,RB
# [T=4056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000001100
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   10 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   11 {0006} :: {1000} RETI
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# [T=5205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# FETCH   [T=  5255000]   12 {010e} :: {4880} ST (R0),RA
# [T=5256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001110 != actual 0000000000001000
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {d800} XOR R0,R0
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# LOAD    [T=   855000]    2 R 1,(0000 -> 0100)
# FETCH   [T=   855000]    2 {0002} :: {4010}
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1655000]    3 {0100} :: {c200} MOV RB,0x00
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    4 {0102} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    5 {0104} :: {c201} MOV RB,0x00
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    6 {0106} :: {c10a} MOV R0,0xa
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    7 {0108} :: {c489} ADD RA,RB
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    8 {010a} :: {4880} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]    9 {010c} :: {c489} ADD RA,RB
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   10 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   11 {0006} :: {1000} RETI
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# [T=5205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# FETCH   [T=  5255000]   12 {010e} :: {4880} ST (R0),RA
# [T=5256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001110 != actual 0000000000001000
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
add wave -position end  sim:/processorCoreInterruptTests/testInstance/generalGroupDecoderInst/RETIX
restart; run 10us
# FETCH   [T=   455000]    1 {0000} :: {d800} XOR R0,R0
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# LOAD    [T=   855000]    2 R 1,(0000 -> 0100)
# FETCH   [T=   855000]    2 {0002} :: {4010}
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1655000]    3 {0100} :: {c200} MOV RB,0x00
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    4 {0102} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    5 {0104} :: {c201} MOV RB,0x00
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    6 {0106} :: {c10a} MOV R0,0xa
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    7 {0108} :: {c489} ADD RA,RB
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    8 {010a} :: {4880} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]    9 {010c} :: {c489} ADD RA,RB
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   10 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   11 {0006} :: {1000} RETI
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# [T=5205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000110
# FETCH   [T=  5255000]   12 {010e} :: {4880} ST (R0),RA
# [T=5256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001110 != actual 0000000000001000
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {d800} XOR R0,R0
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# LOAD    [T=   855000]    2 R 1,(0000 -> 0100)
# FETCH   [T=   855000]    2 {0002} :: {4010}
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1655000]    3 {0100} :: {c200} MOV RB,0x00
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    4 {0102} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    5 {0104} :: {c201} MOV RB,0x00
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    6 {0106} :: {c10a} MOV R0,0xa
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    7 {0108} :: {c489} ADD RA,RB
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    8 {010a} :: {4880} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]    9 {010c} :: {c489} ADD RA,RB
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   10 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   11 {0006} :: {0400} RETI
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   12 {010e} :: {4880} ST (R0),RA
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {d800} XOR R0,R0
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# LOAD    [T=   855000]    2 R 1,(0000 -> 0100)
# FETCH   [T=   855000]    2 {0002} :: {4010}
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1655000]    3 {0100} :: {c200} MOV RB,0x00
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    4 {0102} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    5 {0104} :: {c201} MOV RB,0x00
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    6 {0106} :: {c10a} MOV R0,0xa
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    7 {0108} :: {c489} ADD RA,RB
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    8 {010a} :: {4880} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]    9 {010c} :: {c489} ADD RA,RB
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   10 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   11 {0006} :: {0400} RETI
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   12 {010e} :: {4880} ST (R0),RA
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   13 {0110} :: {c489} ADD RA,RB
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   14 {0112} :: {c489} ADD RA,RB
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   15 {0114} :: {c489} ADD RA,RB
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   16 {0008} :: {4880} ST (R0),RA
# [T=6856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000001000 != actual 0000000100010110
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000100 != actual 0000000000000101
# COMMIT  [T=  7155000]
# [T=7205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000100 != actual 0000000000000101
# FETCH   [T=  7255000]   17 {0006} :: {0400} RETI
# [T=7256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000000110 != actual 0000000100011000
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# [T=7605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000000110 != actual 0000000100011000
# FETCH   [T=  7655000]   18 {0116} :: {4880} ST (R0),RA
# [T=7656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100010110 != actual 0000000100011010
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# [T=7955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000100 != actual 0000000000000101
# COMMIT  [T=  7955000]
# [T=8005000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000100 != actual 0000000000000101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {d800} XOR R0,R0
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# LOAD    [T=   855000]    2 R 1,(0000 -> 0100)
# FETCH   [T=   855000]    2 {0002} :: {4010}
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1655000]    3 {0100} :: {c200} MOV RB,0x00
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    4 {0102} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    5 {0104} :: {c201} MOV RB,0x00
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    6 {0106} :: {c10a} MOV R0,0xa
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    7 {0108} :: {c489} ADD RA,RB
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    8 {010a} :: {4880} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]    9 {010c} :: {c489} ADD RA,RB
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   10 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   11 {0006} :: {0400} RETI
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   12 {010e} :: {4880} ST (R0),RA
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   13 {0110} :: {c489} ADD RA,RB
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   14 {0112} :: {c489} ADD RA,RB
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   15 {0114} :: {c489} ADD RA,RB
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   16 {0116} :: {4880} ST (R0),RA
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000100 != actual 0000000000000101
# COMMIT  [T=  7155000]
# [T=7205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000100 != actual 0000000000000101
# FETCH   [T=  7255000]   17 {0118} :: {c489} ADD RA,RB
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   18 {011a} :: {4880} ST (R0),RA
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# [T=7955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000101 != actual 0000000000000110
# COMMIT  [T=  7955000]
# [T=8005000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000101 != actual 0000000000000110
# FETCH   [T=  8055000]   19 {011c} :: {0200} EI
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# [T=8405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000000110 != actual 0000000100011100
# FETCH   [T=  8455000]   20 {011e} :: {c489} ADD RA,RB
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   21 {0120} :: {c489} ADD RA,RB
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   22 {0122} :: {c489} ADD RA,RB
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   23 {0008} :: {4880} ST (R0),RA
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# [T=9955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000100 != actual 0000000000001001
# COMMIT  [T=  9955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {d800} XOR R0,R0
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# LOAD    [T=   855000]    2 R 1,(0000 -> 0100)
# FETCH   [T=   855000]    2 {0002} :: {4010}
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1655000]    3 {0100} :: {c200} MOV RB,0x00
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    4 {0102} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    5 {0104} :: {c201} MOV RB,0x00
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    6 {0106} :: {c10a} MOV R0,0xa
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    7 {0108} :: {c489} ADD RA,RB
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    8 {010a} :: {4880} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]    9 {010c} :: {c489} ADD RA,RB
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   10 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   11 {0006} :: {0400} RETI
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   12 {010e} :: {4880} ST (R0),RA
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   13 {0110} :: {c489} ADD RA,RB
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   14 {0112} :: {c489} ADD RA,RB
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   15 {0114} :: {c489} ADD RA,RB
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   16 {0116} :: {4880} ST (R0),RA
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   17 {0118} :: {c489} ADD RA,RB
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   18 {011a} :: {4880} ST (R0),RA
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   19 {011c} :: {0200} EI
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# [T=8405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000000110 != actual 0000000100011100
# FETCH   [T=  8455000]   20 {011e} :: {c489} ADD RA,RB
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   21 {0120} :: {c489} ADD RA,RB
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   22 {0122} :: {c489} ADD RA,RB
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   23 {0008} :: {4880} ST (R0),RA
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {d800} XOR R0,R0
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# LOAD    [T=   855000]    2 R 1,(0000 -> 0100)
# FETCH   [T=   855000]    2 {0002} :: {4010}
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1655000]    3 {0100} :: {c200} MOV RB,0x00
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    4 {0102} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    5 {0104} :: {c201} MOV RB,0x00
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    6 {0106} :: {c10a} MOV R0,0xa
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    7 {0108} :: {c489} ADD RA,RB
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    8 {010a} :: {4880} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]    9 {010c} :: {c489} ADD RA,RB
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   10 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   11 {0006} :: {0400} RETI
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   12 {010e} :: {4880} ST (R0),RA
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   13 {0110} :: {c489} ADD RA,RB
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   14 {0112} :: {c489} ADD RA,RB
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   15 {0114} :: {c489} ADD RA,RB
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   16 {0116} :: {4880} ST (R0),RA
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   17 {0118} :: {c489} ADD RA,RB
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   18 {011a} :: {4880} ST (R0),RA
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   19 {011c} :: {0200} EI
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   20 {011e} :: {c489} ADD RA,RB
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   21 {0120} :: {c489} ADD RA,RB
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   22 {0122} :: {c489} ADD RA,RB
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   23 {0008} :: {4880} ST (R0),RA
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
run 5us
# FETCH   [T= 10055000]   24 {0124} :: {0400} RETI
# [T=10056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100100100 != actual 0000000000001010
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# [T=10405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000000110 != actual 0000000000001010
# FETCH   [T= 10455000]   25 {0126} :: {4880} ST (R0),RA
# [T=10456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100100110 != actual 0000000100100100
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart ; run 20us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {d800} XOR R0,R0
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# LOAD    [T=   855000]    2 R 1,(0000 -> 0100)
# FETCH   [T=   855000]    2 {0002} :: {4010}
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1655000]    3 {0100} :: {c200} MOV RB,0x00
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    4 {0102} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    5 {0104} :: {c201} MOV RB,0x00
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    6 {0106} :: {c10a} MOV R0,0xa
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    7 {0108} :: {c489} ADD RA,RB
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    8 {010a} :: {4880} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]    9 {010c} :: {c489} ADD RA,RB
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   10 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   11 {0006} :: {0400} RETI
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   12 {010e} :: {4880} ST (R0),RA
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   13 {0110} :: {c489} ADD RA,RB
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   14 {0112} :: {c489} ADD RA,RB
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   15 {0114} :: {c489} ADD RA,RB
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   16 {0116} :: {4880} ST (R0),RA
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   17 {0118} :: {c489} ADD RA,RB
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   18 {011a} :: {4880} ST (R0),RA
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   19 {011c} :: {0200} EI
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   20 {011e} :: {c489} ADD RA,RB
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   21 {0120} :: {c489} ADD RA,RB
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   22 {0122} :: {c489} ADD RA,RB
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   23 {0008} :: {4880} ST (R0),RA
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   24 {0124} :: {0400} RETI
# [T=10056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100100100 != actual 0000000000001010
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   25 {0126} :: {4880} ST (R0),RA
# [T=10456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100100110 != actual 0000000100100100
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart ; run 20us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# FETCH   [T=   455000]    1 {0000} :: {d800} XOR R0,R0
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# LOAD    [T=   855000]    2 R 1,(0000 -> 0100)
# FETCH   [T=   855000]    2 {0002} :: {4010}
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1655000]    3 {0100} :: {c200} MOV RB,0x00
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    4 {0102} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    5 {0104} :: {c201} MOV RB,0x00
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    6 {0106} :: {c10a} MOV R0,0xa
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    7 {0108} :: {c489} ADD RA,RB
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    8 {010a} :: {4880} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]    9 {010c} :: {c489} ADD RA,RB
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   10 {0004} :: {4880} ST (R0),RA
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   11 {0006} :: {0400} RETI
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   12 {010e} :: {4880} ST (R0),RA
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   13 {0110} :: {c489} ADD RA,RB
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   14 {0112} :: {c489} ADD RA,RB
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   15 {0114} :: {c489} ADD RA,RB
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   16 {0116} :: {4880} ST (R0),RA
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   17 {0118} :: {c489} ADD RA,RB
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   18 {011a} :: {4880} ST (R0),RA
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   19 {011c} :: {0200} EI
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   20 {011e} :: {c489} ADD RA,RB
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   21 {0120} :: {c489} ADD RA,RB
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   22 {0122} :: {c489} ADD RA,RB
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   23 {0008} :: {4880} ST (R0),RA
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   24 {000a} :: {0400} RETI
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   25 {0124} :: {4880} ST (R0),RA
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
