Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 27 18:52:36 2024
| Host         : LAPTOP-RCMTCCBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab6dpath_timing_summary_routed.rpt -pb lab6dpath_timing_summary_routed.pb -rpx lab6dpath_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6dpath
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   69          inf        0.000                      0                   69           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.201ns  (logic 5.834ns (63.404%)  route 3.367ns (36.596%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  FSM_onehot_State_reg[2]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  FSM_onehot_State_reg[2]/Q
                         net (fo=28, routed)          1.268     1.746    selx[1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.323     2.069 r  crm932_a_i_2/O
                         net (fo=1, routed)           0.396     2.465    crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.043     6.508 r  crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[15]
                         net (fo=2, routed)           1.703     8.211    p[15]
    SLICE_X1Y10          LUT5 (Prop_lut5_I1_O)        0.124     8.335 r  r2[4]_i_9/O
                         net (fo=1, routed)           0.000     8.335    r2[4]_i_9_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.867 r  r2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.867    r2_reg[4]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.201 r  r2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.201    r2_reg[8]_i_1_n_6
    SLICE_X1Y11          FDRE                                         r  r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 5.813ns (63.321%)  route 3.367ns (36.679%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  FSM_onehot_State_reg[2]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  FSM_onehot_State_reg[2]/Q
                         net (fo=28, routed)          1.268     1.746    selx[1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.323     2.069 r  crm932_a_i_2/O
                         net (fo=1, routed)           0.396     2.465    crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.043     6.508 r  crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[15]
                         net (fo=2, routed)           1.703     8.211    p[15]
    SLICE_X1Y10          LUT5 (Prop_lut5_I1_O)        0.124     8.335 r  r2[4]_i_9/O
                         net (fo=1, routed)           0.000     8.335    r2[4]_i_9_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.867 r  r2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.867    r2_reg[4]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.180 r  r2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.180    r2_reg[8]_i_1_n_4
    SLICE_X1Y11          FDRE                                         r  r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.106ns  (logic 5.739ns (63.023%)  route 3.367ns (36.977%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  FSM_onehot_State_reg[2]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  FSM_onehot_State_reg[2]/Q
                         net (fo=28, routed)          1.268     1.746    selx[1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.323     2.069 r  crm932_a_i_2/O
                         net (fo=1, routed)           0.396     2.465    crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.043     6.508 r  crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[15]
                         net (fo=2, routed)           1.703     8.211    p[15]
    SLICE_X1Y10          LUT5 (Prop_lut5_I1_O)        0.124     8.335 r  r2[4]_i_9/O
                         net (fo=1, routed)           0.000     8.335    r2[4]_i_9_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.867 r  r2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.867    r2_reg[4]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.106 r  r2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.106    r2_reg[8]_i_1_n_5
    SLICE_X1Y11          FDRE                                         r  r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.090ns  (logic 5.723ns (62.958%)  route 3.367ns (37.042%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  FSM_onehot_State_reg[2]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  FSM_onehot_State_reg[2]/Q
                         net (fo=28, routed)          1.268     1.746    selx[1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.323     2.069 r  crm932_a_i_2/O
                         net (fo=1, routed)           0.396     2.465    crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.043     6.508 r  crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[15]
                         net (fo=2, routed)           1.703     8.211    p[15]
    SLICE_X1Y10          LUT5 (Prop_lut5_I1_O)        0.124     8.335 r  r2[4]_i_9/O
                         net (fo=1, routed)           0.000     8.335    r2[4]_i_9_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.867 r  r2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.867    r2_reg[4]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.090 r  r2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.090    r2_reg[8]_i_1_n_7
    SLICE_X1Y11          FDRE                                         r  r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.947ns  (logic 5.852ns (65.406%)  route 3.095ns (34.594%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  FSM_onehot_State_reg[2]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  FSM_onehot_State_reg[2]/Q
                         net (fo=28, routed)          1.268     1.746    selx[1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.323     2.069 r  crm932_a_i_2/O
                         net (fo=1, routed)           0.396     2.465    crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_P[12])
                                                      4.043     6.508 r  crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.431     7.939    p[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I1_O)        0.124     8.063 r  r2[0]_i_9/O
                         net (fo=1, routed)           0.000     8.063    r2[0]_i_9_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.613 r  r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.613    r2_reg[0]_i_2_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.947 r  r2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.947    r2_reg[4]_i_1_n_6
    SLICE_X1Y10          FDRE                                         r  r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.941ns  (logic 5.574ns (62.340%)  route 3.367ns (37.660%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  FSM_onehot_State_reg[2]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  FSM_onehot_State_reg[2]/Q
                         net (fo=28, routed)          1.268     1.746    selx[1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.323     2.069 r  crm932_a_i_2/O
                         net (fo=1, routed)           0.396     2.465    crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.043     6.508 r  crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[15]
                         net (fo=2, routed)           1.703     8.211    p[15]
    SLICE_X1Y10          LUT5 (Prop_lut5_I1_O)        0.124     8.335 r  r2[4]_i_9/O
                         net (fo=1, routed)           0.000     8.335    r2[4]_i_9_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.941 r  r2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.941    r2_reg[4]_i_1_n_4
    SLICE_X1Y10          FDRE                                         r  r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.882ns  (logic 5.515ns (62.090%)  route 3.367ns (37.910%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  FSM_onehot_State_reg[2]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  FSM_onehot_State_reg[2]/Q
                         net (fo=28, routed)          1.268     1.746    selx[1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.323     2.069 r  crm932_a_i_2/O
                         net (fo=1, routed)           0.396     2.465    crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_P[15])
                                                      4.043     6.508 r  crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[15]
                         net (fo=2, routed)           1.703     8.211    p[15]
    SLICE_X1Y10          LUT5 (Prop_lut5_I1_O)        0.124     8.335 r  r2[4]_i_9/O
                         net (fo=1, routed)           0.000     8.335    r2[4]_i_9_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.882 r  r2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.882    r2_reg[4]_i_1_n_5
    SLICE_X1Y10          FDRE                                         r  r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.836ns  (logic 5.741ns (64.971%)  route 3.095ns (35.029%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  FSM_onehot_State_reg[2]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  FSM_onehot_State_reg[2]/Q
                         net (fo=28, routed)          1.268     1.746    selx[1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.323     2.069 r  crm932_a_i_2/O
                         net (fo=1, routed)           0.396     2.465    crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_P[12])
                                                      4.043     6.508 r  crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.431     7.939    p[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I1_O)        0.124     8.063 r  r2[0]_i_9/O
                         net (fo=1, routed)           0.000     8.063    r2[0]_i_9_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.613 r  r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.613    r2_reg[0]_i_2_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.836 r  r2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.836    r2_reg[4]_i_1_n_7
    SLICE_X1Y10          FDRE                                         r  r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.703ns  (logic 5.608ns (64.436%)  route 3.095ns (35.564%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  FSM_onehot_State_reg[2]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  FSM_onehot_State_reg[2]/Q
                         net (fo=28, routed)          1.268     1.746    selx[1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.323     2.069 r  crm932_a_i_2/O
                         net (fo=1, routed)           0.396     2.465    crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_P[12])
                                                      4.043     6.508 r  crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.431     7.939    p[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I1_O)        0.124     8.063 r  r2[0]_i_9/O
                         net (fo=1, routed)           0.000     8.063    r2[0]_i_9_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.703 r  r2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.703    r2_reg[0]_i_2_n_4
    SLICE_X1Y9           FDRE                                         r  r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.643ns  (logic 5.548ns (64.189%)  route 3.095ns (35.811%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  FSM_onehot_State_reg[2]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  FSM_onehot_State_reg[2]/Q
                         net (fo=28, routed)          1.268     1.746    selx[1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.323     2.069 r  crm932_a_i_2/O
                         net (fo=1, routed)           0.396     2.465    crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/A[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_P[12])
                                                      4.043     6.508 r  crm932_a/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           1.431     7.939    p[12]
    SLICE_X1Y9           LUT5 (Prop_lut5_I1_O)        0.124     8.063 r  r2[0]_i_9/O
                         net (fo=1, routed)           0.000     8.063    r2[0]_i_9_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.643 r  r2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.643    r2_reg[0]_i_2_n_5
    SLICE_X1Y9           FDRE                                         r  r2_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.249ns (82.197%)  route 0.054ns (17.803%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  r1_reg[11]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r1_reg[11]/Q
                         net (fo=1, routed)           0.054     0.195    r1_reg_n_0_[11]
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.045     0.240 r  r2[8]_i_5/O
                         net (fo=1, routed)           0.000     0.240    r2[8]_i_5_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.303 r  r2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.303    r2_reg[8]_i_1_n_4
    SLICE_X1Y11          FDRE                                         r  r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_State_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.148ns (44.829%)  route 0.182ns (55.171%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  FSM_onehot_State_reg[2]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  FSM_onehot_State_reg[2]/Q
                         net (fo=28, routed)          0.182     0.330    selx[1]
    SLICE_X2Y10          FDCE                                         r  FSM_onehot_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.249ns (74.566%)  route 0.085ns (25.434%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  r1_reg[3]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r1_reg[3]/Q
                         net (fo=2, routed)           0.085     0.226    r1_reg_n_0_[3]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.045     0.271 r  r2[0]_i_7/O
                         net (fo=1, routed)           0.000     0.271    r2[0]_i_7_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.334 r  r2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.334    r2_reg[0]_i_2_n_4
    SLICE_X1Y9           FDRE                                         r  r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.256ns (74.924%)  route 0.086ns (25.076%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  r1_reg[0]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r1_reg[0]/Q
                         net (fo=2, routed)           0.086     0.227    r1_reg_n_0_[0]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.045     0.272 r  r2[0]_i_10/O
                         net (fo=1, routed)           0.000     0.272    r2[0]_i_10_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.342 r  r2_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.342    r2_reg[0]_i_2_n_7
    SLICE_X1Y9           FDRE                                         r  r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_State_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.164ns (44.876%)  route 0.201ns (55.124%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  FSM_onehot_State_reg[1]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_State_reg[1]/Q
                         net (fo=5, routed)           0.201     0.365    selx[0]
    SLICE_X2Y10          FDCE                                         r  FSM_onehot_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.286ns (76.948%)  route 0.086ns (23.052%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  r1_reg[0]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r1_reg[0]/Q
                         net (fo=2, routed)           0.086     0.227    r1_reg_n_0_[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.048     0.275 r  r2[0]_i_6/O
                         net (fo=1, routed)           0.000     0.275    r2[0]_i_6_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.372 r  r2_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.372    r2_reg[0]_i_2_n_6
    SLICE_X1Y9           FDRE                                         r  r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.252ns (64.458%)  route 0.139ns (35.542%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  r1_reg[2]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r1_reg[2]/Q
                         net (fo=2, routed)           0.139     0.280    r1_reg_n_0_[2]
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.045     0.325 r  r2[0]_i_8/O
                         net (fo=1, routed)           0.000     0.325    r2[0]_i_8_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.391 r  r2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.391    r2_reg[0]_i_2_n_5
    SLICE_X1Y9           FDRE                                         r  r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_State_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_State_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDPE                         0.000     0.000 r  FSM_onehot_State_reg[0]/C
    SLICE_X2Y10          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_onehot_State_reg[0]/Q
                         net (fo=4, routed)           0.186     0.350    FSM_onehot_State_reg_n_0_[0]
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.395 r  FSM_onehot_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    FSM_onehot_State[0]_i_1_n_0
    SLICE_X2Y10          FDPE                                         r  FSM_onehot_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_State_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDPE                         0.000     0.000 r  FSM_onehot_State_reg[0]/C
    SLICE_X2Y10          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  FSM_onehot_State_reg[0]/Q
                         net (fo=4, routed)           0.186     0.350    FSM_onehot_State_reg_n_0_[0]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.045     0.395 r  FSM_onehot_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    FSM_onehot_State[1]_i_1_n_0
    SLICE_X2Y10          FDCE                                         r  FSM_onehot_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.336ns (79.823%)  route 0.085ns (20.177%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  r1_reg[3]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r1_reg[3]/Q
                         net (fo=2, routed)           0.085     0.226    r1_reg_n_0_[3]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.049     0.275 r  r2[0]_i_3/O
                         net (fo=1, routed)           0.000     0.275    r2[0]_i_3_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.367 r  r2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.367    r2_reg[0]_i_2_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.421 r  r2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.421    r2_reg[4]_i_1_n_7
    SLICE_X1Y10          FDRE                                         r  r2_reg[4]/D
  -------------------------------------------------------------------    -------------------





