/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb 12 15:15:54 2015
 *                 Full Compile MD5 Checksum  ca339b82db08da0250a17ca09932699d
 *                     (minus title and desc)
 *                 MD5 Checksum               502556bfbdc2f4341f93db8b4326b3ab
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SCPU_MISB_BRIDGE_H__
#define BCHP_SCPU_MISB_BRIDGE_H__

/***************************************************************************
 *SCPU_MISB_BRIDGE - SCPU_MISB_BRIDGE Registers
 ***************************************************************************/
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID        0x00310400 /* [RO] MISB Bridge Revision ID Register. */
#define BCHP_SCPU_MISB_BRIDGE_EXCEPTION_VECTOR_OFFSET 0x00310404 /* [RW] "Exception Vector Offset Address" */
#define BCHP_SCPU_MISB_BRIDGE_PROCESSOR_ID       0x00310408 /* [RO] Processor ID Register. */
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT  0x0031040c /* [RW] Write Gathering Mode & Timeout. */
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE    0x00310410 /* [RW] MISB Split Mode */

/***************************************************************************
 *CORE_REV_ID - MISB Bridge Revision ID Register.
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: CORE_REV_ID :: reserved0 [31:16] */
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_reserved0_MASK           0xffff0000
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_reserved0_SHIFT          16

/* SCPU_MISB_BRIDGE :: CORE_REV_ID :: MAJOR [15:08] */
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_MAJOR_MASK               0x0000ff00
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_MAJOR_SHIFT              8
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_MAJOR_DEFAULT            0x00000000

/* SCPU_MISB_BRIDGE :: CORE_REV_ID :: MINOR [07:00] */
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_MINOR_MASK               0x000000ff
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_MINOR_SHIFT              0
#define BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID_MINOR_DEFAULT            0x00000004

/***************************************************************************
 *EXCEPTION_VECTOR_OFFSET - "Exception Vector Offset Address"
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: EXCEPTION_VECTOR_OFFSET :: ADDRS [31:00] */
#define BCHP_SCPU_MISB_BRIDGE_EXCEPTION_VECTOR_OFFSET_ADDRS_MASK   0xffffffff
#define BCHP_SCPU_MISB_BRIDGE_EXCEPTION_VECTOR_OFFSET_ADDRS_SHIFT  0
#define BCHP_SCPU_MISB_BRIDGE_EXCEPTION_VECTOR_OFFSET_ADDRS_DEFAULT 0x00000000

/***************************************************************************
 *PROCESSOR_ID - Processor ID Register.
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: PROCESSOR_ID :: reserved0 [31:08] */
#define BCHP_SCPU_MISB_BRIDGE_PROCESSOR_ID_reserved0_MASK          0xffffff00
#define BCHP_SCPU_MISB_BRIDGE_PROCESSOR_ID_reserved0_SHIFT         8

/* SCPU_MISB_BRIDGE :: PROCESSOR_ID :: ID [07:00] */
#define BCHP_SCPU_MISB_BRIDGE_PROCESSOR_ID_ID_MASK                 0x000000ff
#define BCHP_SCPU_MISB_BRIDGE_PROCESSOR_ID_ID_SHIFT                0

/***************************************************************************
 *WG_MODE_N_TIMEOUT - Write Gathering Mode & Timeout.
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: WG_MODE_N_TIMEOUT :: reserved0 [31:10] */
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_reserved0_MASK     0xfffffc00
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_reserved0_SHIFT    10

/* SCPU_MISB_BRIDGE :: WG_MODE_N_TIMEOUT :: MODE [09:08] */
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_MODE_MASK          0x00000300
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_MODE_SHIFT         8
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_MODE_DEFAULT       0x00000000
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_MODE_MODE_0        0
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_MODE_MODE_1        1
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_MODE_MODE_2        2

/* SCPU_MISB_BRIDGE :: WG_MODE_N_TIMEOUT :: TIMEOUT [07:00] */
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_TIMEOUT_MASK       0x000000ff
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_TIMEOUT_SHIFT      0
#define BCHP_SCPU_MISB_BRIDGE_WG_MODE_N_TIMEOUT_TIMEOUT_DEFAULT    0x00000064

/***************************************************************************
 *MISB_SPLIT_MODE - MISB Split Mode
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: MISB_SPLIT_MODE :: reserved0 [31:01] */
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_reserved0_MASK       0xfffffffe
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_reserved0_SHIFT      1

/* SCPU_MISB_BRIDGE :: MISB_SPLIT_MODE :: SPLIT_MODE [00:00] */
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_SPLIT_MODE_MASK      0x00000001
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_SPLIT_MODE_SHIFT     0
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_SPLIT_MODE_DEFAULT   0x00000000
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_SPLIT_MODE_ENABLE    1
#define BCHP_SCPU_MISB_BRIDGE_MISB_SPLIT_MODE_SPLIT_MODE_DISABLE   0

/***************************************************************************
 *ATW_ENABLE%i - Address Translation Window 0..3 window enable
 ***************************************************************************/
#define BCHP_SCPU_MISB_BRIDGE_ATW_ENABLEi_ARRAY_BASE               0x00310414
#define BCHP_SCPU_MISB_BRIDGE_ATW_ENABLEi_ARRAY_START              0
#define BCHP_SCPU_MISB_BRIDGE_ATW_ENABLEi_ARRAY_END                3
#define BCHP_SCPU_MISB_BRIDGE_ATW_ENABLEi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *ATW_ENABLE%i - Address Translation Window 0..3 window enable
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: ATW_ENABLEi :: reserved0 [31:01] */
#define BCHP_SCPU_MISB_BRIDGE_ATW_ENABLEi_reserved0_MASK           0xfffffffe
#define BCHP_SCPU_MISB_BRIDGE_ATW_ENABLEi_reserved0_SHIFT          1

/* SCPU_MISB_BRIDGE :: ATW_ENABLEi :: ENABLE [00:00] */
#define BCHP_SCPU_MISB_BRIDGE_ATW_ENABLEi_ENABLE_MASK              0x00000001
#define BCHP_SCPU_MISB_BRIDGE_ATW_ENABLEi_ENABLE_SHIFT             0
#define BCHP_SCPU_MISB_BRIDGE_ATW_ENABLEi_ENABLE_DEFAULT           0x00000000


/***************************************************************************
 *ATW_SOURCE_START_ADDRESS%i - Address Translation 0..3 Window source start address
 ***************************************************************************/
#define BCHP_SCPU_MISB_BRIDGE_ATW_SOURCE_START_ADDRESSi_ARRAY_BASE 0x00310424
#define BCHP_SCPU_MISB_BRIDGE_ATW_SOURCE_START_ADDRESSi_ARRAY_START 0
#define BCHP_SCPU_MISB_BRIDGE_ATW_SOURCE_START_ADDRESSi_ARRAY_END  3
#define BCHP_SCPU_MISB_BRIDGE_ATW_SOURCE_START_ADDRESSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ATW_SOURCE_START_ADDRESS%i - Address Translation 0..3 Window source start address
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: ATW_SOURCE_START_ADDRESSi :: reserved0 [31:16] */
#define BCHP_SCPU_MISB_BRIDGE_ATW_SOURCE_START_ADDRESSi_reserved0_MASK 0xffff0000
#define BCHP_SCPU_MISB_BRIDGE_ATW_SOURCE_START_ADDRESSi_reserved0_SHIFT 16

/* SCPU_MISB_BRIDGE :: ATW_SOURCE_START_ADDRESSi :: ADDRESS [15:00] */
#define BCHP_SCPU_MISB_BRIDGE_ATW_SOURCE_START_ADDRESSi_ADDRESS_MASK 0x0000ffff
#define BCHP_SCPU_MISB_BRIDGE_ATW_SOURCE_START_ADDRESSi_ADDRESS_SHIFT 0
#define BCHP_SCPU_MISB_BRIDGE_ATW_SOURCE_START_ADDRESSi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *ATW_SIZE_MASK%i - Address Translation Window 0..3 Size Mask
 ***************************************************************************/
#define BCHP_SCPU_MISB_BRIDGE_ATW_SIZE_MASKi_ARRAY_BASE            0x00310434
#define BCHP_SCPU_MISB_BRIDGE_ATW_SIZE_MASKi_ARRAY_START           0
#define BCHP_SCPU_MISB_BRIDGE_ATW_SIZE_MASKi_ARRAY_END             3
#define BCHP_SCPU_MISB_BRIDGE_ATW_SIZE_MASKi_ARRAY_ELEMENT_SIZE    32

/***************************************************************************
 *ATW_SIZE_MASK%i - Address Translation Window 0..3 Size Mask
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: ATW_SIZE_MASKi :: reserved0 [31:16] */
#define BCHP_SCPU_MISB_BRIDGE_ATW_SIZE_MASKi_reserved0_MASK        0xffff0000
#define BCHP_SCPU_MISB_BRIDGE_ATW_SIZE_MASKi_reserved0_SHIFT       16

/* SCPU_MISB_BRIDGE :: ATW_SIZE_MASKi :: SIZE_MASK [15:00] */
#define BCHP_SCPU_MISB_BRIDGE_ATW_SIZE_MASKi_SIZE_MASK_MASK        0x0000ffff
#define BCHP_SCPU_MISB_BRIDGE_ATW_SIZE_MASKi_SIZE_MASK_SHIFT       0
#define BCHP_SCPU_MISB_BRIDGE_ATW_SIZE_MASKi_SIZE_MASK_DEFAULT     0x00000000


/***************************************************************************
 *ATW_DESTINATION_START_ADDRESS%i - Address Translation Window 0..3 destination start address
 ***************************************************************************/
#define BCHP_SCPU_MISB_BRIDGE_ATW_DESTINATION_START_ADDRESSi_ARRAY_BASE 0x00310444
#define BCHP_SCPU_MISB_BRIDGE_ATW_DESTINATION_START_ADDRESSi_ARRAY_START 0
#define BCHP_SCPU_MISB_BRIDGE_ATW_DESTINATION_START_ADDRESSi_ARRAY_END 3
#define BCHP_SCPU_MISB_BRIDGE_ATW_DESTINATION_START_ADDRESSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ATW_DESTINATION_START_ADDRESS%i - Address Translation Window 0..3 destination start address
 ***************************************************************************/
/* SCPU_MISB_BRIDGE :: ATW_DESTINATION_START_ADDRESSi :: reserved0 [31:24] */
#define BCHP_SCPU_MISB_BRIDGE_ATW_DESTINATION_START_ADDRESSi_reserved0_MASK 0xff000000
#define BCHP_SCPU_MISB_BRIDGE_ATW_DESTINATION_START_ADDRESSi_reserved0_SHIFT 24

/* SCPU_MISB_BRIDGE :: ATW_DESTINATION_START_ADDRESSi :: ADDRESS [23:00] */
#define BCHP_SCPU_MISB_BRIDGE_ATW_DESTINATION_START_ADDRESSi_ADDRESS_MASK 0x00ffffff
#define BCHP_SCPU_MISB_BRIDGE_ATW_DESTINATION_START_ADDRESSi_ADDRESS_SHIFT 0
#define BCHP_SCPU_MISB_BRIDGE_ATW_DESTINATION_START_ADDRESSi_ADDRESS_DEFAULT 0x00000000


#endif /* #ifndef BCHP_SCPU_MISB_BRIDGE_H__ */

/* End of File */
