# compile vhdl design source files
vhdl xil_defaultlib  "../../../HW4.srcs/sources_1/new/lock.vhd"

# Do not sort compile order
nosort
