srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/std_2008" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/synopsys_2008" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/ieee_2008" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/unimacro_2008" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/unisim_2008" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/vl_2008" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/xpm_2008" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/fixed_pkg_2008.vhd" into library ieee_proposed (VHDL-9003)
INFO: analyzing package 'fixed_pkg'

INFO: analyzing package body 'fixed_pkg'

-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN_package.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'I_DNN_package'

INFO: analyzing package body 'I_DNN_package'

-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'TEST_ARCHITECTURE_PACKAGE'

INFO: analyzing package body 'TEST_ARCHITECTURE_PACKAGE'

-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'NVME_FRAMEWORK_PACKAGE'

-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'COMMON_PACKAGE'

INFO: analyzing package body 'COMMON_PACKAGE'

-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/fsm_nv_reg_cb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fsm_nv_reg_cb' (VHDL-1012)
C:/Users/miche/git/I-DNN/vivado/src/NORM/fsm_nv_reg_cb.vhd(41): INFO: The direction of input port <period_backup_clks> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing architecture 'Behavioral' of entity 'fsm_nv_reg_cb' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fsm_nv_reg_db' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'fsm_nv_reg_db' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/instant_pwr_calc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'instant_pwr_calc' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'instant_pwr_calc' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/mult.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'mult' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'mult' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/power_approximation.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'power_approximation' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'power_approximation' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/pwr_consumption_val_ROM.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'pwr_consumption_val_ROM' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'pwr_consumption_val_rom' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/rams_sp_rf.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'rams_sp_rf' (VHDL-1012)
INFO: analyzing architecture 'syn' of entity 'rams_sp_rf' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/INTERMITTENCY_EMULATOR_package.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'INTERMITTENCY_EMULATOR_package'

INFO: analyzing package body 'INTERMITTENCY_EMULATOR_package'

-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'I_DNN' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'i_dnn' (VHDL-9006)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(316): INFO: The direction of input port <period_backup_clks> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN_MI_package.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'I_DNN_MI_package'

INFO: analyzing package body 'I_DNN_MI_package'

-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'I_FSM_layer' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'i_fsm_layer' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'I_layer' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'i_layer' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_neuron.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'I_neuron' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'i_neuron' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/ReLU.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ReLU' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'relu' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/SOFT_MAX.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'SOFT_MAX' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'soft_max' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/Sigmoid.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Sigmoid' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'sigmoid' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/counter.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'counter' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'counter' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'intermittency_emulator' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'intermittency_emulator' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/nv_reg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'nv_reg' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'nv_reg' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'nv_reg_emu' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'nv_reg_emu' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/scaler.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'scaler' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'scaler' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/trace_ROM.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'trace_ROM' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'trace_rom' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/unary_or.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'unary_OR' (VHDL-1012)
INFO: analyzing architecture 'unary_OR' of entity 'unary_or' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/var_counter.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'var_counter' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'var_counter' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'weight_memory' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'weight_memory' (VHDL-9006)
Listing tops:
VHDLTop: library:xil_defaultlib entity:fsm_nv_reg_cb arch:
VHDLTop: library:xil_defaultlib entity:fsm_nv_reg_cb arch:
VHDLTop: library:xil_defaultlib entity:i_dnn arch:
VHDLTop: library:xil_defaultlib entity:i_dnn arch:
VHDLTop: library:xil_defaultlib entity:intermittency_emulator arch:
VHDLTop: library:xil_defaultlib entity:intermittency_emulator arch:
END of tops
C:/Users/miche/git/I-DNN/vivado/src/DNN/fixed_pkg_2008.vhd(1282): WARNING: range is empty (null range) (VHDL-1200)
C:/Users/miche/git/I-DNN/vivado/src/DNN/fixed_pkg_2008.vhd(1283): WARNING: range is empty (null range) (VHDL-1200)
C:/Users/miche/git/I-DNN/vivado/src/DNN/fixed_pkg_2008.vhd(1284): WARNING: range is empty (null range) (VHDL-1200)
C:/Users/miche/git/I-DNN/vivado/src/NORM/fsm_nv_reg_cb.vhd(35): INFO: executing 'fsm_nv_reg_cb_default(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/var_counter.vhd(28): INFO: executing '\var_counter(max=2147483647,init_value=0,increase_by=1)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(44): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(45): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(46): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(47): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(48): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(49): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(50): ERROR: formal generic 'act_fun_type' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(51): ERROR: formal generic 'dnn_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(42): INFO: executing 'I_DNN_default(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/fsm_nv_reg_db.vhd(35): INFO: executing 'fsm_nv_reg_db_default(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/nv_reg.vhd(36): INFO: executing '\nv_reg(max_delay_ns=200,nv_reg_width=32,nv_reg_depth=35)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/rams_sp_rf.vhd(20): INFO: executing '\rams_sp_rf(ram_depth=35,ram_width=32)(1,17)\(syn)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/nv_reg_emu.vhd(39): INFO: executing '\nv_reg_emu(max_delay_ns=200)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(261): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(262): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(263): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(264): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(267): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(268): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(269): ERROR: formal generic 'lyr_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(47): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(48): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(49): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(50): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(53): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(54): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(55): ERROR: formal generic 'lyr_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(47): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(48): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(49): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(50): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(53): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(54): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(55): ERROR: formal generic 'lyr_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(42): INFO: executing '\I_layer(num_inputs=784)(1,4)(1,2147483647)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/var_counter.vhd(28): INFO: executing '\var_counter(max=32,init_value=0,increase_by=1)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_FSM_layer.vhd(33): INFO: executing '\I_FSM_layer(rom_depth=784)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_neuron.vhd(39): INFO: executing '\I_neuron(rom_depth=784)(1,11)(1,8)(1,4)(1,33)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/ReLU.vhd(36): INFO: executing '\ReLU(data_width=16,relu_in_intwidth=16,relu_in_fracwidth=16)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/unary_or.vhd(33): INFO: executing '\unary_OR(n=1)\(unary_OR)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/unary_or.vhd(44): WARNING: range is empty (null range) (VHDL-1200)
C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd(38): INFO: executing '\weight_memory(rom_depth=784,rom_int_width=2,rom_frac_width=30,log_file="weights.txt")(1,11)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd(67): ERROR: failed to open VHDL file 'weights.txt' in mode 'r' (VHDL-1755)
C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd(73): ERROR: file 'text_header' is not open (VHDL-1756)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(261): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(262): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(263): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(264): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(267): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(268): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(269): ERROR: formal generic 'lyr_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(47): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(48): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(49): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(50): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(53): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(54): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(55): ERROR: formal generic 'lyr_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(47): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(48): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(49): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(50): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(53): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(54): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(55): ERROR: formal generic 'lyr_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(42): INFO: executing '\I_layer(num_outputs=25,layer_no=2)(1,4)(1,2147483647)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/var_counter.vhd(28): INFO: executing '\var_counter(max=27,init_value=0,increase_by=1)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_FSM_layer.vhd(33): INFO: executing '\I_FSM_layer(num_outputs=25,rom_depth=30)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_neuron.vhd(39): INFO: executing '\I_neuron(rom_depth=30)(1,11)(1,8)(1,4)(1,33)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd(38): INFO: executing '\weight_memory(rom_depth=30,rom_int_width=2,rom_frac_width=30,log_file="weights.txt")(1,11)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd(67): ERROR: failed to open VHDL file 'weights.txt' in mode 'r' (VHDL-1755)
C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd(73): ERROR: file 'text_header' is not open (VHDL-1756)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(261): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(262): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(263): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(264): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(267): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(268): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(269): ERROR: formal generic 'lyr_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(47): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(48): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(49): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(50): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(53): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(54): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(55): ERROR: formal generic 'lyr_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(47): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(48): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(49): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(50): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(53): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(54): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(55): ERROR: formal generic 'lyr_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(42): INFO: executing '\I_layer(num_inputs=25,num_outputs=15,layer_no=3)(1,4)(1,2147483647)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/var_counter.vhd(28): INFO: executing '\var_counter(max=17,init_value=0,increase_by=1)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_FSM_layer.vhd(33): INFO: executing '\I_FSM_layer(num_outputs=15,rom_depth=25)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_neuron.vhd(39): INFO: executing '\I_neuron(rom_depth=25)(1,11)(1,8)(1,4)(1,33)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd(38): INFO: executing '\weight_memory(rom_depth=25,rom_int_width=2,rom_frac_width=30,log_file="weights.txt")(1,11)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd(67): ERROR: failed to open VHDL file 'weights.txt' in mode 'r' (VHDL-1755)
C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd(73): ERROR: file 'text_header' is not open (VHDL-1756)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(261): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(262): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(263): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(264): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(267): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(268): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(269): ERROR: formal generic 'lyr_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(47): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(48): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(49): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(50): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(53): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(54): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(55): ERROR: formal generic 'lyr_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(47): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(48): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(49): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(50): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(53): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(54): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(55): ERROR: formal generic 'lyr_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(42): INFO: executing '\I_layer(num_inputs=15,num_outputs=10,layer_no=4)(1,4)(1,2147483647)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/var_counter.vhd(28): INFO: executing '\var_counter(max=12,init_value=0,increase_by=1)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_FSM_layer.vhd(33): INFO: executing '\I_FSM_layer(num_outputs=10,rom_depth=15)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_neuron.vhd(39): INFO: executing '\I_neuron(rom_depth=15)(1,11)(1,8)(1,4)(1,33)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd(38): INFO: executing '\weight_memory(rom_depth=15,rom_int_width=2,rom_frac_width=30,log_file="weights.txt")(1,11)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd(67): ERROR: failed to open VHDL file 'weights.txt' in mode 'r' (VHDL-1755)
C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd(73): ERROR: file 'text_header' is not open (VHDL-1756)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(309): ERROR: formal generic 'rom_width' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(311): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(312): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(313): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(314): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(315): ERROR: formal generic 'weight_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd(316): ERROR: formal generic 'bias_file' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/SOFT_MAX.vhd(34): INFO: executing 'SOFT_MAX_default(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/power_approximation.vhd(38): INFO: executing '\power_approximation(pwr_states_num=4)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/counter.vhd(34): INFO: executing '\counter(max=2147483647,init_value=0,increase_by=1)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/power_approximation.vhd(38): INFO: executing 'power_approximation_default(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/power_approximation.vhd(38): INFO: executing '\power_approximation(pwr_states_num=2)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/instant_pwr_calc.vhd(40): INFO: executing '\instant_pwr_calc(pwr_states_num=4)(1,5)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/pwr_consumption_val_ROM.vhd(34): INFO: executing '\pwr_consumption_val_ROM(num_elements_rom=3,max_val=1024)(1,5)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/mult.vhd(41): INFO: executing 'mult_default(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/instant_pwr_calc.vhd(40): INFO: executing '\instant_pwr_calc(type_device="nvreg")(1,5)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/pwr_consumption_val_ROM.vhd(34): INFO: executing '\pwr_consumption_val_ROM(num_elements_rom=3,max_val=1024,type_device="nvreg")(1,5)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/instant_pwr_calc.vhd(40): INFO: executing '\instant_pwr_calc(pwr_states_num=2,type_device="softmax")(1,7)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/pwr_consumption_val_ROM.vhd(34): INFO: executing '\pwr_consumption_val_ROM(num_elements_rom=3,max_val=1024,type_device="softmax")(1,7)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(44): ERROR: formal generic 'neuron_inout_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(45): ERROR: formal generic 'neuron_inout_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(46): ERROR: formal generic 'neuron_weight_intwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(47): ERROR: formal generic 'neuron_weight_fracwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(48): ERROR: formal generic 'sigmoid_inputdatawidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(49): ERROR: formal generic 'sigmoid_inputdataintwidth' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(50): ERROR: formal generic 'act_fun_type' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd(51): ERROR: formal generic 'dnn_prms_path' has no actual or default value (VHDL-1769)
C:/Users/miche/git/I-DNN/vivado/src/NORM/intermittency_emulator.vhd(35): INFO: executing 'intermittency_emulator_default(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/trace_ROM.vhd(28): INFO: executing '\trace_ROM(num_elemnts_rom=18750,max_val=5282,voltage_trace_path="voltage_trace.txt")(1,17)\(Behavioral)' (VHDL-1067)
C:/Users/miche/git/I-DNN/vivado/src/NORM/trace_ROM.vhd(47): ERROR: failed to open VHDL file 'voltage_trace.txt' in mode 'r' (VHDL-1755)
C:/Users/miche/git/I-DNN/vivado/src/NORM/trace_ROM.vhd(53): ERROR: file 'text_header' is not open (VHDL-1756)
