AArch64 WW+FW+FW+po+po+dmb.sy
"PodWW Iffe PodRW Iffe DMB.SYdRW Wse"
Cycle=Wse PodWW Iffe PodRW Iffe DMB.SYdRW
Relax=Iffe
Safe=Wse PodWW PodRW DMB.SYdRW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Iff Ws
Orig=PodWW Iffe PodRW Iffe DMB.SYdRW Wse
{
0:X0=0x2; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself06;
1:X1=0x14000001; 1:X2=P2:Lself07;
2:X1=0x1; 2:X2=x;
}
 P0          | P1          | P2          ;
 STR W0,[X1] | Lself06:    | Lself07:    ;
 STR W2,[X3] | B L00       | B L02       ;
             | MOV W0,#2   | MOV W0,#2   ;
             | B L01       | B L03       ;
             | L00:        | L02:        ;
             | MOV W0,#1   | MOV W0,#1   ;
             | L01:        | L03:        ;
             | STR W1,[X2] | DMB SY      ;
             |             | STR W1,[X2] ;
exists
(x=0x2 /\ 1:X0=0x2 /\ 2:X0=0x2)
