// Seed: 3010295703
module module_0 ();
  assign module_2._id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd56,
    parameter id_3 = 32'd90
) (
    _id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  inout logic [7:0] id_2;
  input wire _id_1;
  logic id_4;
  logic [id_1  &  (  -1  ) : id_1] id_5;
  always_ff @(posedge id_2 * id_5 - id_2 or posedge 1);
  wire id_6;
  initial
    assume (id_6)
    else;
  assign id_4 = 1 == "";
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd44,
    parameter id_4 = 32'd2
) (
    input  tri0  id_0,
    input  tri0  id_1,
    input  wand  _id_2,
    input  wand  id_3,
    input  tri1  _id_4,
    output logic id_5,
    output logic id_6,
    output tri1  id_7
);
  always @(id_0) id_6 <= id_2;
  logic id_9;
  wire [1 : id_4] id_10;
  assign id_7 = 1;
  initial begin : LABEL_0
    id_6 <= id_2;
  end
  assign id_9 = id_0;
  real [1 : -1] id_11;
  assign id_9[id_2] = id_10;
  static integer [-1 'b0 : 1 'd0] id_12, id_13;
  logic ["" : ~&  -1 'b0] id_14;
  always @(negedge 1 or posedge 1) begin : LABEL_1
    id_5 <= id_3;
  end
  module_0 modCall_1 ();
  struct packed {logic [1 'b0 : -1] id_15;} id_16;
  logic id_17 = -1;
endmodule
