Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: vga_640x480_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_640x480_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_640x480_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_640x480_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\FPGA\vga_640x480\vga_stripes.v" into library work
Parsing module <vga_stripes>.
Analyzing Verilog file "C:\FPGA\vga_640x480\vga_640x480.v" into library work
Parsing module <vga_640x480>.
Analyzing Verilog file "C:\FPGA\vga_640x480\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\FPGA\vga_640x480\vga_640x480_top.v" into library work
Parsing module <vga_640x480_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_640x480_top>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:413 - "C:\FPGA\vga_640x480\clkdiv.v" Line 38: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <vga_640x480>.
WARNING:HDLCompiler:413 - "C:\FPGA\vga_640x480\vga_640x480.v" Line 67: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\FPGA\vga_640x480\vga_640x480.v" Line 99: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <vga_stripes>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_640x480_top>.
    Related source file is "C:\FPGA\vga_640x480\vga_640x480_top.v".
    Summary:
	no macro.
Unit <vga_640x480_top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\FPGA\vga_640x480\clkdiv.v".
    Found 2-bit register for signal <counter>.
    Found 2-bit adder for signal <counter[1]_GND_2_o_add_1_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <vga_640x480>.
    Related source file is "C:\FPGA\vga_640x480\vga_640x480.v".
        hpixels = 10'b1100100000
        vlines = 10'b1000001001
        hbp = 10'b0010010000
        hfp = 10'b1100010000
        vbp = 10'b0000011111
        vfp = 10'b0111111111
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 1-bit register for signal <vsenable>.
    Found 10-bit adder for signal <hc[9]_GND_3_o_add_2_OUT> created at line 67.
    Found 10-bit adder for signal <vc[9]_GND_3_o_add_9_OUT> created at line 99.
    Found 10-bit comparator lessequal for signal <hc[9]_GND_3_o_LessThan_6_o> created at line 77
    Found 10-bit comparator lessequal for signal <vc[9]_GND_3_o_LessThan_14_o> created at line 110
    Found 10-bit comparator greater for signal <hc[9]_PWR_3_o_LessThan_15_o> created at line 121
    Found 10-bit comparator greater for signal <GND_3_o_hc[9]_LessThan_16_o> created at line 121
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_17_o> created at line 121
    Found 10-bit comparator greater for signal <GND_3_o_vc[9]_LessThan_18_o> created at line 121
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_640x480> synthesized.

Synthesizing Unit <vga_stripes>.
    Related source file is "C:\FPGA\vga_640x480\vga_stripes.v".
WARNING:Xst:647 - Input <hc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vc<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vc<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   2 Multiplexer(s).
Unit <vga_stripes> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 2
 2-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 10-bit register                                       : 2
 2-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
# Multiplexers                                         : 4
 10-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga_640x480>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <vga_640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
# Multiplexers                                         : 2
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_640x480_top> ...

Optimizing unit <vga_640x480> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_640x480_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_640x480_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 82
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 4
#      LUT2                        : 7
#      LUT3                        : 2
#      LUT5                        : 5
#      LUT6                        : 23
#      MUXCY                       : 18
#      XORCY                       : 20
# FlipFlops/Latches                : 23
#      FDC                         : 12
#      FDCE                        : 10
#      FDE                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              23  out of  18224     0%  
 Number of Slice LUTs:                   43  out of   9112     0%  
    Number used as Logic:                43  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     43
   Number with an unused Flip Flop:      20  out of     43    46%  
   Number with an unused LUT:             0  out of     43     0%  
   Number of fully used LUT-FF pairs:    23  out of     43    53%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
U1/counter_1                       | BUFG                   | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.786ns (Maximum Frequency: 264.152MHz)
   Minimum input arrival time before clock: 3.482ns
   Maximum output required time after clock: 8.334ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            U1/counter_0 (FF)
  Destination:       U1/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/counter_0 to U1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  U1/counter_0 (U1/counter_0)
     INV:I->O              1   0.206   0.579  U1/Mcount_counter_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.102          U1/counter_0
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/counter_1'
  Clock period: 3.786ns (frequency: 264.152MHz)
  Total number of paths / destination ports: 1168 / 31
-------------------------------------------------------------------------
Delay:               3.786ns (Levels of Logic = 12)
  Source:            U2/hc_4 (FF)
  Destination:       U2/hc_9 (FF)
  Source Clock:      U1/counter_1 rising
  Destination Clock: U1/counter_1 rising

  Data Path: U2/hc_4 to U2/hc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.912  U2/hc_4 (U2/hc_4)
     LUT3:I0->O           11   0.205   0.987  U2/GND_3_o_GND_3_o_equal_2_o<9>_SW0 (N3)
     LUT6:I4->O            1   0.203   0.579  U2/GND_3_o_GND_3_o_equal_2_o_inv1 (U2/GND_3_o_GND_3_o_equal_2_o_inv)
     MUXCY:CI->O           1   0.019   0.000  U2/Mcount_hc_cy<0> (U2/Mcount_hc_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U2/Mcount_hc_cy<1> (U2/Mcount_hc_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U2/Mcount_hc_cy<2> (U2/Mcount_hc_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U2/Mcount_hc_cy<3> (U2/Mcount_hc_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U2/Mcount_hc_cy<4> (U2/Mcount_hc_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U2/Mcount_hc_cy<5> (U2/Mcount_hc_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U2/Mcount_hc_cy<6> (U2/Mcount_hc_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U2/Mcount_hc_cy<7> (U2/Mcount_hc_cy<7>)
     MUXCY:CI->O           0   0.019   0.000  U2/Mcount_hc_cy<8> (U2/Mcount_hc_cy<8>)
     XORCY:CI->O           1   0.180   0.000  U2/Mcount_hc_xor<9> (U2/Mcount_hc9)
     FDC:D                     0.102          U2/hc_9
    ----------------------------------------
    Total                      3.786ns (1.308ns logic, 2.478ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.805ns (Levels of Logic = 1)
  Source:            btn (PAD)
  Destination:       U1/counter_0 (FF)
  Destination Clock: clk rising

  Data Path: btn to U1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.153  btn_IBUF (btn_IBUF)
     FDC:CLR                   0.430          U1/counter_0
    ----------------------------------------
    Total                      2.805ns (1.652ns logic, 1.153ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/counter_1'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.482ns (Levels of Logic = 2)
  Source:            btn (PAD)
  Destination:       U2/vsenable (FF)
  Destination Clock: U1/counter_1 rising

  Data Path: btn to U2/vsenable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.153  btn_IBUF (btn_IBUF)
     INV:I->O              1   0.206   0.579  U2/clr_inv1_INV_0 (U2/clr_inv)
     FDE:CE                    0.322          U2/vsenable
    ----------------------------------------
    Total                      3.482ns (1.750ns logic, 1.732ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/counter_1'
  Total number of paths / destination ports: 206 / 8
-------------------------------------------------------------------------
Offset:              8.334ns (Levels of Logic = 5)
  Source:            U2/vc_5 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      U1/counter_1 rising

  Data Path: U2/vc_5 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   1.227  U2/vc_5 (U2/vc_5)
     LUT5:I0->O            2   0.203   0.981  U2/SF011 (U2/SF01)
     LUT6:I0->O            1   0.203   0.924  U2/vidon4 (U2/vidon3)
     LUT6:I1->O            2   0.203   0.721  U2/vidon5 (vidon)
     LUT2:I0->O            3   0.203   0.650  green<1>1 (green_1_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                      8.334ns (3.830ns logic, 4.504ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/counter_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/counter_1   |    3.786|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.94 secs
 
--> 

Total memory usage is 291524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

