vendor_name = ModelSim
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_3.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_FLIPFLOP_RW/D_FLIPFLOP_RW.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_FLIPFLOP_RW/mux2_1.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_FLIPFLOP_RW/Tri_buff.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_FLIPFLOP_RW/Test_Bench.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/HP/Documents/PROJECT_PROCESSOR/D_FLIPFLOP_RW/db/D_FLIPFLOP_RW.cbx.xml
design_name = hard_block
design_name = D_flipflop_rw
instance = comp, \Q~output\, Q~output, D_flipflop_rw, 1
instance = comp, \clk~input\, clk~input, D_flipflop_rw, 1
instance = comp, \RST~input\, RST~input, D_flipflop_rw, 1
instance = comp, \D~input\, D~input, D_flipflop_rw, 1
instance = comp, \W~input\, W~input, D_flipflop_rw, 1
instance = comp, \D_ff|D0|nand2|F~1\, D_ff|D0|nand2|F~1, D_flipflop_rw, 1
instance = comp, \D_ff|D0|nand2|F~2\, D_ff|D0|nand2|F~2, D_flipflop_rw, 1
instance = comp, \D_ff|D1|nand2|F~1\, D_ff|D1|nand2|F~1, D_flipflop_rw, 1
instance = comp, \R~input\, R~input, D_flipflop_rw, 1
