{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 09:01:17 2012 " "Info: Processing started: Thu Oct 18 09:01:17 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_txd_bdf -c uart_txd_bdf " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_txd_bdf -c uart_txd_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_txd_bdf.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_txd_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uart_txd_bdf " "Info: Found entity 1: uart_txd_bdf" {  } { { "uart_txd_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd_bdf.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_txd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart_txd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_txd-a " "Info: Found design unit 1: uart_txd-a" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_txd " "Info: Found entity 1: uart_txd" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key-a " "Info: Found design unit 1: key-a" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_txd_bdf " "Info: Elaborating entity \"uart_txd_bdf\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_txd uart_txd:inst1 " "Info: Elaborating entity \"uart_txd\" for hierarchy \"uart_txd:inst1\"" {  } { { "uart_txd_bdf.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd_bdf.bdf" { { 312 536 664 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "txd_sta uart_txd.vhd(28) " "Warning (10492): VHDL Process Statement warning at uart_txd.vhd(28): signal \"txd_sta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "txd_sig uart_txd.vhd(30) " "Warning (10492): VHDL Process Statement warning at uart_txd.vhd(30): signal \"txd_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "txd_ck uart_txd.vhd(31) " "Warning (10492): VHDL Process Statement warning at uart_txd.vhd(31): signal \"txd_ck\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2ms uart_txd.vhd(46) " "Warning (10492): VHDL Process Statement warning at uart_txd.vhd(46): signal \"clk_2ms\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "txd_sig uart_txd.vhd(24) " "Warning (10631): VHDL Process Statement warning at uart_txd.vhd(24): inferring latch(es) for signal or variable \"txd_sig\", which holds its previous value in one or more paths through the process" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "txd_out_sig uart_txd.vhd(24) " "Warning (10631): VHDL Process Statement warning at uart_txd.vhd(24): inferring latch(es) for signal or variable \"txd_out_sig\", which holds its previous value in one or more paths through the process" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[0\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_out_sig\[0\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[1\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_out_sig\[1\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[2\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_out_sig\[2\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[3\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_out_sig\[3\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[4\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_out_sig\[4\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[5\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_out_sig\[5\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[6\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_out_sig\[6\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[7\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_out_sig\[7\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[8\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_out_sig\[8\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_out_sig\[9\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_out_sig\[9\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_sig\[0\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_sig\[0\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_sig\[1\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_sig\[1\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_sig\[2\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_sig\[2\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_sig\[3\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_sig\[3\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_sig\[4\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_sig\[4\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_sig\[5\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_sig\[5\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_sig\[6\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_sig\[6\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_sig\[7\] uart_txd.vhd(24) " "Info (10041): Inferred latch for \"txd_sig\[7\]\" at uart_txd.vhd(24)" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clock.vhd 2 1 " "Warning: Using design file clock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-a " "Info: Found design unit 1: clock-a" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst " "Info: Elaborating entity \"clock\" for hierarchy \"clock:inst\"" {  } { { "uart_txd_bdf.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd_bdf.bdf" { { 0 128 304 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:inst2 " "Info: Elaborating entity \"key\" for hierarchy \"key:inst2\"" {  } { { "uart_txd_bdf.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd_bdf.bdf" { { 64 384 520 160 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 10 -1 0 } } { "uart_txd.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/uart_txd.vhd" 33 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Info: Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Info: Implemented 165 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 18 09:01:18 2012 " "Info: Processing ended: Thu Oct 18 09:01:18 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
