Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 25 01:42:38 2023
| Host         : DESKTOP-91CQCSQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Uart8_timing_summary_routed.rpt -pb Uart8_timing_summary_routed.pb -rpx Uart8_timing_summary_routed.rpx -warn_on_violation
| Design       : Uart8
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (187)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (303)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (187)
--------------------------
 There are 103 register/latch pins with no clock driven by root clock pin: generatorInst/rxClk_reg/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: generatorInst/txClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (303)
--------------------------------------------------
 There are 303 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.689        0.000                      0                   40        0.134        0.000                      0                   20        1.100        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        7.689        0.000                      0                   20        0.134        0.000                      0                   20        4.600        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                   999.312        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 generatorInst/rxClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.359ns (15.758%)  route 1.919ns (84.242%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 8.188 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.209    -2.367    generatorInst/rxCounter_reg[0]_0
    SLICE_X79Y201        FDRE                                         r  generatorInst/rxClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y201        FDRE (Prop_fdre_C_Q)         0.223    -2.144 r  generatorInst/rxClk_reg/Q
                         net (fo=1, routed)           0.564    -1.581    generatorInst/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.488 r  generatorInst/CLK_BUFG_inst/O
                         net (fo=104, routed)         1.356    -0.132    generatorInst/CLK_BUFG
    SLICE_X79Y201        LUT6 (Prop_lut6_I4_O)        0.043    -0.089 r  generatorInst/rxClk_i_1/O
                         net (fo=1, routed)           0.000    -0.089    generatorInst/rxClk_i_1_n_0
    SLICE_X79Y201        FDRE                                         r  generatorInst/rxClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.070     8.188    generatorInst/rxCounter_reg[0]_0
    SLICE_X79Y201        FDRE                                         r  generatorInst/rxClk_reg/C
                         clock pessimism             -0.556     7.633    
                         clock uncertainty           -0.066     7.566    
    SLICE_X79Y201        FDRE (Setup_fdre_C_D)        0.034     7.600    generatorInst/rxClk_reg
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             7.696ns  (required time - arrival time)
  Source:                 generatorInst/txClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.359ns (15.802%)  route 1.913ns (84.198%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y194        FDRE                                         r  generatorInst/txClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y194        FDRE (Prop_fdre_C_Q)         0.223    -2.124 r  generatorInst/txClk_reg/Q
                         net (fo=1, routed)           0.530    -1.594    generatorInst/txClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.501 r  generatorInst/txClk_BUFG_inst/O
                         net (fo=85, routed)          1.383    -0.119    generatorInst/txClk_BUFG
    SLICE_X80Y194        LUT6 (Prop_lut6_I4_O)        0.043    -0.076 r  generatorInst/txClk_i_1/O
                         net (fo=1, routed)           0.000    -0.076    generatorInst/txClk_i_1_n_0
    SLICE_X80Y194        FDRE                                         r  generatorInst/txClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y194        FDRE                                         r  generatorInst/txClk_reg/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X80Y194        FDRE (Setup_fdre_C_D)        0.034     7.620    generatorInst/txClk_reg
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  7.696    

Slack (MET) :             8.137ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.388ns (20.848%)  route 1.473ns (79.152%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 8.188 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.209    -2.367    generatorInst/rxCounter_reg[0]_0
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y200        FDRE (Prop_fdre_C_Q)         0.259    -2.108 f  generatorInst/rxCounter_reg[0]/Q
                         net (fo=9, routed)           0.515    -1.593    generatorInst/rxCounter[0]
    SLICE_X78Y200        LUT4 (Prop_lut4_I2_O)        0.043    -1.550 r  generatorInst/rxCounter[8]_i_4/O
                         net (fo=1, routed)           0.548    -1.002    generatorInst/rxCounter[8]_i_4_n_0
    SLICE_X78Y201        LUT6 (Prop_lut6_I0_O)        0.043    -0.959 r  generatorInst/rxCounter[8]_i_2/O
                         net (fo=2, routed)           0.410    -0.549    generatorInst/rxCounter[8]_i_2_n_0
    SLICE_X78Y200        LUT3 (Prop_lut3_I0_O)        0.043    -0.506 r  generatorInst/rxCounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.506    generatorInst/rxCounter_0[6]
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.070     8.188    generatorInst/rxCounter_reg[0]_0
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[6]/C
                         clock pessimism             -0.556     7.633    
                         clock uncertainty           -0.066     7.566    
    SLICE_X78Y200        FDRE (Setup_fdre_C_D)        0.064     7.630    generatorInst/rxCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  8.137    

Slack (MET) :             8.151ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.396ns (21.187%)  route 1.473ns (78.813%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 8.188 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.209    -2.367    generatorInst/rxCounter_reg[0]_0
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y200        FDRE (Prop_fdre_C_Q)         0.259    -2.108 f  generatorInst/rxCounter_reg[0]/Q
                         net (fo=9, routed)           0.515    -1.593    generatorInst/rxCounter[0]
    SLICE_X78Y200        LUT4 (Prop_lut4_I2_O)        0.043    -1.550 r  generatorInst/rxCounter[8]_i_4/O
                         net (fo=1, routed)           0.548    -1.002    generatorInst/rxCounter[8]_i_4_n_0
    SLICE_X78Y201        LUT6 (Prop_lut6_I0_O)        0.043    -0.959 r  generatorInst/rxCounter[8]_i_2/O
                         net (fo=2, routed)           0.410    -0.549    generatorInst/rxCounter[8]_i_2_n_0
    SLICE_X78Y200        LUT5 (Prop_lut5_I0_O)        0.051    -0.498 r  generatorInst/rxCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.498    generatorInst/rxCounter_0[8]
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.070     8.188    generatorInst/rxCounter_reg[0]_0
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[8]/C
                         clock pessimism             -0.556     7.633    
                         clock uncertainty           -0.066     7.566    
    SLICE_X78Y200        FDRE (Setup_fdre_C_D)        0.086     7.652    generatorInst/rxCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  8.151    

Slack (MET) :             8.555ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.457ns (32.349%)  route 0.956ns (67.651%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y194        FDRE (Prop_fdre_C_Q)         0.223    -2.124 f  generatorInst/txCounter_reg[6]/Q
                         net (fo=5, routed)           0.452    -1.672    generatorInst/txCounter[6]
    SLICE_X81Y194        LUT4 (Prop_lut4_I1_O)        0.054    -1.618 r  generatorInst/txCounter[8]_i_4/O
                         net (fo=1, routed)           0.149    -1.469    generatorInst/txCounter[8]_i_4_n_0
    SLICE_X81Y194        LUT6 (Prop_lut6_I0_O)        0.137    -1.332 r  generatorInst/txCounter[8]_i_2/O
                         net (fo=2, routed)           0.355    -0.978    generatorInst/txCounter[8]_i_2_n_0
    SLICE_X81Y194        LUT3 (Prop_lut3_I0_O)        0.043    -0.935 r  generatorInst/txCounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.935    generatorInst/txCounter_1[6]
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[6]/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X81Y194        FDRE (Setup_fdre_C_D)        0.034     7.620    generatorInst/txCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  8.555    

Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.463ns (32.635%)  route 0.956ns (67.365%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y194        FDRE (Prop_fdre_C_Q)         0.223    -2.124 f  generatorInst/txCounter_reg[6]/Q
                         net (fo=5, routed)           0.452    -1.672    generatorInst/txCounter[6]
    SLICE_X81Y194        LUT4 (Prop_lut4_I1_O)        0.054    -1.618 r  generatorInst/txCounter[8]_i_4/O
                         net (fo=1, routed)           0.149    -1.469    generatorInst/txCounter[8]_i_4_n_0
    SLICE_X81Y194        LUT6 (Prop_lut6_I0_O)        0.137    -1.332 r  generatorInst/txCounter[8]_i_2/O
                         net (fo=2, routed)           0.355    -0.978    generatorInst/txCounter[8]_i_2_n_0
    SLICE_X81Y194        LUT5 (Prop_lut5_I0_O)        0.049    -0.929 r  generatorInst/txCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.929    generatorInst/txCounter_1[8]
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.098     8.216    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[8]/C
                         clock pessimism             -0.564     7.653    
                         clock uncertainty           -0.066     7.586    
    SLICE_X81Y194        FDRE (Setup_fdre_C_D)        0.058     7.644    generatorInst/txCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.644    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  8.573    

Slack (MET) :             8.593ns  (required time - arrival time)
  Source:                 generatorInst/txCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.309ns (22.915%)  route 1.039ns (77.085%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 8.215 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.229    -2.347    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y194        FDRE                                         r  generatorInst/txCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y194        FDRE (Prop_fdre_C_Q)         0.223    -2.124 r  generatorInst/txCounter_reg[3]/Q
                         net (fo=6, routed)           0.495    -1.629    generatorInst/txCounter[3]
    SLICE_X81Y194        LUT6 (Prop_lut6_I2_O)        0.043    -1.586 r  generatorInst/txCounter[2]_i_2/O
                         net (fo=3, routed)           0.545    -1.042    generatorInst/txCounter[2]_i_2_n_0
    SLICE_X80Y193        LUT6 (Prop_lut6_I3_O)        0.043    -0.999 r  generatorInst/txCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.999    generatorInst/txCounter_1[2]
    SLICE_X80Y193        FDRE                                         r  generatorInst/txCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.097     8.215    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y193        FDRE                                         r  generatorInst/txCounter_reg[2]/C
                         clock pessimism             -0.589     7.627    
                         clock uncertainty           -0.066     7.560    
    SLICE_X80Y193        FDRE (Setup_fdre_C_D)        0.034     7.594    generatorInst/txCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  8.593    

Slack (MET) :             8.613ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.355ns (25.507%)  route 1.037ns (74.493%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 8.188 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.209    -2.367    generatorInst/rxCounter_reg[0]_0
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y200        FDRE (Prop_fdre_C_Q)         0.259    -2.108 f  generatorInst/rxCounter_reg[0]/Q
                         net (fo=9, routed)           0.596    -1.512    generatorInst/rxCounter[0]
    SLICE_X78Y201        LUT6 (Prop_lut6_I3_O)        0.043    -1.469 r  generatorInst/rxCounter[8]_i_3/O
                         net (fo=3, routed)           0.440    -1.029    generatorInst/rxCounter[8]_i_3_n_0
    SLICE_X78Y200        LUT3 (Prop_lut3_I1_O)        0.053    -0.976 r  generatorInst/rxCounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.976    generatorInst/rxCounter_0[7]
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.070     8.188    generatorInst/rxCounter_reg[0]_0
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[7]/C
                         clock pessimism             -0.556     7.633    
                         clock uncertainty           -0.066     7.566    
    SLICE_X78Y200        FDRE (Setup_fdre_C_D)        0.071     7.637    generatorInst/rxCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  8.613    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.345ns (29.256%)  route 0.834ns (70.744%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 8.188 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.209    -2.367    generatorInst/rxCounter_reg[0]_0
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y200        FDRE (Prop_fdre_C_Q)         0.259    -2.108 f  generatorInst/rxCounter_reg[0]/Q
                         net (fo=9, routed)           0.458    -1.650    generatorInst/rxCounter[0]
    SLICE_X78Y201        LUT6 (Prop_lut6_I3_O)        0.043    -1.607 r  generatorInst/rxCounter[2]_i_2/O
                         net (fo=3, routed)           0.376    -1.231    generatorInst/rxCounter[2]_i_2_n_0
    SLICE_X79Y201        LUT6 (Prop_lut6_I3_O)        0.043    -1.188 r  generatorInst/rxCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.188    generatorInst/rxCounter_0[2]
    SLICE_X79Y201        FDRE                                         r  generatorInst/rxCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.070     8.188    generatorInst/rxCounter_reg[0]_0
    SLICE_X79Y201        FDRE                                         r  generatorInst/rxCounter_reg[2]/C
                         clock pessimism             -0.581     7.608    
                         clock uncertainty           -0.066     7.541    
    SLICE_X79Y201        FDRE (Setup_fdre_C_D)        0.034     7.575    generatorInst/rxCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  8.763    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 generatorInst/rxCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.345ns (29.710%)  route 0.816ns (70.290%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 8.188 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.367ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.209    -2.367    generatorInst/rxCounter_reg[0]_0
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y200        FDRE (Prop_fdre_C_Q)         0.259    -2.108 f  generatorInst/rxCounter_reg[0]/Q
                         net (fo=9, routed)           0.458    -1.650    generatorInst/rxCounter[0]
    SLICE_X78Y201        LUT6 (Prop_lut6_I3_O)        0.043    -1.607 r  generatorInst/rxCounter[2]_i_2/O
                         net (fo=3, routed)           0.358    -1.249    generatorInst/rxCounter[2]_i_2_n_0
    SLICE_X79Y201        LUT6 (Prop_lut6_I3_O)        0.043    -1.206 r  generatorInst/rxCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.206    generatorInst/rxCounter_0[1]
    SLICE_X79Y201        FDRE                                         r  generatorInst/rxCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          1.070     8.188    generatorInst/rxCounter_reg[0]_0
    SLICE_X79Y201        FDRE                                         r  generatorInst/rxCounter_reg[1]/C
                         clock pessimism             -0.581     7.608    
                         clock uncertainty           -0.066     7.541    
    SLICE_X79Y201        FDRE (Setup_fdre_C_D)        0.033     7.574    generatorInst/rxCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  8.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.284%)  route 0.104ns (44.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.525    -0.658    generatorInst/rxCounter_reg[0]_0
    SLICE_X79Y201        FDRE                                         r  generatorInst/rxCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y201        FDRE (Prop_fdre_C_Q)         0.100    -0.558 r  generatorInst/rxCounter_reg[2]/Q
                         net (fo=8, routed)           0.104    -0.454    generatorInst/rxCounter[2]
    SLICE_X78Y201        LUT6 (Prop_lut6_I4_O)        0.028    -0.426 r  generatorInst/rxCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.426    generatorInst/rxCounter_0[5]
    SLICE_X78Y201        FDRE                                         r  generatorInst/rxCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.730    -0.703    generatorInst/rxCounter_reg[0]_0
    SLICE_X78Y201        FDRE                                         r  generatorInst/rxCounter_reg[5]/C
                         clock pessimism              0.057    -0.647    
    SLICE_X78Y201        FDRE (Hold_fdre_C_D)         0.087    -0.560    generatorInst/rxCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.155ns (65.594%)  route 0.081ns (34.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.525    -0.658    generatorInst/rxCounter_reg[0]_0
    SLICE_X79Y201        FDRE                                         r  generatorInst/rxCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y201        FDRE (Prop_fdre_C_Q)         0.091    -0.567 r  generatorInst/rxCounter_reg[4]/Q
                         net (fo=7, routed)           0.081    -0.485    generatorInst/rxCounter[4]
    SLICE_X79Y201        LUT6 (Prop_lut6_I0_O)        0.064    -0.421 r  generatorInst/rxCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.421    generatorInst/rxCounter_0[2]
    SLICE_X79Y201        FDRE                                         r  generatorInst/rxCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.730    -0.703    generatorInst/rxCounter_reg[0]_0
    SLICE_X79Y201        FDRE                                         r  generatorInst/rxCounter_reg[2]/C
                         clock pessimism              0.046    -0.658    
    SLICE_X79Y201        FDRE (Hold_fdre_C_D)         0.061    -0.597    generatorInst/rxCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.935%)  route 0.128ns (50.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y193        FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y193        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  generatorInst/txCounter_reg[1]/Q
                         net (fo=8, routed)           0.128    -0.411    generatorInst/txCounter[1]
    SLICE_X80Y194        LUT6 (Prop_lut6_I3_O)        0.028    -0.383 r  generatorInst/txCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.383    generatorInst/txCounter_1[5]
    SLICE_X80Y194        FDRE                                         r  generatorInst/txCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y194        FDRE                                         r  generatorInst/txCounter_reg[5]/C
                         clock pessimism              0.066    -0.626    
    SLICE_X80Y194        FDRE (Hold_fdre_C_D)         0.061    -0.565    generatorInst/txCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.700%)  route 0.130ns (50.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y194        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  generatorInst/txCounter_reg[7]/Q
                         net (fo=6, routed)           0.130    -0.410    generatorInst/txCounter[7]
    SLICE_X80Y193        LUT6 (Prop_lut6_I2_O)        0.028    -0.382 r  generatorInst/txCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    generatorInst/txCounter_1[2]
    SLICE_X80Y193        FDRE                                         r  generatorInst/txCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y193        FDRE                                         r  generatorInst/txCounter_reg[2]/C
                         clock pessimism              0.066    -0.626    
    SLICE_X80Y193        FDRE (Hold_fdre_C_D)         0.061    -0.565    generatorInst/txCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.129ns (48.655%)  route 0.136ns (51.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y194        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  generatorInst/txCounter_reg[6]/Q
                         net (fo=5, routed)           0.136    -0.403    generatorInst/txCounter[6]
    SLICE_X81Y194        LUT5 (Prop_lut5_I3_O)        0.029    -0.374 r  generatorInst/txCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.374    generatorInst/txCounter_1[8]
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[8]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X81Y194        FDRE (Hold_fdre_C_D)         0.075    -0.565    generatorInst/txCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.447%)  route 0.126ns (49.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y193        FDRE                                         r  generatorInst/txCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y193        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  generatorInst/txCounter_reg[1]/Q
                         net (fo=8, routed)           0.126    -0.414    generatorInst/txCounter[1]
    SLICE_X80Y193        LUT6 (Prop_lut6_I5_O)        0.028    -0.386 r  generatorInst/txCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.386    generatorInst/txCounter_1[1]
    SLICE_X80Y193        FDRE                                         r  generatorInst/txCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y193        FDRE                                         r  generatorInst/txCounter_reg[1]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X80Y193        FDRE (Hold_fdre_C_D)         0.060    -0.580    generatorInst/txCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y194        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  generatorInst/txCounter_reg[6]/Q
                         net (fo=5, routed)           0.136    -0.403    generatorInst/txCounter[6]
    SLICE_X81Y194        LUT3 (Prop_lut3_I2_O)        0.028    -0.375 r  generatorInst/txCounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    generatorInst/txCounter_1[6]
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[6]/C
                         clock pessimism              0.052    -0.640    
    SLICE_X81Y194        FDRE (Hold_fdre_C_D)         0.060    -0.580    generatorInst/txCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.145ns (48.227%)  route 0.156ns (51.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.525    -0.658    generatorInst/rxCounter_reg[0]_0
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.540 r  generatorInst/rxCounter_reg[6]/Q
                         net (fo=5, routed)           0.156    -0.384    generatorInst/rxCounter[6]
    SLICE_X78Y200        LUT5 (Prop_lut5_I3_O)        0.027    -0.357 r  generatorInst/rxCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    generatorInst/rxCounter_0[8]
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.730    -0.703    generatorInst/rxCounter_reg[0]_0
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[8]/C
                         clock pessimism              0.046    -0.658    
    SLICE_X78Y200        FDRE (Hold_fdre_C_D)         0.096    -0.562    generatorInst/rxCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 generatorInst/txCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/txClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.290%)  route 0.149ns (53.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.543    -0.640    generatorInst/rxCounter_reg[0]_0
    SLICE_X81Y194        FDRE                                         r  generatorInst/txCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y194        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  generatorInst/txCounter_reg[7]/Q
                         net (fo=6, routed)           0.149    -0.391    generatorInst/txCounter[7]
    SLICE_X80Y194        LUT6 (Prop_lut6_I2_O)        0.028    -0.363 r  generatorInst/txClk_i_1/O
                         net (fo=1, routed)           0.000    -0.363    generatorInst/txClk_i_1_n_0
    SLICE_X80Y194        FDRE                                         r  generatorInst/txClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.742    -0.691    generatorInst/rxCounter_reg[0]_0
    SLICE_X80Y194        FDRE                                         r  generatorInst/txClk_reg/C
                         clock pessimism              0.063    -0.629    
    SLICE_X80Y194        FDRE (Hold_fdre_C_D)         0.060    -0.569    generatorInst/txClk_reg
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 generatorInst/rxCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generatorInst/rxCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.739%)  route 0.156ns (51.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.525    -0.658    generatorInst/rxCounter_reg[0]_0
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.540 r  generatorInst/rxCounter_reg[6]/Q
                         net (fo=5, routed)           0.156    -0.384    generatorInst/rxCounter[6]
    SLICE_X78Y200        LUT3 (Prop_lut3_I2_O)        0.030    -0.354 r  generatorInst/rxCounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    generatorInst/rxCounter_0[7]
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clkgen_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clkgen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clkgen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clkgen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clkgen_inst/inst/clkout1_buf/O
                         net (fo=20, routed)          0.730    -0.703    generatorInst/rxCounter_reg[0]_0
    SLICE_X78Y200        FDRE                                         r  generatorInst/rxCounter_reg[7]/C
                         clock pessimism              0.046    -0.658    
    SLICE_X78Y200        FDRE (Hold_fdre_C_D)         0.092    -0.566    generatorInst/rxCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    clkgen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X79Y201    generatorInst/rxCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X78Y200    generatorInst/rxCounter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X81Y194    generatorInst/txCounter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X80Y194    generatorInst/txCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X79Y201    generatorInst/rxClk_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X78Y200    generatorInst/rxCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X79Y201    generatorInst/rxCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X79Y201    generatorInst/rxCounter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X79Y201    generatorInst/rxCounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X78Y200    generatorInst/rxCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X79Y201    generatorInst/rxCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X78Y200    generatorInst/rxCounter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X81Y194    generatorInst/txCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X81Y194    generatorInst/txCounter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X80Y194    generatorInst/txCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X80Y194    generatorInst/txCounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X79Y201    generatorInst/rxClk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X78Y200    generatorInst/rxCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y194    generatorInst/txClk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y194    generatorInst/txClk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X81Y194    generatorInst/txCounter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X81Y194    generatorInst/txCounter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y193    generatorInst/txCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y193    generatorInst/txCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y193    generatorInst/txCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y194    generatorInst/txCounter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y194    generatorInst/txCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X80Y194    generatorInst/txCounter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkgen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y3    clkgen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clkgen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      999.312ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.312ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.595ns  (logic 0.236ns (39.696%)  route 0.359ns (60.304%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.359     0.595    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X9Y121         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X9Y121         FDRE (Setup_fdre_C_D)       -0.094   999.906    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.906    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                999.312    

Slack (MET) :             999.323ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.618ns  (logic 0.236ns (38.211%)  route 0.382ns (61.789%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.382     0.618    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X8Y117         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y117         FDRE (Setup_fdre_C_D)       -0.059   999.941    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.941    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                999.323    

Slack (MET) :             999.378ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.611ns  (logic 0.259ns (42.357%)  route 0.352ns (57.643%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.352     0.611    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X9Y121         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X9Y121         FDRE (Setup_fdre_C_D)       -0.010   999.990    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.990    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                999.378    

Slack (MET) :             999.385ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.636ns  (logic 0.259ns (40.734%)  route 0.377ns (59.266%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.377     0.636    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X10Y117        FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X10Y117        FDRE (Setup_fdre_C_D)        0.021  1000.021    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.021    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                999.385    

Slack (MET) :             999.390ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.521ns  (logic 0.236ns (45.284%)  route 0.285ns (54.716%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.285     0.521    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X9Y122         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X9Y122         FDRE (Setup_fdre_C_D)       -0.089   999.911    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.911    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                999.390    

Slack (MET) :             999.416ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.521ns  (logic 0.236ns (45.281%)  route 0.285ns (54.719%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.285     0.521    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X10Y117        FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X10Y117        FDRE (Setup_fdre_C_D)       -0.063   999.937    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.937    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                999.416    

Slack (MET) :             999.422ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.488ns  (logic 0.204ns (41.765%)  route 0.284ns (58.235%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.284     0.488    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X9Y118         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X9Y118         FDRE (Setup_fdre_C_D)       -0.090   999.910    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.910    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                999.422    

Slack (MET) :             999.427ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.564ns  (logic 0.259ns (45.960%)  route 0.305ns (54.040%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.305     0.564    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X9Y118         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X9Y118         FDRE (Setup_fdre_C_D)       -0.009   999.991    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                999.427    

Slack (MET) :             999.434ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.960%)  route 0.364ns (62.040%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.364     0.587    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X8Y119         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y119         FDRE (Setup_fdre_C_D)        0.021  1000.021    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                       1000.021    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                999.434    

Slack (MET) :             999.440ns  (required time - arrival time)
  Source:                 rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.501ns  (logic 0.204ns (40.721%)  route 0.297ns (59.279%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE                         0.000     0.000 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.297     0.501    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X8Y119         FDRE                                         r  rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y119         FDRE (Setup_fdre_C_D)       -0.059   999.941    rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.941    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                999.440    





