{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686773740408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686773740408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 17:15:40 2023 " "Processing started: Wed Jun 14 17:15:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686773740408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773740408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL3_ultima_esperanca -c PBL3_ultima_esperanca " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3_ultima_esperanca -c PBL3_ultima_esperanca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773740408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686773740571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686773740572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.v 1 1 " "Found 1 design units, including 1 entities, in source file Contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Bebida.v 1 1 " "Found 1 design units, including 1 entities, in source file Display_Bebida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Bebida " "Found entity 1: Display_Bebida" {  } { { "Display_Bebida.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Bebida.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Erro.v 1 1 " "Found 1 design units, including 1 entities, in source file Display_Erro.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Erro " "Found entity 1: Display_Erro" {  } { { "Display_Erro.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Erro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Valor.v 1 1 " "Found 1 design units, including 1 entities, in source file Display_Valor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Valor " "Found entity 1: Display_Valor" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divisor_Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Divisor_Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Clock " "Found entity 1: Divisor_Clock" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Estados.v 1 1 " "Found 1 design units, including 1 entities, in source file Estados.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estados " "Found entity 1: Estados" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file level_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_to_pulse " "Found entity 1: level_to_pulse" {  } { { "level_to_pulse.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/level_to_pulse.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flip_flop_D.v 1 1 " "Found 1 design units, including 1 entities, in source file Flip_flop_D.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip_flop_D " "Found entity 1: Flip_flop_D" {  } { { "Flip_flop_D.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flip_flop_T.v 1 1 " "Found 1 design units, including 1 entities, in source file Flip_flop_T.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip_flop_T " "Found entity 1: Flip_flop_T" {  } { { "Flip_flop_T.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sensores.v 1 1 " "Found 1 design units, including 1 entities, in source file Sensores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sensores " "Found entity 1: Sensores" {  } { { "Sensores.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Sensores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748203 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "temp_2_seg.v(11) " "Verilog HDL information at temp_2_seg.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "temp_2_seg.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/temp_2_seg.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686773748204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_2_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_2_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_2_seg " "Found entity 1: temp_2_seg" {  } { { "temp_2_seg.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/temp_2_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_5_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_5_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_5_seg " "Found entity 1: temp_5_seg" {  } { { "temp_5_seg.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/temp_5_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748206 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "temp_15_seg.v(11) " "Verilog HDL information at temp_15_seg.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "temp_15_seg.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/temp_15_seg.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686773748208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_15_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_15_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_15_seg " "Found entity 1: temp_15_seg" {  } { { "temp_15_seg.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/temp_15_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verificador_Compra.v 1 1 " "Found 1 design units, including 1 entities, in source file Verificador_Compra.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verificador_Compra " "Found entity 1: Verificador_Compra" {  } { { "Verificador_Compra.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Verificador_Compra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Devolver_Cedulas.v 1 1 " "Found 1 design units, including 1 entities, in source file Devolver_Cedulas.v" { { "Info" "ISGN_ENTITY_NAME" "1 Devolver_Cedulas " "Found entity 1: Devolver_Cedulas" {  } { { "Devolver_Cedulas.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Devolver_Cedulas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Principal.v 1 1 " "Found 1 design units, including 1 entities, in source file Principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Principal " "Found entity 1: Principal" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controla_Display.v 1 1 " "Found 1 design units, including 1 entities, in source file Controla_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controla_Display " "Found entity 1: Controla_Display" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773748214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_temp.v 0 0 " "Found 0 design units, including 0 entities, in source file teste_temp.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f25 Divisor_Clock.v(32) " "Verilog HDL Implicit Net warning at Divisor_Clock.v(32): created implicit net for \"f25\"" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_Temp_2_1 Estados.v(57) " "Verilog HDL Implicit Net warning at Estados.v(57): created implicit net for \"reset_Temp_2_1\"" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_Temp_5 Estados.v(58) " "Verilog HDL Implicit Net warning at Estados.v(58): created implicit net for \"reset_Temp_5\"" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Led_dinheiro_1 Estados.v(62) " "Verilog HDL Implicit Net warning at Estados.v(62): created implicit net for \"Led_dinheiro_1\"" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Led_dinheiro_2 Estados.v(63) " "Verilog HDL Implicit Net warning at Estados.v(63): created implicit net for \"Led_dinheiro_2\"" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_press Principal.v(34) " "Verilog HDL Implicit Net warning at Principal.v(34): created implicit net for \"led_press\"" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_aquec Principal.v(34) " "Verilog HDL Implicit Net warning at Principal.v(34): created implicit net for \"led_aquec\"" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748217 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_bebida_1 Principal.v(34) " "Verilog HDL Implicit Net warning at Principal.v(34): created implicit net for \"led_bebida_1\"" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748217 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_bebida_2 Principal.v(34) " "Verilog HDL Implicit Net warning at Principal.v(34): created implicit net for \"led_bebida_2\"" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748217 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(7) " "Verilog HDL Instantiation warning at Divisor_Clock.v(7): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(8) " "Verilog HDL Instantiation warning at Divisor_Clock.v(8): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(9) " "Verilog HDL Instantiation warning at Divisor_Clock.v(9): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(10) " "Verilog HDL Instantiation warning at Divisor_Clock.v(10): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(11) " "Verilog HDL Instantiation warning at Divisor_Clock.v(11): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(12) " "Verilog HDL Instantiation warning at Divisor_Clock.v(12): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(13) " "Verilog HDL Instantiation warning at Divisor_Clock.v(13): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(14) " "Verilog HDL Instantiation warning at Divisor_Clock.v(14): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(15) " "Verilog HDL Instantiation warning at Divisor_Clock.v(15): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(16) " "Verilog HDL Instantiation warning at Divisor_Clock.v(16): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(17) " "Verilog HDL Instantiation warning at Divisor_Clock.v(17): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(18) " "Verilog HDL Instantiation warning at Divisor_Clock.v(18): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(19) " "Verilog HDL Instantiation warning at Divisor_Clock.v(19): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(20) " "Verilog HDL Instantiation warning at Divisor_Clock.v(20): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(21) " "Verilog HDL Instantiation warning at Divisor_Clock.v(21): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(22) " "Verilog HDL Instantiation warning at Divisor_Clock.v(22): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(23) " "Verilog HDL Instantiation warning at Divisor_Clock.v(23): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(24) " "Verilog HDL Instantiation warning at Divisor_Clock.v(24): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(25) " "Verilog HDL Instantiation warning at Divisor_Clock.v(25): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(26) " "Verilog HDL Instantiation warning at Divisor_Clock.v(26): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(27) " "Verilog HDL Instantiation warning at Divisor_Clock.v(27): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(28) " "Verilog HDL Instantiation warning at Divisor_Clock.v(28): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(29) " "Verilog HDL Instantiation warning at Divisor_Clock.v(29): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(30) " "Verilog HDL Instantiation warning at Divisor_Clock.v(30): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(31) " "Verilog HDL Instantiation warning at Divisor_Clock.v(31): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(32) " "Verilog HDL Instantiation warning at Divisor_Clock.v(32): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(22) " "Verilog HDL Instantiation warning at Principal.v(22): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748219 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(24) " "Verilog HDL Instantiation warning at Principal.v(24): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748219 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(25) " "Verilog HDL Instantiation warning at Principal.v(25): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748219 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(26) " "Verilog HDL Instantiation warning at Principal.v(26): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748219 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(27) " "Verilog HDL Instantiation warning at Principal.v(27): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748219 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(30) " "Verilog HDL Instantiation warning at Principal.v(30): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748219 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(27) " "Verilog HDL Instantiation warning at Controla_Display.v(27): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748219 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(28) " "Verilog HDL Instantiation warning at Controla_Display.v(28): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748219 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(29) " "Verilog HDL Instantiation warning at Controla_Display.v(29): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748219 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(30) " "Verilog HDL Instantiation warning at Controla_Display.v(30): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748220 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(33) " "Verilog HDL Instantiation warning at Controla_Display.v(33): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748220 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(36) " "Verilog HDL Instantiation warning at Controla_Display.v(36): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748220 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(39) " "Verilog HDL Instantiation warning at Controla_Display.v(39): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748220 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(42) " "Verilog HDL Instantiation warning at Controla_Display.v(42): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748220 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(45) " "Verilog HDL Instantiation warning at Controla_Display.v(45): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748220 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(32) " "Verilog HDL Instantiation warning at Principal.v(32): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748220 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(34) " "Verilog HDL Instantiation warning at Principal.v(34): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773748220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Principal " "Elaborating entity \"Principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686773748259 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[6..0\] Principal.v(8) " "Output port \"leds\[6..0\]\" at Principal.v(8) has no driver" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686773748260 "|Principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Clock Divisor_Clock:comb_4 " "Elaborating entity \"Divisor_Clock\" for hierarchy \"Divisor_Clock:comb_4\"" {  } { { "Principal.v" "comb_4" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_flop_T Divisor_Clock:comb_4\|Flip_flop_T:comb_3 " "Elaborating entity \"Flip_flop_T\" for hierarchy \"Divisor_Clock:comb_4\|Flip_flop_T:comb_3\"" {  } { { "Divisor_Clock.v" "comb_3" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_2_seg temp_2_seg:comb_5 " "Elaborating entity \"temp_2_seg\" for hierarchy \"temp_2_seg:comb_5\"" {  } { { "Principal.v" "comb_5" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_5_seg temp_5_seg:comb_7 " "Elaborating entity \"temp_5_seg\" for hierarchy \"temp_5_seg:comb_7\"" {  } { { "Principal.v" "comb_7" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_15_seg temp_15_seg:comb_8 " "Elaborating entity \"temp_15_seg\" for hierarchy \"temp_15_seg:comb_8\"" {  } { { "Principal.v" "comb_8" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensores Sensores:comb_9 " "Elaborating entity \"Sensores\" for hierarchy \"Sensores:comb_9\"" {  } { { "Principal.v" "comb_9" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controla_Display Controla_Display:comb_10 " "Elaborating entity \"Controla_Display\" for hierarchy \"Controla_Display:comb_10\"" {  } { { "Principal.v" "comb_10" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_to_pulse Controla_Display:comb_10\|level_to_pulse:comb_3 " "Elaborating entity \"level_to_pulse\" for hierarchy \"Controla_Display:comb_10\|level_to_pulse:comb_3\"" {  } { { "Controla_Display.v" "comb_3" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748272 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L level_to_pulse.v(29) " "Verilog HDL Always Construct warning at level_to_pulse.v(29): variable \"L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "level_to_pulse.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/level_to_pulse.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748273 "|Principal|Controla_Display:comb_10|level_to_pulse:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L level_to_pulse.v(31) " "Verilog HDL Always Construct warning at level_to_pulse.v(31): variable \"L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "level_to_pulse.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/level_to_pulse.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748273 "|Principal|Controla_Display:comb_10|level_to_pulse:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "P level_to_pulse.v(27) " "Verilog HDL Always Construct warning at level_to_pulse.v(27): inferring latch(es) for variable \"P\", which holds its previous value in one or more paths through the always construct" {  } { { "level_to_pulse.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/level_to_pulse.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686773748273 "|Principal|Controla_Display:comb_10|level_to_pulse:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P level_to_pulse.v(27) " "Inferred latch for \"P\" at level_to_pulse.v(27)" {  } { { "level_to_pulse.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/level_to_pulse.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748273 "|Principal|Controla_Display:comb_10|level_to_pulse:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Verificador_Compra Controla_Display:comb_10\|Verificador_Compra:comb_7 " "Elaborating entity \"Verificador_Compra\" for hierarchy \"Controla_Display:comb_10\|Verificador_Compra:comb_7\"" {  } { { "Controla_Display.v" "comb_7" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verificador_Compra.v(8) " "Verilog HDL assignment warning at Verificador_Compra.v(8): truncated value with size 32 to match size of target (1)" {  } { { "Verificador_Compra.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Verificador_Compra.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686773748275 "|Principal|Controla_Display:comb_10|Verificador_Compra:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Controla_Display:comb_10\|Contador:comb_8 " "Elaborating entity \"Contador\" for hierarchy \"Controla_Display:comb_10\|Contador:comb_8\"" {  } { { "Controla_Display.v" "comb_8" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Erro Controla_Display:comb_10\|Display_Erro:comb_9 " "Elaborating entity \"Display_Erro\" for hierarchy \"Controla_Display:comb_10\|Display_Erro:comb_9\"" {  } { { "Controla_Display.v" "comb_9" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "or_gate Display_Erro.v(11) " "Verilog HDL or VHDL warning at Display_Erro.v(11): object \"or_gate\" assigned a value but never read" {  } { { "Display_Erro.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Erro.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686773748277 "|Principal|Controla_Display:comb_10|Display_Erro:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Bebida Controla_Display:comb_10\|Display_Bebida:comb_10 " "Elaborating entity \"Display_Bebida\" for hierarchy \"Controla_Display:comb_10\|Display_Bebida:comb_10\"" {  } { { "Controla_Display.v" "comb_10" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Valor Controla_Display:comb_10\|Display_Valor:comb_11 " "Elaborating entity \"Display_Valor\" for hierarchy \"Controla_Display:comb_10\|Display_Valor:comb_11\"" {  } { { "Controla_Display.v" "comb_11" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748278 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(21) " "Verilog HDL Always Construct warning at Display_Valor.v(21): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(21) " "Verilog HDL Always Construct warning at Display_Valor.v(21): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chaves_cedulas Display_Valor.v(21) " "Verilog HDL Always Construct warning at Display_Valor.v(21): variable \"chaves_cedulas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(25) " "Verilog HDL Always Construct warning at Display_Valor.v(25): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(25) " "Verilog HDL Always Construct warning at Display_Valor.v(25): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chaves_cedulas Display_Valor.v(25) " "Verilog HDL Always Construct warning at Display_Valor.v(25): variable \"chaves_cedulas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(29) " "Verilog HDL Always Construct warning at Display_Valor.v(29): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(29) " "Verilog HDL Always Construct warning at Display_Valor.v(29): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chaves_cedulas Display_Valor.v(29) " "Verilog HDL Always Construct warning at Display_Valor.v(29): variable \"chaves_cedulas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(33) " "Verilog HDL Always Construct warning at Display_Valor.v(33): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(33) " "Verilog HDL Always Construct warning at Display_Valor.v(33): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chaves_cedulas Display_Valor.v(33) " "Verilog HDL Always Construct warning at Display_Valor.v(33): variable \"chaves_cedulas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(37) " "Verilog HDL Always Construct warning at Display_Valor.v(37): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(37) " "Verilog HDL Always Construct warning at Display_Valor.v(37): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aux_segs Display_Valor.v(39) " "Verilog HDL Always Construct warning at Display_Valor.v(39): variable \"aux_segs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(41) " "Verilog HDL Always Construct warning at Display_Valor.v(41): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(41) " "Verilog HDL Always Construct warning at Display_Valor.v(41): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chaves_cedulas Display_Valor.v(41) " "Verilog HDL Always Construct warning at Display_Valor.v(41): variable \"chaves_cedulas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(45) " "Verilog HDL Always Construct warning at Display_Valor.v(45): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(45) " "Verilog HDL Always Construct warning at Display_Valor.v(45): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chaves_cedulas Display_Valor.v(45) " "Verilog HDL Always Construct warning at Display_Valor.v(45): variable \"chaves_cedulas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digitos Display_Valor.v(20) " "Verilog HDL Always Construct warning at Display_Valor.v(20): inferring latch(es) for variable \"digitos\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segmentos Display_Valor.v(20) " "Verilog HDL Always Construct warning at Display_Valor.v(20): inferring latch(es) for variable \"segmentos\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[0\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[0\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[1\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[1\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[2\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[2\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[3\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[3\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[4\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[4\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[5\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[5\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[6\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[6\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748279 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitos\[0\] Display_Valor.v(20) " "Inferred latch for \"digitos\[0\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748280 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitos\[1\] Display_Valor.v(20) " "Inferred latch for \"digitos\[1\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748280 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitos\[2\] Display_Valor.v(20) " "Inferred latch for \"digitos\[2\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748280 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitos\[3\] Display_Valor.v(20) " "Inferred latch for \"digitos\[3\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748280 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Estados Estados:comb_11 " "Elaborating entity \"Estados\" for hierarchy \"Estados:comb_11\"" {  } { { "Principal.v" "comb_11" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Led_dinheiro_1 Estados.v(62) " "Verilog HDL or VHDL warning at Estados.v(62): object \"Led_dinheiro_1\" assigned a value but never read" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686773748281 "|Principal|Estados:comb_11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Led_dinheiro_2 Estados.v(63) " "Verilog HDL or VHDL warning at Estados.v(63): object \"Led_dinheiro_2\" assigned a value but never read" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686773748281 "|Principal|Estados:comb_11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Working 0 Estados.v(7) " "Net \"Working\" at Estados.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686773748281 "|Principal|Estados:comb_11"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Devolver_dinheiro Estados.v(4) " "Output port \"Devolver_dinheiro\" at Estados.v(4) has no driver" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686773748281 "|Principal|Estados:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_flop_D Estados:comb_11\|Flip_flop_D:Q0 " "Elaborating entity \"Flip_flop_D\" for hierarchy \"Estados:comb_11\|Flip_flop_D:Q0\"" {  } { { "Estados.v" "Q0" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773748281 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1686773748369 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1686773748369 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "26 " "26 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686773748561 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[3\] Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[0\] " "Duplicate LATCH primitive \"Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[3\]\" merged with LATCH primitive \"Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[0\]\"" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1686773748568 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1686773748568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[0\] " "Latch Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cancel " "Ports D and ENA on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773748568 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Cancel " "Ports ENA and PRE on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773748568 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686773748568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[1\] " "Latch Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA chaves_cedulas\[0\] " "Ports D and ENA on the latch are fed by the same signal chaves_cedulas\[0\]" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773748568 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Cancel " "Ports ENA and PRE on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773748568 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686773748568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[2\] " "Latch Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA chaves_cedulas\[0\] " "Ports D and ENA on the latch are fed by the same signal chaves_cedulas\[0\]" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773748568 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Cancel " "Ports ENA and PRE on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773748568 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686773748568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[4\] " "Latch Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cancel " "Ports D and ENA on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773748569 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Cancel " "Ports ENA and PRE on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773748569 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686773748569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[5\] " "Latch Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cancel " "Ports D and ENA on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773748569 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Cancel " "Ports ENA and PRE on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773748569 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686773748569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[6\] " "Latch Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sensores:comb_9\|WideNand0 " "Ports D and ENA on the latch are fed by the same signal Sensores:comb_9\|WideNand0" {  } { { "Sensores.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Sensores.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773748569 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Cancel " "Ports ENA and PRE on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773748569 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686773748569 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773748656 "|Principal|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773748656 "|Principal|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773748656 "|Principal|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773748656 "|Principal|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773748656 "|Principal|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773748656 "|Principal|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773748656 "|Principal|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ponto VCC " "Pin \"ponto\" is stuck at VCC" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773748656 "|Principal|ponto"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686773748656 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686773748708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686773748715 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686773748715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686773748715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686773748715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/output_files/PBL3_ultima_esperanca.map.smsg " "Generated suppressed messages file /media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/output_files/PBL3_ultima_esperanca.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686773748775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 17:15:48 2023 " "Processing ended: Wed Jun 14 17:15:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686773748775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686773748775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686773748775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773748775 ""}
