Analysis & Synthesis report for procesador
Wed May 01 12:46:43 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated
 13. Source assignments for DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated
 14. Parameter Settings for User Entity Instance: new_clk:frec_clk
 15. Parameter Settings for User Entity Instance: IMem:IMem_inst|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: DataMem:dataMem_inst|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "mux_WB:mux3a1_inst"
 19. Port Connectivity Checks: "DataMem:dataMem_inst"
 20. Port Connectivity Checks: "ID_EXE_Reg:decode"
 21. Port Connectivity Checks: "IMem:IMem_inst"
 22. Port Connectivity Checks: "sumador:sum_inst"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 01 12:46:43 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; procesador                                  ;
; Top-level Entity Name           ; procesador                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 31                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; procesador         ; procesador         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+-------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                          ; Library ;
+-------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; InstructionFetch/sumador.sv         ; yes             ; User SystemVerilog HDL File            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/sumador.sv         ;         ;
; InstructionFetch/program_counter.sv ; yes             ; User SystemVerilog HDL File            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/program_counter.sv ;         ;
; InstructionFetch/mux2_1.sv          ; yes             ; User SystemVerilog HDL File            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/mux2_1.sv          ;         ;
; InstructionFetch/IF_ID_Reg.sv       ; yes             ; User SystemVerilog HDL File            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IF_ID_Reg.sv       ;         ;
; procesador.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv                       ;         ;
; new_clk.sv                          ; yes             ; User SystemVerilog HDL File            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/new_clk.sv                          ;         ;
; Docode/extend.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/extend.sv                    ;         ;
; Docode/register_file.sv             ; yes             ; User SystemVerilog HDL File            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/register_file.sv             ;         ;
; Docode/Control_Unit.sv              ; yes             ; User SystemVerilog HDL File            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv              ;         ;
; Docode/ID_EXE_Reg.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/ID_EXE_Reg.sv                ;         ;
; Memory/MEM_WB_Reg.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/MEM_WB_Reg.sv                ;         ;
; Memory/DataMem.mif                  ; yes             ; User Memory Initialization File        ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.mif                  ;         ;
; Memory/DataMem.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v                    ;         ;
; WriteBack/mux_WB.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/WriteBack/mux_WB.sv                 ;         ;
; imem.v                              ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v                              ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal201.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                 ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_88o1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf              ;         ;
; imem.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.mif                            ;         ;
; db/altsyncram_2bp1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf              ;         ;
+-------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimate of Logic utilization (ALMs needed) ; 0       ;
;                                             ;         ;
; Combinational ALUT usage for logic          ; 0       ;
;     -- 7 input functions                    ; 0       ;
;     -- 6 input functions                    ; 0       ;
;     -- 5 input functions                    ; 0       ;
;     -- 4 input functions                    ; 0       ;
;     -- <=3 input functions                  ; 0       ;
;                                             ;         ;
; Dedicated logic registers                   ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 31      ;
;                                             ;         ;
; Total DSP Blocks                            ; 0       ;
;                                             ;         ;
; Maximum fan-out node                        ; clkFPGA ;
; Maximum fan-out                             ; 1       ;
; Total fan-out                               ; 31      ;
; Average fan-out                             ; 0.50    ;
+---------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |procesador                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 31   ; 0            ; |procesador         ; procesador  ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |procesador|DataMem:dataMem_inst ; Memory/DataMem.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; program_counter:pc_inst|q[0..7]        ; Lost fanout        ;
; new_clk:frec_clk|seconds               ; Lost fanout        ;
; new_clk:frec_clk|count[0..31]          ; Lost fanout        ;
; Total Number of Removed Registers = 41 ;                    ;
+----------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                             ;
+------------------------------+--------------------+-------------------------------------------------------------------------------------+
; Register name                ; Reason for Removal ; Registers Removed due to This Register                                              ;
+------------------------------+--------------------+-------------------------------------------------------------------------------------+
; program_counter:pc_inst|q[0] ; Lost Fanouts       ; new_clk:frec_clk|seconds, new_clk:frec_clk|count[4], new_clk:frec_clk|count[24],    ;
;                              ;                    ; new_clk:frec_clk|count[25], new_clk:frec_clk|count[26], new_clk:frec_clk|count[27], ;
;                              ;                    ; new_clk:frec_clk|count[28], new_clk:frec_clk|count[29], new_clk:frec_clk|count[30], ;
;                              ;                    ; new_clk:frec_clk|count[31]                                                          ;
+------------------------------+--------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: new_clk:frec_clk ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; frec           ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IMem:IMem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; iMem.mif             ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_88o1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMem:dataMem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ./Memory/DataMem.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_2bp1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; IMem:IMem_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 512                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; DataMem:dataMem_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_WB:mux3a1_inst"                                                                                                                             ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; select ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "select[1..1]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMem:dataMem_inst"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EXE_Reg:decode"                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_plus2_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op1_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op2_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; extend_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regWrite_out   ; Output ; Info     ; Explicitly unconnected                                                              ;
; memWrite_out   ; Output ; Info     ; Explicitly unconnected                                                              ;
; jump_out       ; Output ; Info     ; Explicitly unconnected                                                              ;
; branch_out     ; Output ; Info     ; Explicitly unconnected                                                              ;
; aluSrc_out     ; Output ; Info     ; Explicitly unconnected                                                              ;
; resultSrc_out  ; Output ; Info     ; Explicitly unconnected                                                              ;
; aluControl_out ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMem:IMem_inst"                                                                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "address[8..8]" will be connected to GND. ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
; wren    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "sumador:sum_inst" ;
+----------+-------+----------+----------------+
; Port     ; Type  ; Severity ; Details        ;
+----------+-------+----------+----------------+
; B[15..2] ; Input ; Info     ; Stuck at GND   ;
; B[1]     ; Input ; Info     ; Stuck at VCC   ;
; B[0]     ; Input ; Info     ; Stuck at GND   ;
+----------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 31                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 01 12:46:35 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testbench/sumador_tb.sv
    Info (12023): Found entity 1: sumador_tb File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/sumador_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench/program_counter_tb.sv
    Info (12023): Found entity 1: program_counter_tb File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/program_counter_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench/mux2_1_tb.sv
    Info (12023): Found entity 1: mux2_1_tb File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/mux2_1_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbench/if_id_reg_tb.sv
    Info (12023): Found entity 1: IF_ID_Reg_tb File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/IF_ID_Reg_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file instructionfetch/sumador.sv
    Info (12023): Found entity 1: sumador File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/sumador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionfetch/program_counter.sv
    Info (12023): Found entity 1: program_counter File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/program_counter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file instructionfetch/mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/mux2_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionfetch/if_id_reg.sv
    Info (12023): Found entity 1: IF_ID_Reg File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IF_ID_Reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file procesador.sv
    Info (12023): Found entity 1: procesador File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file new_clk.sv
    Info (12023): Found entity 1: new_clk File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/new_clk.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file docode/extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file docode/register_file.sv
    Info (12023): Found entity 1: register_file File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/register_file.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbench/register_file_tb.sv
    Info (12023): Found entity 1: register_file_tb File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/register_file_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench/extend_tb.sv
    Info (12023): Found entity 1: extend_tb File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/extend_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file docode/control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/exe_mem_reg.sv
    Info (12023): Found entity 1: EXE_MEM_Reg File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/EXE_MEM_Reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/sumadorexe.sv
    Info (12023): Found entity 1: sumadorExe File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/sumadorExe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/mux_exe.sv
    Info (12023): Found entity 1: mux_Exe File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/mux_Exe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute/compuerta.sv
    Info (12023): Found entity 1: compuerta File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/compuerta.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench/compuerta_tb.sv
    Info (12023): Found entity 1: compuerta_tb File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/compuerta_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench/control_unit_tb.sv
    Info (12023): Found entity 1: Control_Unit_tb File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/Control_Unit_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file docode/id_exe_reg.sv
    Info (12023): Found entity 1: ID_EXE_Reg File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/ID_EXE_Reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench/id_exe_reg_tb.sv
    Info (12023): Found entity 1: ID_EXE_Reg_tb File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/ID_EXE_Reg_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file memory/mem_wb_reg.sv
    Info (12023): Found entity 1: MEM_WB_Reg File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/MEM_WB_Reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/datamem.v
    Info (12023): Found entity 1: DataMem File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file writeback/mux_wb.sv
    Info (12023): Found entity 1: mux_WB File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/WriteBack/mux_WB.sv Line: 1
Info (12127): Elaborating entity "procesador" for the top level hierarchy
Warning (10034): Output port "r" at procesador.sv(5) has no driver File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
Warning (10034): Output port "g" at procesador.sv(5) has no driver File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
Warning (10034): Output port "b" at procesador.sv(5) has no driver File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
Warning (10034): Output port "vgaclk" at procesador.sv(2) has no driver File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 2
Warning (10034): Output port "hsync" at procesador.sv(3) has no driver File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 3
Warning (10034): Output port "vsync" at procesador.sv(3) has no driver File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 3
Warning (10034): Output port "sync_b" at procesador.sv(4) has no driver File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 4
Warning (10034): Output port "blank_b" at procesador.sv(4) has no driver File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 4
Info (12128): Elaborating entity "new_clk" for hierarchy "new_clk:frec_clk" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 19
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1:muxPC" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 26
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:pc_inst" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 29
Info (12128): Elaborating entity "sumador" for hierarchy "sumador:sum_inst" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 32
Warning (12125): Using design file imem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: IMem File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v Line: 40
Info (12128): Elaborating entity "IMem" for hierarchy "IMem:IMem_inst" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 35
Info (12128): Elaborating entity "altsyncram" for hierarchy "IMem:IMem_inst|altsyncram:altsyncram_component" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v Line: 86
Info (12130): Elaborated megafunction instantiation "IMem:IMem_inst|altsyncram:altsyncram_component" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v Line: 86
Info (12133): Instantiated megafunction "IMem:IMem_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/imem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "iMem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_88o1.tdf
    Info (12023): Found entity 1: altsyncram_88o1 File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_88o1" for hierarchy "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "IF_ID_Reg" for hierarchy "IF_ID_Reg:fetch" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 44
Info (12128): Elaborating entity "extend" for hierarchy "extend:ext_inst" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 49
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:regFile_inst" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 61
Info (12128): Elaborating entity "Control_Unit" for hierarchy "Control_Unit:control_inst" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 72
Info (12128): Elaborating entity "ID_EXE_Reg" for hierarchy "ID_EXE_Reg:decode" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 100
Info (12128): Elaborating entity "DataMem" for hierarchy "DataMem:dataMem_inst" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 110
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMem:dataMem_inst|altsyncram:altsyncram_component" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v Line: 86
Info (12130): Elaborated megafunction instantiation "DataMem:dataMem_inst|altsyncram:altsyncram_component" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v Line: 86
Info (12133): Instantiated megafunction "DataMem:dataMem_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Memory/DataMem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2bp1.tdf
    Info (12023): Found entity 1: altsyncram_2bp1 File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2bp1" for hierarchy "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MEM_WB_Reg" for hierarchy "MEM_WB_Reg:memory" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 130
Info (12128): Elaborating entity "mux_WB" for hierarchy "mux_WB:mux3a1_inst" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 140
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "aluResM[15]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[14]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[13]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[12]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[11]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[10]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[9]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[8]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[7]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[6]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[5]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[4]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[3]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[2]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[1]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[0]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "aluResM[15]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[14]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[13]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[12]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[11]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[10]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[9]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[8]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[7]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[6]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[5]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[4]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[3]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[2]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[1]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[0]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "aluResM[15]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[14]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[13]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[12]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[11]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[10]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[9]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[8]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[7]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[6]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[5]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[4]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[3]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[2]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[1]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[0]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "aluResM[15]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[14]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[13]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[12]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[11]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[10]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[9]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[8]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[7]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[6]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[5]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[4]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[3]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[2]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[1]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[0]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "aluResM[15]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[14]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[13]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[12]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[11]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[10]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[9]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[8]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[7]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[6]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[5]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[4]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[3]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[2]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[1]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[0]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "aluResM[15]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[14]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[13]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[12]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[11]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[10]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[9]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[8]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[7]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[6]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[5]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[4]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[3]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[2]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[1]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[0]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "aluResM[15]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[14]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[13]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[12]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[11]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[10]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[9]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[8]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[7]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[6]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[5]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[4]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[3]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[2]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[1]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[0]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "aluResM[15]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[14]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[13]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[12]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[11]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[10]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[9]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[8]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[7]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[6]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[5]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[4]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[3]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[2]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[1]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[0]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "aluResM[15]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[14]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[13]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[12]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[11]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[10]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[9]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[8]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[7]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[6]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[5]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[4]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[3]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[2]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[1]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[0]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "aluResM[15]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[14]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[13]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[12]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[11]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[10]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[9]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[8]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[7]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[6]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[5]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[4]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[3]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[2]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[1]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[0]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "aluResM[15]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[14]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[13]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[12]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[11]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[10]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[9]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[8]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[7]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[6]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[5]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[4]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[3]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[2]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[1]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
    Warning (12110): Net "aluResM[0]" is missing source, defaulting to GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 9
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[0]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 37
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[1]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 61
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[2]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 85
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[3]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 109
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[4]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 133
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[5]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 157
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[6]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 181
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[7]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 205
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[8]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 229
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[9]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 253
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[10]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 277
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[11]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 301
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[12]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 325
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[13]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 349
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[14]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 373
        Warning (14320): Synthesized away node "DataMem:dataMem_inst|altsyncram:altsyncram_component|altsyncram_2bp1:auto_generated|q_a[15]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_2bp1.tdf Line: 397
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[0]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 37
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[1]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 61
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[2]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 85
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[3]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 109
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[4]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 133
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[5]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 157
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[6]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 181
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[7]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 205
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[8]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 229
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[9]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 253
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[10]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 277
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[11]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 301
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[12]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 325
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[13]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 349
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[14]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 373
        Warning (14320): Synthesized away node "IMem:IMem_inst|altsyncram:altsyncram_component|altsyncram_88o1:auto_generated|q_a[15]" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_88o1.tdf Line: 397
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vgaclk" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 2
    Warning (13410): Pin "hsync" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 3
    Warning (13410): Pin "vsync" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 3
    Warning (13410): Pin "sync_b" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 4
    Warning (13410): Pin "blank_b" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 4
    Warning (13410): Pin "r[0]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "r[1]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "r[2]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "r[3]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "r[4]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "r[5]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "r[6]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "r[7]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "g[0]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "g[1]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "g[2]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "g[3]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "g[4]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "g[5]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "g[6]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "g[7]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "b[0]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "b[1]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "b[2]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "b[3]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "b[4]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "b[5]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "b[6]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
    Warning (13410): Pin "b[7]" is stuck at GND File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 5
Info (17049): 41 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clkFPGA" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 1
    Warning (15610): No output dependent on input pin "rst" File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 1
Info (21057): Implemented 31 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 29 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 265 warnings
    Info: Peak virtual memory: 4812 megabytes
    Info: Processing ended: Wed May 01 12:46:43 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


