<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\impl\gwsynthesis\Tang20kcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\src\Tang20kcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov  5 06:37:28 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8903</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4544</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>0.000</td>
<td>5.698</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>5.698</td>
<td>0.000</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>22.792</td>
<td>43.875
<td>0.000</td>
<td>11.396</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.188</td>
<td>29.250
<td>0.000</td>
<td>17.094</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>87.750(MHz)</td>
<td>89.401(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.211</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>11.150</td>
</tr>
<tr>
<td>2</td>
<td>0.223</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>11.138</td>
</tr>
<tr>
<td>3</td>
<td>0.379</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.982</td>
</tr>
<tr>
<td>4</td>
<td>0.382</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.979</td>
</tr>
<tr>
<td>5</td>
<td>0.382</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.979</td>
</tr>
<tr>
<td>6</td>
<td>0.522</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.839</td>
</tr>
<tr>
<td>7</td>
<td>0.525</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.836</td>
</tr>
<tr>
<td>8</td>
<td>0.525</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.836</td>
</tr>
<tr>
<td>9</td>
<td>0.550</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.811</td>
</tr>
<tr>
<td>10</td>
<td>0.550</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.811</td>
</tr>
<tr>
<td>11</td>
<td>0.550</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.811</td>
</tr>
<tr>
<td>12</td>
<td>0.883</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.478</td>
</tr>
<tr>
<td>13</td>
<td>1.037</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.324</td>
</tr>
<tr>
<td>14</td>
<td>1.383</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.978</td>
</tr>
<tr>
<td>15</td>
<td>1.383</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.978</td>
</tr>
<tr>
<td>16</td>
<td>2.113</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s/AD[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.248</td>
</tr>
<tr>
<td>17</td>
<td>2.126</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.235</td>
</tr>
<tr>
<td>18</td>
<td>2.186</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s/AD[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.176</td>
</tr>
<tr>
<td>19</td>
<td>2.209</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_2_s/AD[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.152</td>
</tr>
<tr>
<td>20</td>
<td>2.253</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s/AD[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.108</td>
</tr>
<tr>
<td>21</td>
<td>2.262</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s/AD[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.100</td>
</tr>
<tr>
<td>22</td>
<td>2.370</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s/AD[6]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.991</td>
</tr>
<tr>
<td>23</td>
<td>2.418</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s/AD[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.943</td>
</tr>
<tr>
<td>24</td>
<td>2.419</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s/AD[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.942</td>
</tr>
<tr>
<td>25</td>
<td>2.436</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_14_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.925</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>6</td>
<td>0.080</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_9_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[9]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>7</td>
<td>0.202</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_b_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>8</td>
<td>0.202</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_b_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>9</td>
<td>0.203</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[12]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.452</td>
</tr>
<tr>
<td>10</td>
<td>0.203</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_11_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[11]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.452</td>
</tr>
<tr>
<td>11</td>
<td>0.203</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_10_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.452</td>
</tr>
<tr>
<td>12</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_g_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>13</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_r_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>14</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_b_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>15</td>
<td>0.215</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[14]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>16</td>
<td>0.215</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>17</td>
<td>0.215</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_13_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[13]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>18</td>
<td>0.215</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>19</td>
<td>0.215</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>20</td>
<td>0.215</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>21</td>
<td>0.215</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>22</td>
<td>0.225</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_7_s0/Q</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>23</td>
<td>0.225</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_5_s0/Q</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>24</td>
<td>0.225</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_d_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>25</td>
<td>0.227</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_25_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_debugger/ff_next_state_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_address_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_h_cnt_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_vram_address_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_g_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I3</td>
</tr>
<tr>
<td>9.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>9.827</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s2/I1</td>
</tr>
<tr>
<td>10.280</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s2/F</td>
</tr>
<tr>
<td>10.840</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.592</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s13/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s13/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>15.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I1</td>
</tr>
<tr>
<td>15.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>15.980</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>16.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>16.725</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>17.187</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>18.079</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C16[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.521, 40.545%; route: 6.397, 57.374%; tC2Q: 0.232, 2.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I3</td>
</tr>
<tr>
<td>9.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>9.827</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s2/I1</td>
</tr>
<tr>
<td>10.280</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s2/F</td>
</tr>
<tr>
<td>10.840</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.592</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s13/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s13/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>15.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I1</td>
</tr>
<tr>
<td>15.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>15.980</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>16.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>16.725</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I3</td>
</tr>
<tr>
<td>17.187</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>18.066</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.521, 40.591%; route: 6.385, 57.326%; tC2Q: 0.232, 2.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I3</td>
</tr>
<tr>
<td>9.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>9.827</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s2/I1</td>
</tr>
<tr>
<td>10.280</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s2/F</td>
</tr>
<tr>
<td>10.840</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.592</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s13/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s13/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>15.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I1</td>
</tr>
<tr>
<td>15.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>15.980</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>16.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>16.725</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>17.187</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.910</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C15[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.521, 41.167%; route: 6.229, 56.720%; tC2Q: 0.232, 2.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I3</td>
</tr>
<tr>
<td>9.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>9.827</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s2/I1</td>
</tr>
<tr>
<td>10.280</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s2/F</td>
</tr>
<tr>
<td>10.840</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.592</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s13/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s13/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>15.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I1</td>
</tr>
<tr>
<td>15.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>15.980</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>16.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>16.725</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>17.187</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.907</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C15[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.521, 41.178%; route: 6.226, 56.709%; tC2Q: 0.232, 2.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I3</td>
</tr>
<tr>
<td>9.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>9.827</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s2/I1</td>
</tr>
<tr>
<td>10.280</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s2/F</td>
</tr>
<tr>
<td>10.840</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.592</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s13/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s13/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>15.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I1</td>
</tr>
<tr>
<td>15.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>15.980</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>16.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>16.725</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>17.187</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.907</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C15[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.521, 41.178%; route: 6.226, 56.709%; tC2Q: 0.232, 2.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I3</td>
</tr>
<tr>
<td>9.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>9.827</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s2/I1</td>
</tr>
<tr>
<td>10.280</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s2/F</td>
</tr>
<tr>
<td>10.840</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.592</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s13/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s13/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>15.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I1</td>
</tr>
<tr>
<td>15.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>15.980</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>16.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>16.725</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>17.187</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.767</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C16[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.521, 41.710%; route: 6.086, 56.150%; tC2Q: 0.232, 2.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I3</td>
</tr>
<tr>
<td>9.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>9.827</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s2/I1</td>
</tr>
<tr>
<td>10.280</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s2/F</td>
</tr>
<tr>
<td>10.840</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.592</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s13/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s13/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>15.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I1</td>
</tr>
<tr>
<td>15.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>15.980</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>16.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>16.725</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>17.187</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.765</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.521, 41.720%; route: 6.083, 56.139%; tC2Q: 0.232, 2.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I3</td>
</tr>
<tr>
<td>9.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>9.827</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s2/I1</td>
</tr>
<tr>
<td>10.280</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s2/F</td>
</tr>
<tr>
<td>10.840</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.592</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s13/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s13/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>15.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I1</td>
</tr>
<tr>
<td>15.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>15.980</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>16.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>16.725</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>17.187</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.765</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.521, 41.720%; route: 6.083, 56.139%; tC2Q: 0.232, 2.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I3</td>
</tr>
<tr>
<td>9.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>9.827</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s2/I1</td>
</tr>
<tr>
<td>10.280</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s2/F</td>
</tr>
<tr>
<td>10.840</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.592</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s13/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s13/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>15.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I1</td>
</tr>
<tr>
<td>15.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>15.980</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>16.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>16.725</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>17.187</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.739</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.521, 41.819%; route: 6.058, 56.035%; tC2Q: 0.232, 2.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I3</td>
</tr>
<tr>
<td>9.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>9.827</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s2/I1</td>
</tr>
<tr>
<td>10.280</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s2/F</td>
</tr>
<tr>
<td>10.840</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.592</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s13/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s13/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>15.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I1</td>
</tr>
<tr>
<td>15.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>15.980</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>16.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>16.725</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>17.187</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.739</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C15[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C15[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C15[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.521, 41.819%; route: 6.058, 56.035%; tC2Q: 0.232, 2.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R20C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/I3</td>
</tr>
<tr>
<td>9.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>9.827</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s2/I1</td>
</tr>
<tr>
<td>10.280</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s2/F</td>
</tr>
<tr>
<td>10.840</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.192</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C25[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.592</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s13/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s13/F</td>
</tr>
<tr>
<td>14.738</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I2</td>
</tr>
<tr>
<td>15.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I1</td>
</tr>
<tr>
<td>15.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>15.980</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>16.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>16.725</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>17.187</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.739</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C15[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C15[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C15[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.521, 41.819%; route: 6.058, 56.035%; tC2Q: 0.232, 2.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R20C29[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.063</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6/I1</td>
</tr>
<tr>
<td>8.618</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6/F</td>
</tr>
<tr>
<td>9.587</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>10.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>10.645</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R25C39[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.282</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>11.735</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.351</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0/I2</td>
</tr>
<tr>
<td>12.868</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s/I0</td>
</tr>
<tr>
<td>12.971</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s/O</td>
</tr>
<tr>
<td>13.932</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s7/I0</td>
</tr>
<tr>
<td>14.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s7/F</td>
</tr>
<tr>
<td>14.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3/I3</td>
</tr>
<tr>
<td>15.178</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3/F</td>
</tr>
<tr>
<td>15.355</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s6/I1</td>
</tr>
<tr>
<td>15.925</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s6/F</td>
</tr>
<tr>
<td>15.926</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s3/I2</td>
</tr>
<tr>
<td>16.379</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s3/F</td>
</tr>
<tr>
<td>17.035</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C17[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s0/I3</td>
</tr>
<tr>
<td>17.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s0/F</td>
</tr>
<tr>
<td>17.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C17[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C17[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.872, 46.497%; route: 5.374, 51.289%; tC2Q: 0.232, 2.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R20C29[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.063</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6/I1</td>
</tr>
<tr>
<td>8.618</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6/F</td>
</tr>
<tr>
<td>9.587</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>10.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>10.645</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R25C39[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.282</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>11.735</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.351</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0/I2</td>
</tr>
<tr>
<td>12.868</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s/I0</td>
</tr>
<tr>
<td>12.971</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s/O</td>
</tr>
<tr>
<td>13.932</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s7/I0</td>
</tr>
<tr>
<td>14.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s7/F</td>
</tr>
<tr>
<td>14.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3/I3</td>
</tr>
<tr>
<td>15.178</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3/F</td>
</tr>
<tr>
<td>15.355</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s9/I2</td>
</tr>
<tr>
<td>15.910</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s9/F</td>
</tr>
<tr>
<td>16.162</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s3/I0</td>
</tr>
<tr>
<td>16.533</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s3/F</td>
</tr>
<tr>
<td>16.703</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C15[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s0/I2</td>
</tr>
<tr>
<td>17.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s0/F</td>
</tr>
<tr>
<td>17.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C15[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.953, 47.976%; route: 5.139, 49.777%; tC2Q: 0.232, 2.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R20C29[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.063</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6/I1</td>
</tr>
<tr>
<td>8.618</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6/F</td>
</tr>
<tr>
<td>9.587</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>10.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>10.645</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R25C39[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.282</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>11.735</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.351</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0/I2</td>
</tr>
<tr>
<td>12.868</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s/I0</td>
</tr>
<tr>
<td>12.971</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s/O</td>
</tr>
<tr>
<td>13.932</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s7/I0</td>
</tr>
<tr>
<td>14.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s7/F</td>
</tr>
<tr>
<td>14.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3/I3</td>
</tr>
<tr>
<td>15.169</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3/F</td>
</tr>
<tr>
<td>15.426</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s13/I1</td>
</tr>
<tr>
<td>15.888</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s13/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s4/I2</td>
</tr>
<tr>
<td>16.439</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R30C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s4/F</td>
</tr>
<tr>
<td>16.444</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s2/I3</td>
</tr>
<tr>
<td>16.906</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s2/F</td>
</tr>
<tr>
<td>16.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.942, 49.530%; route: 4.804, 48.145%; tC2Q: 0.232, 2.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R20C29[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.063</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6/I1</td>
</tr>
<tr>
<td>8.618</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6/F</td>
</tr>
<tr>
<td>9.587</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>10.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>10.645</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R25C39[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.282</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>11.735</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.351</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0/I2</td>
</tr>
<tr>
<td>12.868</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s/I0</td>
</tr>
<tr>
<td>12.971</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s/O</td>
</tr>
<tr>
<td>13.932</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s7/I0</td>
</tr>
<tr>
<td>14.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s7/F</td>
</tr>
<tr>
<td>14.716</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3/I3</td>
</tr>
<tr>
<td>15.169</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3/F</td>
</tr>
<tr>
<td>15.426</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s13/I1</td>
</tr>
<tr>
<td>15.888</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s13/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s4/I2</td>
</tr>
<tr>
<td>16.439</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R30C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s4/F</td>
</tr>
<tr>
<td>16.444</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n216_s2/I3</td>
</tr>
<tr>
<td>16.906</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n216_s2/F</td>
</tr>
<tr>
<td>16.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C17[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.942, 49.530%; route: 4.804, 48.145%; tC2Q: 0.232, 2.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
</tr>
<tr>
<td>10.041</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n3494_s1/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n3494_s1/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/I0</td>
</tr>
<tr>
<td>11.726</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R34C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/F</td>
</tr>
<tr>
<td>12.270</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/I3</td>
</tr>
<tr>
<td>12.819</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/F</td>
</tr>
<tr>
<td>12.821</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/I0</td>
</tr>
<tr>
<td>13.192</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/F</td>
</tr>
<tr>
<td>14.136</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_7_s0/I2</td>
</tr>
<tr>
<td>14.589</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_7_s0/F</td>
</tr>
<tr>
<td>16.176</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s/CLK</td>
</tr>
<tr>
<td>18.290</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 24.448%; route: 6.755, 73.043%; tC2Q: 0.232, 2.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.462</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/n135_s1/I1</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_register/n135_s1/F</td>
</tr>
<tr>
<td>10.081</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n293_s2/I2</td>
</tr>
<tr>
<td>10.452</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n293_s2/F</td>
</tr>
<tr>
<td>11.113</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_address_16_s9/I0</td>
</tr>
<tr>
<td>11.575</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_address_16_s9/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n774_s6/I3</td>
</tr>
<tr>
<td>12.266</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>41</td>
<td>R31C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n774_s6/F</td>
</tr>
<tr>
<td>13.924</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_13_s2/I3</td>
</tr>
<tr>
<td>14.479</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_13_s2/F</td>
</tr>
<tr>
<td>15.153</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s2/I3</td>
</tr>
<tr>
<td>15.480</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s2/F</td>
</tr>
<tr>
<td>16.164</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.603, 28.185%; route: 6.400, 69.303%; tC2Q: 0.232, 2.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
</tr>
<tr>
<td>10.041</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n3494_s1/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n3494_s1/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/I0</td>
</tr>
<tr>
<td>11.726</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R34C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/F</td>
</tr>
<tr>
<td>12.270</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/I3</td>
</tr>
<tr>
<td>12.819</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/F</td>
</tr>
<tr>
<td>12.821</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/I0</td>
</tr>
<tr>
<td>13.192</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/F</td>
</tr>
<tr>
<td>14.136</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_7_s0/I2</td>
</tr>
<tr>
<td>14.589</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_7_s0/F</td>
</tr>
<tr>
<td>16.104</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s/CLK</td>
</tr>
<tr>
<td>18.290</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 24.641%; route: 6.683, 72.830%; tC2Q: 0.232, 2.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
</tr>
<tr>
<td>10.041</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n3494_s1/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n3494_s1/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/I0</td>
</tr>
<tr>
<td>11.726</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R34C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/F</td>
</tr>
<tr>
<td>12.270</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/I3</td>
</tr>
<tr>
<td>12.819</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/F</td>
</tr>
<tr>
<td>12.821</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/I0</td>
</tr>
<tr>
<td>13.192</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/F</td>
</tr>
<tr>
<td>14.136</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_7_s0/I2</td>
</tr>
<tr>
<td>14.589</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_7_s0/F</td>
</tr>
<tr>
<td>16.081</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_2_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_2_s/CLK</td>
</tr>
<tr>
<td>18.290</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 24.704%; route: 6.659, 72.761%; tC2Q: 0.232, 2.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
</tr>
<tr>
<td>10.041</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n3494_s1/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n3494_s1/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/I0</td>
</tr>
<tr>
<td>11.726</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R34C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/F</td>
</tr>
<tr>
<td>12.270</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/I3</td>
</tr>
<tr>
<td>12.819</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/F</td>
</tr>
<tr>
<td>12.821</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/I0</td>
</tr>
<tr>
<td>13.192</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/F</td>
</tr>
<tr>
<td>14.005</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_6_s0/I2</td>
</tr>
<tr>
<td>14.522</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_6_s0/F</td>
</tr>
<tr>
<td>16.037</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s/CLK</td>
</tr>
<tr>
<td>18.290</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.325, 25.526%; route: 6.551, 71.927%; tC2Q: 0.232, 2.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
</tr>
<tr>
<td>10.041</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n3494_s1/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n3494_s1/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/I0</td>
</tr>
<tr>
<td>11.726</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R34C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/F</td>
</tr>
<tr>
<td>12.270</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/I3</td>
</tr>
<tr>
<td>12.819</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/F</td>
</tr>
<tr>
<td>12.821</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/I0</td>
</tr>
<tr>
<td>13.192</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/F</td>
</tr>
<tr>
<td>14.005</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C19[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_4_s0/I2</td>
</tr>
<tr>
<td>14.522</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_4_s0/F</td>
</tr>
<tr>
<td>16.028</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s/CLK</td>
</tr>
<tr>
<td>18.290</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.325, 25.550%; route: 6.543, 71.900%; tC2Q: 0.232, 2.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
</tr>
<tr>
<td>10.041</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n3494_s1/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n3494_s1/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/I0</td>
</tr>
<tr>
<td>11.726</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R34C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/F</td>
</tr>
<tr>
<td>12.270</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/I3</td>
</tr>
<tr>
<td>12.819</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/F</td>
</tr>
<tr>
<td>12.821</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/I0</td>
</tr>
<tr>
<td>13.192</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/F</td>
</tr>
<tr>
<td>13.961</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C21[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_5_s0/I2</td>
</tr>
<tr>
<td>14.332</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C21[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_5_s0/F</td>
</tr>
<tr>
<td>15.919</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s/CLK</td>
</tr>
<tr>
<td>18.290</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.179, 24.235%; route: 6.580, 73.185%; tC2Q: 0.232, 2.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
</tr>
<tr>
<td>10.041</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n3494_s1/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n3494_s1/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/I0</td>
</tr>
<tr>
<td>11.726</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R34C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/F</td>
</tr>
<tr>
<td>12.270</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/I3</td>
</tr>
<tr>
<td>12.819</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/F</td>
</tr>
<tr>
<td>12.821</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/I0</td>
</tr>
<tr>
<td>13.192</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/F</td>
</tr>
<tr>
<td>14.005</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C19[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_4_s0/I2</td>
</tr>
<tr>
<td>14.522</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_4_s0/F</td>
</tr>
<tr>
<td>15.872</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s/CLK</td>
</tr>
<tr>
<td>18.290</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.325, 25.997%; route: 6.386, 71.409%; tC2Q: 0.232, 2.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0/Q</td>
</tr>
<tr>
<td>10.041</td>
<td>2.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n3494_s1/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n3494_s1/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/I0</td>
</tr>
<tr>
<td>11.726</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R34C25[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3/F</td>
</tr>
<tr>
<td>12.270</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/I3</td>
</tr>
<tr>
<td>12.819</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4/F</td>
</tr>
<tr>
<td>12.821</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/I0</td>
</tr>
<tr>
<td>13.192</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R38C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3/F</td>
</tr>
<tr>
<td>14.005</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_6_s0/I2</td>
</tr>
<tr>
<td>14.522</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_6_s0/F</td>
</tr>
<tr>
<td>15.871</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s/CLK</td>
</tr>
<tr>
<td>18.290</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.325, 26.000%; route: 6.385, 71.406%; tC2Q: 0.232, 2.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.462</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/n135_s1/I1</td>
</tr>
<tr>
<td>8.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_register/n135_s1/F</td>
</tr>
<tr>
<td>10.081</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n293_s2/I2</td>
</tr>
<tr>
<td>10.452</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n293_s2/F</td>
</tr>
<tr>
<td>11.113</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_address_16_s9/I0</td>
</tr>
<tr>
<td>11.575</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_address_16_s9/F</td>
</tr>
<tr>
<td>11.749</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n774_s6/I3</td>
</tr>
<tr>
<td>12.266</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>41</td>
<td>R31C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n774_s6/F</td>
</tr>
<tr>
<td>13.924</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_13_s2/I3</td>
</tr>
<tr>
<td>14.479</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R29C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_13_s2/F</td>
</tr>
<tr>
<td>15.153</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s2/I3</td>
</tr>
<tr>
<td>15.480</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s2/F</td>
</tr>
<tr>
<td>15.853</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_14_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.603, 29.165%; route: 6.090, 68.235%; tC2Q: 0.232, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C18[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/Q</td>
</tr>
<tr>
<td>6.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/Q</td>
</tr>
<tr>
<td>6.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][A]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C35[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>6.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][B]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>6.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/Q</td>
</tr>
<tr>
<td>6.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_9_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C15[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_9_s0/Q</td>
</tr>
<tr>
<td>6.497</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_b_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_palette_ram/ff_d_b_3_s0/Q</td>
</tr>
<tr>
<td>6.619</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_b_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_b_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_palette_ram/ff_d_b_2_s0/Q</td>
</tr>
<tr>
<td>6.619</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0/Q</td>
</tr>
<tr>
<td>6.621</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_11_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C15[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_11_s0/Q</td>
</tr>
<tr>
<td>6.621</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_10_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C15[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_10_s0/Q</td>
</tr>
<tr>
<td>6.621</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_g_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_g_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_palette_ram/ff_d_g_3_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_r_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_palette_ram/ff_d_r_4_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_b_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_b_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_palette_ram/ff_d_b_4_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C16[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0/Q</td>
</tr>
<tr>
<td>6.632</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.424%; tC2Q: 0.202, 43.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C15[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0/Q</td>
</tr>
<tr>
<td>6.632</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.424%; tC2Q: 0.202, 43.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_13_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_13_s0/Q</td>
</tr>
<tr>
<td>6.632</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0/Q</td>
</tr>
<tr>
<td>6.632</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0/Q</td>
</tr>
<tr>
<td>6.632</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C15[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0/Q</td>
</tr>
<tr>
<td>6.632</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C15[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0/Q</td>
</tr>
<tr>
<td>6.632</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_7_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_7_s0/Q</td>
</tr>
<tr>
<td>6.643</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[1][B]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C36[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_5_s0/Q</td>
</tr>
<tr>
<td>6.643</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_d_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_d_4_s0/Q</td>
</tr>
<tr>
<td>6.643</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C16[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0/Q</td>
</tr>
<tr>
<td>6.644</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debugger/ff_next_state_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_debugger/ff_next_state_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_debugger/ff_next_state_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_sdr_address_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_address_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_address_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_h_cnt_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_h_cnt_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_ssg/ff_h_cnt_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_vram_address_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_vram_address_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_vram_address_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_g_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_g_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_palette_ram/ff_d_g_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1594</td>
<td>O_sdram_clk_d</td>
<td>0.211</td>
<td>2.442</td>
</tr>
<tr>
<td>1020</td>
<td>ff_reset[6]</td>
<td>6.689</td>
<td>1.682</td>
</tr>
<tr>
<td>296</td>
<td>ff_enable</td>
<td>3.201</td>
<td>2.240</td>
</tr>
<tr>
<td>87</td>
<td>w_dot_state[1]</td>
<td>3.660</td>
<td>3.429</td>
</tr>
<tr>
<td>87</td>
<td>ff_state[3]</td>
<td>5.195</td>
<td>1.667</td>
</tr>
<tr>
<td>69</td>
<td>w_eight_dot_state[1]</td>
<td>2.286</td>
<td>2.804</td>
</tr>
<tr>
<td>67</td>
<td>ff_state[2]</td>
<td>4.862</td>
<td>1.922</td>
</tr>
<tr>
<td>61</td>
<td>reg_r9_y_dots_Z</td>
<td>7.315</td>
<td>1.095</td>
</tr>
<tr>
<td>60</td>
<td>w_eight_dot_state[0]</td>
<td>2.155</td>
<td>2.569</td>
</tr>
<tr>
<td>53</td>
<td>n1017_7</td>
<td>4.678</td>
<td>1.810</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R29C23</td>
<td>91.67%</td>
</tr>
<tr>
<td>R27C34</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C18</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C16</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C17</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C22</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C20</td>
<td>84.72%</td>
</tr>
<tr>
<td>R17C30</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C17</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C18</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
