Running in Lattice mode

                               Synplify Pro (R) 

               Version R-2021.03L-SP1-1 for win64 - Dec 22, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    L-EQSS42R
Date:        Sun Feb 27 15:51:07 2022
Version:     R-2021.03L-SP1-1

Arguments:   -product synplify_pro -batch C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/xclk_subsys/pll_xclk_base/syn_results/pll_xclk_base.prj
ProductType: synplify_pro




log file: "C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\syn_results\pll_xclk_base.srr"
Running: syn_results in foreground

Running pll_xclk_base|syn_results

Running Flow: compile (Compile) on pll_xclk_base|syn_results
# Sun Feb 27 15:51:07 2022

Running Flow: compile_flow (Compile Process) on pll_xclk_base|syn_results
# Sun Feb 27 15:51:07 2022

Running: compiler (Compile Input) on pll_xclk_base|syn_results
# Sun Feb 27 15:51:07 2022
Copied C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\syn_results\synwork\pll_xclk_base_comp.srs to C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\syn_results\pll_xclk_base.srs

compiler completed
# Sun Feb 27 15:51:10 2022

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on pll_xclk_base|syn_results
# Sun Feb 27 15:51:10 2022

multi_srs_gen completed
# Sun Feb 27 15:51:10 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\syn_results\synwork\pll_xclk_base_mult.srs to C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\syn_results\pll_xclk_base.srs
Copied C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\syn_results\pll_xclk_base.srr to C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\syn_results\pll_xclk_base.srf
Complete: Compile Process on pll_xclk_base|syn_results

Running: premap (Premap) on pll_xclk_base|syn_results
# Sun Feb 27 15:51:10 2022

premap completed
# Sun Feb 27 15:51:12 2022

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on pll_xclk_base|syn_results

Running Flow: map (Map) on pll_xclk_base|syn_results
# Sun Feb 27 15:51:12 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on pll_xclk_base|syn_results
# Sun Feb 27 15:51:12 2022
Copied C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\syn_results\synwork\pll_xclk_base_m.srm to C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\syn_results\pll_xclk_base.srm

fpga_mapper completed with warnings
# Sun Feb 27 15:51:16 2022

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on pll_xclk_base|syn_results
Copied C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\syn_results\pll_xclk_base.srr to C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\xclk_subsys\pll_xclk_base\syn_results\pll_xclk_base.srf
Complete: Logic Synthesis on pll_xclk_base|syn_results
exit status=0
exit status=0
