#include <linux/gfp.h>
#include <asm/cacheflush.h>
#include <linux/slab.h>
#include <linux/dma-mapping.h>
#include <mach/memory.h>
#include "ddp_wdma.h"
#include <asm/uaccess.h>
#include <mach/mt_irq.h>
#include <mach/mt_clkmgr.h>

#include "ddp_od.h"
#include "ddp_reg.h"
#include "ddp_debug.h"
#include "ddp_dither.h"
#include "ddp_misc.h"
#include "ddp_log.h"
#include "lcm_drv.h"

typedef unsigned char UINT8;
typedef signed char INT8;
typedef unsigned short UINT16;
typedef unsigned int UINT32;
typedef signed int INT32;

#define OD_USE_CMDQ     1

#define OD_TBL_S_DIM	17
#define OD_TBL_M_DIM	33

/* compression ratio */
#define OD_MANUAL_CPR   58	/* 38 */
#define OD_HSYNC_WIDTH  100

#define OD_GUARD_PATTERN 0x16881688
#define OD_GUARD_PATTERN_SIZE 4

#define OD_TBL_S_SIZE	(OD_TBL_S_DIM * OD_TBL_S_DIM)
#define OD_TBL_M_SIZE	(OD_TBL_M_DIM * OD_TBL_M_DIM)
#define FB_TBL_SIZE	    (FB_TBL_DIM * FB_TBL_DIM)


#define OD_DBG_ALWAYS   0
#define OD_DBG_VERBOSE  1
#define OD_DBG_DEBUG    2

#if (OD_USE_CMDQ == 0)
#define OD_REG_SET(reg32, val) \
			     do { \
				  (*(volatile unsigned int*)(reg32)) = val; \
			     } while (0)

#define OD_REG_GET(reg32) (*(volatile unsigned int*)(reg32))

#define OD_REG_SET_FIELD(reg32, val, field)  \
       do {  \
	      (*(volatile unsigned int*)(reg32)) = ((*(volatile unsigned int*)(reg32) & (unsigned int)(~REG_FLD_MASK((unsigned int)(field)))) |  (unsigned int)(REG_FLD_VAL((unsigned int)(field), (unsigned int)(val))));  \
	  } while (0)

#define OD_REG_BEGIN(cmdq)
#define OD_REG_END(cmdq)

#else
#define OD_REG_GET(reg32) (*(volatile unsigned int*)(reg32))

#define OD_REG_SET(reg32, val) \
	do { if (g_od_cmdq_p) DISP_REG_SET(*g_od_cmdq_p, reg32, val); else DISP_REG_SET(NULL, reg32, val); } while (0)

#define OD_REG_SET_FIELD(reg32, val, field) \
	do { \
		if (g_od_cmdq_p) \
			DISP_REG_SET_FIELD(*g_od_cmdq_p, (field), (reg32), (val)); \
		else \
			DISP_REG_SET_FIELD(NULL, (field), (reg32), (val)); } while (0)

#define OD_REG_BEGIN(cmdq) \
	do { if (cmdq) g_od_cmdq_p = (cmdqRecHandle*)(&cmdq); else od_create_cmdq(); } while (0)
#define OD_REG_END(cmdq) do { if ((cmdq == NULL) && g_od_cmdq_p) cmdqRecFlush(*g_od_cmdq_p); g_od_cmdq_p = NULL; } while (0)

#endif


#define ABS(a) ((a > 0) ? a : -a)

#define REGTBL_END   0xffffffff

/* debug macro */
#define ODDBG(level, x...)            \
    do {                        \
    if (od_debug_level >= (level))    \
	printk(x);            \
    } while (0)

/* ioctl */
typedef enum {
	OD_CTL_READ_REG,
	OD_CTL_WRITE_REG,
	OD_CTL_ENABLE_DEMO_MODE,
	OD_CTL_RUN_TEST,
	OD_CTL_WRITE_TABLE,
	OD_CTL_CMD_NUM
} DISP_OD_CMD_TYPE;

typedef struct {
	unsigned int size;
	unsigned int type;
	unsigned int ret;
	unsigned int param0;
	unsigned int param1;
	unsigned int param2;
	unsigned int param3;
} DISP_OD_CMD;

enum {
	OD_RED,
	OD_GREEN,
	OD_BLUE,
	OD_ALL
};

enum {
	OD_TABLE_17,
	OD_TABLE_33
};


static void od_dbg_dump(void);

#if OD_USE_CMDQ
static cmdqRecHandle g_od_cmdq;
static int od_is_self_cmdq_inited;
static cmdqRecHandle *g_od_cmdq_p;
#endif

typedef struct REG_INIT_TABLE_STRUCT {
	unsigned int reg_addr;
	unsigned int reg_value;
	unsigned int reg_mask;

} REG_INIT_TABLE_STRUCT;


/* dummy 17x17 */
static UINT8 OD_Table_dummy_17x17[OD_TBL_S_SIZE] = {
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
	0, 16, 32, 48, 64, 80, 96, 112, 128, 144, 160, 176, 192, 208, 224, 240, 255,
};


#if 0

/* 60 hz */
static UINT8 OD_Table_17x17[OD_TBL_S_SIZE] = {
	0, 18, 36, 56, 76, 95, 114, 132, 148, 163, 177, 192, 208, 223, 236, 248, 255,
	0, 16, 34, 53, 73, 92, 112, 129, 146, 161, 176, 191, 207, 220, 235, 248, 255,
	0, 15, 32, 50, 69, 91, 109, 127, 143, 160, 174, 189, 205, 221, 234, 247, 255,
	0, 14, 29, 48, 67, 87, 106, 123, 140, 156, 172, 187, 203, 220, 234, 247, 255,
	0, 13, 27, 45, 64, 84, 103, 120, 138, 155, 170, 185, 202, 219, 233, 246, 255,
	0, 10, 25, 43, 61, 80, 99, 117, 135, 152, 169, 184, 200, 217, 232, 246, 255,
	0, 8, 24, 40, 58, 77, 96, 115, 133, 150, 167, 183, 199, 216, 231, 245, 255,
	0, 6, 23, 39, 56, 74, 93, 112, 130, 148, 165, 182, 198, 214, 230, 245, 255,
	0, 5, 22, 38, 54, 71, 89, 108, 128, 146, 164, 180, 197, 213, 229, 244, 255,
	0, 4, 20, 35, 51, 68, 86, 105, 125, 144, 162, 179, 196, 212, 228, 243, 255,
	0, 3, 18, 33, 48, 64, 83, 102, 122, 141, 160, 177, 194, 211, 227, 243, 255,
	0, 1, 16, 31, 46, 63, 80, 99, 119, 138, 157, 176, 193, 210, 227, 242, 255,
	0, 0, 13, 28, 43, 59, 77, 96, 116, 136, 155, 173, 192, 209, 226, 242, 255,
	0, 0, 11, 26, 41, 56, 74, 93, 113, 133, 152, 171, 189, 208, 225, 241, 255,
	0, 0, 9, 24, 39, 54, 71, 90, 110, 130, 150, 169, 187, 205, 224, 240, 255,
	0, 0, 7, 21, 36, 50, 68, 86, 106, 126, 147, 166, 184, 202, 222, 240, 255,
	0, 0, 4, 18, 32, 47, 62, 82, 103, 123, 143, 163, 181, 199, 219, 238, 255,
};

#else

/* 120 hz */
static UINT8 OD_Table_17x17[OD_TBL_S_SIZE] = {
	0, 21, 44, 71, 99, 122, 141, 160, 175, 190, 203, 216, 228, 239, 251, 255, 255,
	0, 16, 38, 65, 90, 115, 136, 153, 171, 186, 200, 213, 226, 237, 249, 255, 255,
	0, 10, 32, 56, 83, 107, 130, 148, 166, 182, 196, 210, 223, 236, 248, 255, 255,
	0, 4, 25, 48, 73, 98, 120, 142, 159, 176, 191, 206, 219, 234, 246, 255, 255,
	0, 0, 19, 41, 64, 88, 113, 135, 154, 171, 188, 203, 217, 231, 245, 255, 255,
	0, 0, 14, 35, 56, 80, 104, 126, 148, 166, 184, 200, 214, 229, 243, 255, 255,
	0, 0, 9, 28, 49, 71, 96, 119, 141, 161, 179, 196, 212, 227, 241, 255, 255,
	0, 0, 4, 23, 42, 64, 87, 112, 135, 155, 175, 192, 210, 226, 240, 254, 255,
	0, 0, 0, 18, 37, 55, 78, 103, 128, 150, 171, 190, 208, 226, 239, 253, 255,
	0, 0, 0, 12, 31, 49, 71, 95, 119, 144, 166, 186, 205, 224, 238, 252, 255,
	0, 0, 0, 8, 24, 42, 62, 86, 111, 136, 160, 181, 202, 222, 237, 251, 255,
	0, 0, 0, 3, 19, 36, 54, 77, 102, 127, 152, 176, 197, 216, 235, 250, 255,
	0, 0, 0, 0, 13, 28, 47, 68, 94, 120, 145, 169, 192, 213, 232, 248, 255,
	0, 0, 0, 0, 8, 22, 40, 59, 83, 110, 136, 161, 183, 208, 228, 245, 255,
	0, 0, 0, 0, 2, 16, 30, 50, 72, 99, 127, 154, 175, 196, 224, 242, 255,
	0, 0, 0, 0, 0, 8, 22, 39, 60, 84, 112, 142, 165, 192, 218, 240, 255,
	0, 0, 0, 0, 0, 1, 15, 28, 48, 70, 99, 130, 158, 188, 213, 235, 255,
};

#endif


#if 0
/* dummy 33x33 */
static UINT8 OD_Table_33x33[OD_TBL_M_SIZE] = {
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255,
	0, 8, 16, 24, 32, 40, 48, 56, 64, 72, 80, 88, 96, 104, 112, 120, 128, 136, 144, 152, 160,
	168, 176, 184, 192, 200, 208, 216, 224, 232, 240, 248, 255
};

#endif

#if 1
/* 60 hz */
static UINT8 OD_Table_33x33[OD_TBL_M_SIZE] = {
	0, 9, 18, 26, 36, 46, 56, 66, 76, 86, 95, 105, 114, 123, 132, 140, 148, 155, 163, 170, 177,
	185, 192, 200, 208, 216, 223, 230, 236, 242, 248, 254, 255,
	0, 8, 17, 26, 35, 45, 55, 65, 75, 84, 94, 104, 113, 122, 131, 139, 147, 155, 162, 169, 177,
	184, 192, 199, 207, 215, 222, 229, 236, 242, 248, 254, 255,
	0, 8, 16, 25, 34, 44, 53, 63, 73, 83, 92, 103, 112, 121, 129, 137, 146, 154, 161, 169, 176,
	183, 191, 198, 207, 215, 220, 229, 235, 241, 248, 254, 255,
	0, 7, 16, 24, 33, 42, 52, 61, 71, 82, 91, 101, 110, 119, 128, 136, 144, 153, 161, 168, 175,
	182, 190, 198, 206, 214, 220, 229, 235, 241, 247, 254, 255,
	0, 7, 15, 24, 32, 41, 50, 59, 69, 80, 91, 100, 109, 118, 127, 135, 143, 152, 160, 167, 174,
	182, 189, 197, 205, 213, 221, 228, 234, 241, 247, 253, 255,
	0, 7, 15, 23, 31, 40, 49, 58, 68, 78, 89, 98, 107, 116, 125, 134, 142, 150, 158, 166, 173,
	181, 188, 196, 204, 212, 221, 228, 234, 240, 247, 253, 255,
	0, 6, 14, 22, 29, 39, 48, 57, 67, 77, 87, 96, 106, 115, 123, 132, 140, 149, 156, 165, 172,
	180, 187, 195, 203, 212, 220, 227, 234, 240, 247, 253, 255,
	0, 6, 13, 21, 28, 37, 47, 56, 65, 75, 85, 95, 104, 113, 122, 131, 139, 147, 155, 164, 171,
	179, 186, 194, 202, 211, 219, 227, 233, 240, 246, 253, 255,
	0, 5, 13, 20, 27, 36, 45, 55, 64, 74, 84, 94, 103, 111, 120, 129, 138, 146, 155, 163, 170,
	178, 185, 193, 202, 210, 219, 226, 233, 239, 246, 253, 255,
	0, 4, 11, 19, 26, 35, 44, 53, 63, 72, 82, 92, 101, 110, 119, 127, 136, 145, 154, 162, 169,
	177, 185, 193, 201, 209, 218, 226, 232, 239, 246, 252, 255,
	0, 3, 10, 18, 25, 33, 43, 52, 61, 71, 80, 90, 99, 108, 117, 126, 135, 144, 152, 161, 169,
	176, 184, 192, 200, 209, 217, 225, 232, 239, 246, 252, 255,
	0, 1, 9, 17, 24, 32, 42, 51, 60, 69, 79, 88, 98, 107, 116, 125, 134, 143, 151, 160, 168,
	176, 184, 191, 200, 208, 216, 224, 231, 238, 245, 252, 255,
	0, 0, 8, 16, 24, 32, 40, 49, 58, 68, 77, 86, 96, 105, 115, 124, 133, 142, 150, 159, 167,
	175, 183, 191, 199, 207, 216, 224, 231, 238, 245, 252, 255,
	0, 0, 7, 15, 23, 32, 40, 49, 57, 67, 76, 85, 94, 104, 113, 123, 132, 140, 149, 157, 166,
	174, 182, 190, 199, 207, 215, 222, 230, 238, 245, 252, 255,
	0, 0, 6, 15, 23, 31, 39, 48, 56, 66, 74, 83, 93, 102, 112, 121, 130, 139, 148, 156, 165,
	174, 182, 190, 198, 206, 214, 222, 230, 237, 245, 252, 255,
	0, 0, 6, 14, 22, 31, 39, 47, 55, 64, 73, 82, 91, 100, 110, 120, 129, 138, 147, 155, 164,
	173, 181, 189, 198, 206, 214, 221, 229, 237, 244, 252, 255,
	0, 0, 5, 13, 22, 30, 38, 46, 54, 62, 71, 80, 89, 99, 108, 118, 128, 137, 146, 155, 164, 172,
	180, 189, 197, 205, 213, 221, 229, 236, 244, 251, 255,
	0, 0, 4, 13, 21, 29, 37, 45, 53, 61, 69, 79, 88, 97, 107, 117, 126, 136, 145, 154, 163, 171,
	180, 188, 196, 204, 213, 221, 229, 236, 244, 251, 255,
	0, 0, 4, 12, 20, 27, 35, 43, 51, 59, 68, 77, 86, 96, 105, 115, 125, 135, 144, 153, 162, 170,
	179, 187, 196, 204, 212, 220, 228, 236, 243, 251, 255,
	0, 0, 3, 11, 19, 26, 34, 42, 50, 58, 66, 75, 85, 94, 104, 114, 123, 133, 143, 152, 161, 169,
	178, 186, 195, 203, 211, 220, 228, 235, 243, 250, 255,
	0, 0, 3, 10, 18, 25, 33, 41, 48, 56, 64, 73, 83, 92, 102, 112, 122, 132, 141, 151, 160, 169,
	177, 186, 194, 202, 211, 219, 227, 235, 243, 250, 255,
	0, 0, 2, 9, 17, 24, 32, 39, 47, 55, 64, 72, 81, 91, 101, 111, 120, 130, 140, 149, 159, 168,
	177, 185, 194, 202, 210, 219, 227, 235, 242, 250, 255,
	0, 0, 1, 8, 16, 23, 31, 38, 46, 53, 63, 70, 80, 89, 99, 109, 119, 129, 138, 148, 157, 167,
	176, 185, 193, 202, 210, 218, 227, 234, 242, 250, 255,
	0, 0, 0, 7, 15, 22, 30, 37, 45, 52, 61, 69, 78, 88, 98, 108, 118, 127, 137, 147, 156, 165,
	175, 184, 193, 201, 210, 218, 226, 234, 242, 250, 255,
	0, 0, 0, 6, 13, 21, 28, 36, 43, 51, 59, 67, 77, 86, 96, 106, 116, 126, 136, 145, 155, 164,
	173, 183, 192, 201, 209, 218, 226, 234, 242, 250, 255,
	0, 0, 0, 5, 12, 20, 27, 35, 42, 50, 57, 67, 75, 85, 95, 105, 115, 125, 134, 144, 154, 163,
	172, 181, 191, 200, 209, 217, 225, 233, 241, 249, 255,
	0, 0, 0, 4, 11, 19, 26, 34, 41, 49, 56, 66, 74, 83, 93, 103, 113, 123, 133, 143, 152, 162,
	171, 180, 189, 199, 208, 217, 225, 233, 241, 249, 255,
	0, 0, 0, 3, 10, 18, 25, 33, 40, 48, 55, 64, 72, 82, 92, 101, 111, 121, 131, 141, 151, 161,
	170, 179, 188, 197, 207, 216, 224, 232, 240, 248, 255,
	0, 0, 0, 2, 9, 17, 24, 32, 39, 47, 54, 61, 71, 80, 90, 100, 110, 120, 130, 140, 150, 160,
	169, 178, 187, 196, 205, 215, 224, 232, 240, 248, 255,
	0, 0, 0, 0, 8, 15, 23, 30, 37, 45, 52, 60, 70, 78, 88, 98, 108, 118, 128, 138, 148, 158,
	167, 176, 185, 195, 204, 213, 223, 232, 240, 248, 255,
	0, 0, 0, 0, 7, 14, 21, 29, 36, 43, 50, 58, 68, 76, 86, 96, 106, 116, 126, 137, 147, 156,
	166, 175, 184, 193, 202, 212, 222, 231, 240, 248, 255,
	0, 0, 0, 0, 5, 12, 20, 27, 34, 41, 49, 56, 65, 74, 84, 94, 104, 115, 125, 135, 145, 154,
	164, 173, 182, 191, 201, 211, 220, 230, 239, 248, 255,
	0, 0, 0, 0, 4, 11, 18, 25, 32, 40, 47, 54, 62, 71, 82, 92, 103, 113, 123, 133, 143, 153,
	163, 172, 181, 189, 199, 209, 219, 229, 238, 247, 255,
};

#else

/* 120 hz */
static UINT8 OD_Table_33x33[OD_TBL_M_SIZE] = {
	0, 11, 21, 31, 44, 57, 71, 86, 99, 111, 122, 132, 141, 151, 160, 168, 175, 183, 190, 197,
	203, 209, 216, 222, 228, 234, 239, 245, 251, 255, 255, 255, 255,
	0, 8, 18, 28, 41, 54, 68, 81, 95, 107, 118, 128, 139, 148, 156, 164, 173, 181, 188, 194,
	202, 208, 214, 221, 227, 233, 238, 244, 250, 255, 255, 255, 255,
	0, 5, 16, 25, 38, 50, 65, 77, 90, 103, 115, 125, 136, 145, 153, 162, 171, 178, 186, 192,
	200, 206, 213, 219, 226, 232, 237, 243, 249, 255, 255, 255, 255,
	0, 2, 13, 24, 35, 47, 61, 73, 86, 100, 111, 122, 133, 142, 151, 159, 168, 176, 184, 190,
	198, 205, 211, 218, 224, 231, 237, 243, 249, 255, 255, 255, 255,
	0, 0, 10, 21, 32, 44, 56, 69, 83, 96, 107, 119, 130, 139, 148, 157, 166, 174, 182, 190, 196,
	203, 210, 217, 223, 229, 236, 242, 248, 254, 255, 255, 255,
	0, 0, 7, 18, 29, 40, 52, 65, 78, 91, 103, 115, 125, 135, 145, 154, 162, 171, 179, 187, 193,
	201, 208, 215, 221, 228, 235, 241, 247, 254, 255, 255, 255,
	0, 0, 4, 15, 25, 36, 48, 60, 73, 86, 98, 110, 120, 131, 142, 151, 159, 168, 176, 185, 191,
	199, 206, 213, 219, 227, 234, 240, 246, 253, 255, 255, 255,
	0, 0, 1, 12, 22, 33, 44, 56, 68, 81, 93, 105, 116, 128, 138, 148, 156, 166, 174, 182, 189,
	197, 205, 212, 218, 226, 232, 239, 246, 252, 255, 255, 255,
	0, 0, 0, 9, 19, 29, 41, 52, 64, 76, 88, 101, 113, 125, 135, 144, 154, 163, 171, 179, 188,
	195, 203, 210, 217, 224, 231, 238, 245, 252, 255, 255, 255,
	0, 0, 0, 7, 16, 26, 38, 48, 60, 72, 84, 96, 108, 120, 130, 141, 151, 159, 169, 177, 186,
	193, 201, 209, 216, 223, 230, 237, 244, 251, 255, 255, 255,
	0, 0, 0, 4, 14, 24, 35, 45, 56, 67, 80, 92, 104, 116, 126, 138, 148, 156, 166, 175, 184,
	191, 200, 207, 214, 221, 229, 236, 243, 250, 255, 255, 255,
	0, 0, 0, 2, 12, 21, 32, 41, 52, 63, 76, 88, 100, 112, 123, 134, 144, 153, 164, 173, 182,
	189, 198, 206, 213, 220, 228, 235, 242, 249, 255, 255, 255,
	0, 0, 0, 0, 9, 18, 28, 38, 49, 59, 71, 84, 96, 108, 119, 130, 141, 151, 161, 170, 179, 188,
	196, 204, 212, 219, 227, 234, 241, 249, 255, 255, 255,
	0, 0, 0, 0, 7, 16, 25, 36, 45, 56, 68, 79, 92, 104, 116, 127, 138, 148, 157, 168, 177, 186,
	194, 203, 211, 219, 226, 234, 241, 248, 255, 255, 255,
	0, 0, 0, 0, 4, 13, 23, 33, 42, 52, 64, 75, 87, 100, 112, 124, 135, 145, 155, 166, 175, 184,
	192, 202, 210, 218, 226, 233, 240, 247, 254, 255, 255,
	0, 0, 0, 0, 1, 11, 20, 30, 39, 49, 60, 70, 83, 95, 108, 120, 131, 142, 152, 163, 173, 182,
	190, 200, 209, 218, 226, 233, 240, 247, 254, 255, 255,
	0, 0, 0, 0, 0, 8, 18, 27, 37, 46, 55, 66, 78, 91, 103, 116, 128, 139, 150, 161, 171, 180,
	190, 199, 208, 217, 226, 232, 239, 246, 253, 255, 255,
	0, 0, 0, 0, 0, 6, 15, 24, 34, 43, 52, 63, 75, 86, 99, 111, 124, 136, 147, 158, 168, 178,
	188, 197, 207, 216, 225, 232, 239, 246, 253, 255, 255,
	0, 0, 0, 0, 0, 4, 12, 21, 31, 39, 49, 60, 71, 82, 95, 107, 119, 132, 144, 156, 166, 176,
	186, 196, 205, 215, 224, 231, 238, 245, 252, 255, 255,
	0, 0, 0, 0, 0, 2, 10, 18, 28, 36, 46, 56, 67, 78, 90, 103, 115, 128, 140, 152, 163, 173,
	184, 194, 204, 214, 224, 231, 238, 245, 252, 255, 255,
	0, 0, 0, 0, 0, 0, 8, 16, 24, 33, 42, 52, 62, 74, 86, 98, 111, 123, 136, 148, 160, 171, 181,
	192, 202, 212, 222, 230, 237, 244, 251, 255, 255,
	0, 0, 0, 0, 0, 0, 5, 13, 21, 31, 40, 48, 58, 70, 82, 94, 106, 119, 131, 144, 156, 168, 179,
	189, 200, 210, 219, 229, 236, 243, 251, 255, 255,
	0, 0, 0, 0, 0, 0, 3, 11, 19, 28, 36, 45, 54, 66, 77, 89, 102, 115, 127, 140, 152, 165, 176,
	187, 197, 208, 216, 227, 235, 242, 250, 255, 255,
	0, 0, 0, 0, 0, 0, 1, 8, 16, 25, 33, 41, 51, 61, 72, 85, 98, 111, 124, 136, 149, 161, 172,
	184, 195, 205, 214, 225, 233, 241, 249, 255, 255,
	0, 0, 0, 0, 0, 0, 0, 6, 13, 21, 28, 37, 47, 56, 68, 80, 94, 107, 120, 132, 145, 157, 169,
	180, 192, 203, 213, 224, 232, 240, 248, 255, 255,
	0, 0, 0, 0, 0, 0, 0, 3, 11, 18, 25, 35, 44, 52, 64, 76, 88, 101, 115, 127, 141, 153, 165,
	176, 187, 200, 211, 222, 230, 238, 246, 255, 255,
	0, 0, 0, 0, 0, 0, 0, 1, 8, 15, 22, 32, 40, 48, 59, 71, 83, 96, 110, 122, 136, 149, 161, 172,
	183, 193, 208, 220, 228, 236, 245, 253, 255,
	0, 0, 0, 0, 0, 0, 0, 0, 5, 12, 19, 28, 35, 44, 55, 65, 77, 90, 104, 118, 132, 145, 157, 169,
	179, 189, 202, 216, 226, 235, 243, 252, 255,
	0, 0, 0, 0, 0, 0, 0, 0, 2, 9, 16, 23, 30, 40, 50, 59, 72, 85, 99, 113, 127, 140, 154, 165,
	175, 185, 196, 210, 224, 233, 242, 250, 255,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 5, 12, 19, 26, 36, 45, 54, 66, 78, 91, 105, 120, 134, 148, 159,
	169, 183, 194, 208, 221, 232, 241, 250, 255,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 8, 15, 22, 31, 39, 48, 60, 71, 84, 98, 112, 127, 142, 153,
	165, 180, 192, 205, 218, 230, 240, 249, 255,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 11, 18, 26, 34, 42, 53, 64, 77, 91, 105, 120, 135, 148,
	161, 177, 190, 203, 216, 227, 238, 248, 255,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 8, 15, 21, 28, 37, 48, 58, 70, 84, 99, 114, 130, 144, 158,
	173, 188, 201, 213, 225, 235, 246, 255,
};

#endif

/* / init table */
static const REG_INIT_TABLE_STRUCT OD_INIT_TABLE[] = {
	{OD_REG00, 0x82040201, 0xffffffff},
	/* {OD_REG01, 0x00071401, 0x000000ff}, */
	{OD_REG01, 0x00070E01, 0x000000ff},
	{OD_REG02, 0x00000400, 0xffffffff},
	{OD_REG03, 0x00E0FF04, 0xffffffff},

	{OD_REG30, 0x00010026, 0xffffffff},	/* set cr rate ==0x42 */
	/* {OD_REG32, 0x04055600, 0xffffffff}, */
	{OD_REG33, 0x00021000, 0x003fffff},
	{OD_REG34, 0x0674A0E6, 0xffffffff},
	{OD_REG35, 0x000622E0, 0xffffffff},	/* 0x00051170 */
	{OD_REG36, 0xE0849C40, 0xffffffff},	/* DET8B_POS=4 */
	{OD_REG37, 0x05CFDE08, 0xffffffff},	/* 0x04E6D998 */
	{OD_REG38, 0x011F1013, 0xffffffff},	/* line size=0xf8 | (0x37 << 13) */
	{OD_REG39, 0x00200000, 0x00ff0000},	/* dram_crc_cnt=0x20 */
	{OD_REG40, 0x20000610, 0xffffffff},	/* enable GM */
	{OD_REG41, 0x001E02D0, 0xffffffff},
	{OD_REG42, 0x00327C7C, 0xffffffff},
	{OD_REG43, 0x00180000, 0xffffffff},	/* disable film mode detection */
	{OD_REG44, 0x006400C8, 0xffffffff},
	{OD_REG45, 0x00210032, 0xfffffffc},	/* pcid_alig_sel=1 */
	{OD_REG46, 0x4E00023F, 0xffffffff},
	{OD_REG47, 0xC306B16A, 0xffffffff},	/* pre_bw=3 */
	{OD_REG48, 0x10240408, 0xffffffff},	/* ???00210408??? */
	{OD_REG49, 0xC5C00000, 0xC7C00000},
	{OD_REG51, 0x21A1B800, 0xffffffff},	/* dump burst */
	{OD_REG52, 0x60000044, 0xe00000ff},	/* DUMP_WFF_FULL_CONF=3 */
	{OD_REG53, 0x2FFF3E00, 0xffffffff},
	{OD_REG54, 0x80039000, 0xffffffff},	/* new 3x3 */
	{OD_REG57, 0x352835CA, 0xffffffff},	/* skip color thr */
	{OD_REG62, 0x00014438, 0xffffffff},	/* pattern gen */
	{OD_REG63, 0x27800898, 0xffffffff},
	{OD_REG64, 0x00438465, 0xffffffff},
	{OD_REG65, 0x01180001, 0xffffffff},
	{OD_REG66, 0x0002D000, 0xffffffff},
	{OD_REG67, 0x3FFFFFFF, 0xffffffff},
	{OD_REG68, 0x00000000, 0xffffffff},
	{OD_REG69, 0x000200C0, 0xffffffff},
	/* {OD_REG78, 0x04000000, 0x0C000000}, //force_1st_frame_end */

	{REGTBL_END, 0x00000000, 0x00000000}
};


static UINT32 g_od_buf_size;
static void *g_od_buf_pa;
static void *g_od_buf_va;

static int od_debug_level;
static int g_od_is_demo_mode;

#if OD_USE_CMDQ
static void od_create_cmdq(void)
{
	/* TBD: CMDQ got a hang problem when fb resume...do not use cmdq temporarily */
	g_od_cmdq_p = NULL;

	if (!od_is_self_cmdq_inited) {
		cmdqRecCreate(CMDQ_SCENARIO_DISP_CONFIG_OD, &g_od_cmdq);
		od_is_self_cmdq_inited = 1;
	}
/*
    g_od_cmdq_p = &g_od_cmdq;

    cmdqRecReset(*g_od_cmdq_p);
*/
}
#endif

static void _od_reg_init(const void *od_init_table)
{
	int index = 0;
	REG_INIT_TABLE_STRUCT *init_table = (REG_INIT_TABLE_STRUCT *) od_init_table;
	int tbl_size = sizeof(OD_INIT_TABLE) / sizeof(REG_INIT_TABLE_STRUCT);

	for (index = 0; index < tbl_size + 1; index++, init_table++) {
		if (REGTBL_END == init_table->reg_addr) {
			break;
		} else {
			OD_REG_SET(init_table->reg_addr,
				   (init_table->reg_value & init_table->reg_mask));
		}
	}
}


static void _od_set_dram_buffer_addr(int manual_comp, int image_width, int image_height)
{
	UINT32 u4ODAddress;
	UINT32 u4ODDramSize;
	UINT32 u4Linesize;

	static int is_inited;

	/* set line size */
	u4Linesize = ((image_width * manual_comp) >> 9) + 2;	/* linesize = ( h active/4* manual CR )/128  ==>linesize = (h active * manual CR)/512 */
	u4ODDramSize = u4Linesize * (image_height / 2) * 16;

	if (!is_inited) {
		void *va;
		dma_addr_t dma_addr;

		va = dma_alloc_coherent(NULL, u4ODDramSize + OD_GUARD_PATTERN_SIZE, &dma_addr,
					GFP_KERNEL);

		u4ODAddress = (UINT32) dma_addr;

		if (va == NULL) {
			ODDBG(OD_DBG_ALWAYS, "OD: MEM NOT ENOUGH %d", u4Linesize);
			BUG();
		}

		ODDBG(OD_DBG_ALWAYS, "OD: pa %08x size %d order %d va %08x\n", (UINT32) u4ODAddress,
		      u4ODDramSize, get_order(u4ODDramSize), (UINT32) va);

		is_inited = 1;

		g_od_buf_size = u4ODDramSize;
		g_od_buf_pa = (void *)u4ODAddress;
		g_od_buf_va = (void *)va;

		/* set guard pattern */
		*((UINT32 *) ((UINT32) va + u4ODDramSize)) = OD_GUARD_PATTERN;

	} else {
		/* TODO: FIX ME, 64-bit needs to use VA */
		u4ODAddress = (UINT32) g_od_buf_pa;

		/* the buffer size must be constant */
		if (u4ODDramSize != g_od_buf_size) {
			BUG();
		}

		ODDBG(OD_DBG_ALWAYS, "OD inited: pa %08x size %d order %d va %08x\n",
		      (UINT32) u4ODAddress, u4ODDramSize, get_order(u4ODDramSize),
		      (UINT32) g_od_buf_va);
	}

	OD_REG_SET_FIELD(OD_REG06, (u4ODAddress >> 4), RG_BASE_ADR);
	OD_REG_SET_FIELD(OD_REG56, ((u4ODAddress + u4ODDramSize) >> 4), DRAM_UPBOUND);
	OD_REG_SET_FIELD(OD_REG56, 1, DRAM_PROT);
}


static void _od_set_frame_protect_init(int image_width, int image_height)
{
	OD_REG_SET_FIELD(OD_REG08, image_width, OD_H_ACTIVE);
	OD_REG_SET_FIELD(OD_REG32, image_width, OD_DE_WIDTH);

	OD_REG_SET_FIELD(OD_REG08, image_height, OD_V_ACTIVE);

	OD_REG_SET_FIELD(OD_REG53, 0x0BFB, FRAME_ERR_CON);	/* / don't care v blank */
	OD_REG_SET_FIELD(OD_REG09, 0x01E, RG_H_BLANK);	/* / h_blank  = htotal - h_active */
	OD_REG_SET_FIELD(OD_REG09, 0x0A, RG_H_OFFSET);	/* / tolerrance */

	OD_REG_SET_FIELD(OD_REG10, 0xFFF, RG_H_BLANK_MAX);
	OD_REG_SET_FIELD(OD_REG10, 0x3FFFF, RG_V_BLANK_MAX);	/* / pixel-based counter */

	OD_REG_SET_FIELD(OD_REG11, 0xB000, RG_V_BLANK);	/* / v_blank  = vtotal - v_active */
	OD_REG_SET_FIELD(OD_REG11, 2, RG_FRAME_SET);
}


static void _od_set_param(int manual_comp, int image_width, int image_height)
{
	UINT32 u4GMV_width;
	UINT32 u4Linesize;

	/* set gmv detection width */
	u4GMV_width = image_width / 6;

	OD_REG_SET_FIELD(OD_REG40, (u4GMV_width * 1) >> 4, GM_R0_CENTER);
	OD_REG_SET_FIELD(OD_REG40, (u4GMV_width * 2) >> 4, GM_R1_CENTER);
	OD_REG_SET_FIELD(OD_REG41, (u4GMV_width * 3) >> 4, GM_R2_CENTER);
	OD_REG_SET_FIELD(OD_REG41, (u4GMV_width * 4) >> 4, GM_R3_CENTER);
	OD_REG_SET_FIELD(OD_REG42, (u4GMV_width * 5) >> 4, GM_R4_CENTER);

	OD_REG_SET_FIELD(OD_REG43, 12 >> 2, GM_V_ST);
	OD_REG_SET_FIELD(OD_REG43, (image_height - 12) >> 2, GM_V_END);
	OD_REG_SET_FIELD(OD_REG42, (100 * image_height) / 1080, GM_LGMIN_DIFF);
	OD_REG_SET_FIELD(OD_REG44, (400 * image_height) / 1080, GM_LMIN_THR);
	OD_REG_SET_FIELD(OD_REG44, (200 * image_height) / 1080, GM_GMIN_THR);

	/* set compression ratio */
	OD_REG_SET_FIELD(OD_REG30, manual_comp, MANU_CPR);

	/* set line size */
	u4Linesize = ((image_width * manual_comp) >> 9) + 2;	/* linesize = ( h active/4* manual CR )/128  ==>linesize = (h active * manual CR)/512 */
	OD_REG_SET_FIELD(OD_REG47, 3, PRE_BW);	/* vIO32WriteFldAlign(OD_REG47, 3, PRE_BW); */

	OD_REG_SET_FIELD(OD_REG34, 0xF, ODT_SB_TH0);
	OD_REG_SET_FIELD(OD_REG34, 0x10, ODT_SB_TH1);
	OD_REG_SET_FIELD(OD_REG34, 0x11, ODT_SB_TH2);
	OD_REG_SET_FIELD(OD_REG34, 0x12, ODT_SB_TH3);

	OD_REG_SET_FIELD(OD_REG47, 0x13, ODT_SB_TH4);
	OD_REG_SET_FIELD(OD_REG47, 0x14, ODT_SB_TH5);
	OD_REG_SET_FIELD(OD_REG47, 0x15, ODT_SB_TH6);
	OD_REG_SET_FIELD(OD_REG47, 0x16, ODT_SB_TH7);

	OD_REG_SET_FIELD(OD_REG38, u4Linesize, LINE_SIZE);

	/* use 64 burst length */
	OD_REG_SET_FIELD(OD_REG38, 3, WR_BURST_LEN);
	OD_REG_SET_FIELD(OD_REG38, 3, RD_BURST_LEN);

	/* set auto 8bit parameters */
	if (image_width > 1900) {
		OD_REG_SET_FIELD(OD_REG35, (140000 << 0), DET8B_DC_NUM);
		OD_REG_SET_FIELD(OD_REG36, (40000 << 18), DET8B_BTC_NUM);
		OD_REG_SET_FIELD(OD_REG37, (1900000 >> 4), DET8B_BIT_MGN);
	} else {
		OD_REG_SET_FIELD(OD_REG35, 70000, DET8B_DC_NUM);
		OD_REG_SET_FIELD(OD_REG36, 20000, DET8B_BTC_NUM);
		OD_REG_SET_FIELD(OD_REG37, (950000 >> 4), DET8B_BIT_MGN);
	}

	/* set auto Y5 mode thr */
	OD_REG_SET_FIELD(OD_REG46, 0x4E00, AUTO_Y5_NUM);
	OD_REG_SET_FIELD(OD_REG53, 0x4E00, AUTO_Y5_NUM_1);

	/* set OD threshold */
	OD_REG_SET_FIELD(OD_REG01, 10, MOTION_THR);
	OD_REG_SET_FIELD(OD_REG48, 8, ODT_INDIFF_TH);
	OD_REG_SET_FIELD(OD_REG02, 1, FBT_BYPASS);

	/* set dump param */
	OD_REG_SET_FIELD(OD_REG51, 0, DUMP_STLINE);
	OD_REG_SET_FIELD(OD_REG51, (image_height - 1), DUMP_ENDLINE);

	/* set compression param */
	OD_REG_SET_FIELD(OD_REG77, 0xfc, RC_U_RATIO);
	OD_REG_SET_FIELD(OD_REG78, 0xfc, RC_U_RATIO_FIRST2);
	OD_REG_SET_FIELD(OD_REG77, 0x68, RC_L_RATIO);

	OD_REG_SET_FIELD(OD_REG78, 0x68, RC_L_RATIO_FIRST2);
	OD_REG_SET_FIELD(OD_REG76, 0x3, CHG_Q_FREQ);

	OD_REG_SET_FIELD(OD_REG76, 0x2, CURR_Q_UV);
	OD_REG_SET_FIELD(OD_REG76, 0x2, CURR_Q_BYPASS);
	OD_REG_SET_FIELD(OD_REG77, 0x8, IP_SAD_TH);
}


static void _od_write_table(UINT8 TableSel, UINT8 ColorSel, UINT8 *pTable, int table_inverse)
{
	UINT32 i, u4TblSize;
	UINT32 u1ODBypass = OD_REG_GET(OD_REG02) & (1 << 9) ? 1 : 0;
	UINT32 u1FBBypass = OD_REG_GET(OD_REG02) & (1 << 10) ? 1 : 0;
	UINT32 u1PCIDBypass = OD_REG_GET(OD_REG02) & (1 << 21) ? 1 : 0;

	if (ColorSel > 3) {
		return;
	}
	/* disable OD_START */
	OD_REG_SET(OD_REG12, 0);

	OD_REG_SET_FIELD(OD_REG02, 1, ODT_BYPASS);
	OD_REG_SET_FIELD(OD_REG02, 1, FBT_BYPASS);

	OD_REG_SET_FIELD(OD_REG45, 0, OD_PCID_EN);
	OD_REG_SET_FIELD(OD_REG45, 1, OD_PCID_BYPASS);
	OD_REG_SET_FIELD(OD_REG04, 1, TABLE_ONLY_W_ADR_INC);
	OD_REG_SET_FIELD(OD_REG04, 0, ADDR_YX);
	OD_REG_SET_FIELD(OD_REG04, 0x3, TABLE_RW_SEL_OD_BGR);

	if (ColorSel == 3) {
		OD_REG_SET_FIELD(OD_REG04, 7, TABLE_RW_SEL_OD_BGR);
	} else {
		OD_REG_SET_FIELD(OD_REG04, (1 << ColorSel), TABLE_RW_SEL_OD_BGR);
	}

	switch (TableSel) {
	case OD_TABLE_33:
		u4TblSize = OD_TBL_M_SIZE;
		OD_REG_SET_FIELD(OD_REG32, 0, OD_IDX_41);
		OD_REG_SET_FIELD(OD_REG32, 0, OD_IDX_17);
		break;

	case OD_TABLE_17:
		u4TblSize = OD_TBL_S_SIZE;
		OD_REG_SET_FIELD(OD_REG32, 0, OD_IDX_41);
		OD_REG_SET_FIELD(OD_REG32, 1, OD_IDX_17);
		break;

	default:
		return;
	}

#if 0
	reg_value = OD_REG_GET(OD_REG04);
	dbg_print("\nreg_value = %x", reg_value);

	OD_REG_SET(OD_REG05, (0x55 << 0));
	OD_REG_SET(OD_REG05, (0xAA << 0));
	reg_value = OD_REG_GET(OD_REG04);
	dbg_print("\nreg_value = %x", reg_value);

	OD_REG_SET(OD_REG04, (OD_REG_GET(OD_REG04) & 0xFF7FFFFF) | (0 << 23));
	OD_REG_SET(OD_REG04, (OD_REG_GET(OD_REG04) & 0xFFFFFFF0) | (0 << 0));
	OD_REG_SET(OD_REG04, (OD_REG_GET(OD_REG04) & 0xFFFFFF0F) | (0 << 8));
	reg_value = OD_REG_GET(OD_REG05);
	dbg_print("\nreg_value = %x", reg_value);
	reg_value = OD_REG_GET(OD_REG05);
	dbg_print("\nreg_value = %x", reg_value);
#endif

	for (i = 0; i < u4TblSize; i++) {
		if (table_inverse) {
			UINT8 value = ABS(255 - *(pTable + i));
			OD_REG_SET(OD_REG05, value);
		} else {
			OD_REG_SET(OD_REG05, *(pTable + i));
		}
	}

	OD_REG_SET(OD_REG04, 0);
	OD_REG_SET_FIELD(OD_REG02, u1ODBypass, ODT_BYPASS);
	OD_REG_SET_FIELD(OD_REG02, u1FBBypass, FBT_BYPASS);
	OD_REG_SET_FIELD(OD_REG45, (!u1PCIDBypass), OD_PCID_EN);
	OD_REG_SET_FIELD(OD_REG45, (u1PCIDBypass), OD_PCID_BYPASS);
}


static UINT8 _od_read_table(UINT8 TableSel, UINT8 ColorSel, UINT8 *pTable, int table_inverse)
{
	UINT32 i, u4TblVal, u4TblSize, u4ErrCnt = 0;
	UINT32 mask;
	UINT32 u1ODBypass = OD_REG_GET(OD_REG02) & (1 << 9) ? 1 : 0;
	UINT32 u1FBBypass = OD_REG_GET(OD_REG02) & (1 << 10) ? 1 : 0;
	UINT32 u1PCIDBypass = OD_REG_GET(OD_REG02) & (1 << 21) ? 1 : 0;

	if (ColorSel > 2) {
		return 1;
	}

	OD_REG_SET_FIELD(OD_REG02, u1ODBypass, ODT_BYPASS);
	OD_REG_SET_FIELD(OD_REG02, u1FBBypass, FBT_BYPASS);

	OD_REG_SET_FIELD(OD_REG04, 0, TABLE_ONLY_W_ADR_INC);
	OD_REG_SET_FIELD(OD_REG04, 0, ADDR_YX);

	mask = ~(0x7 << 19);
	OD_REG_SET_FIELD(OD_REG04, 7, TABLE_RW_SEL_OD_BGR);

	switch (TableSel) {
	case OD_TABLE_33:
		u4TblSize = OD_TBL_M_SIZE;
		OD_REG_SET_FIELD(OD_REG32, 0, OD_IDX_41);
		OD_REG_SET_FIELD(OD_REG32, 0, OD_IDX_17);
		break;

	case OD_TABLE_17:
		u4TblSize = OD_TBL_S_SIZE;
		OD_REG_SET_FIELD(OD_REG32, 0, OD_IDX_41);
		OD_REG_SET_FIELD(OD_REG32, 1, OD_IDX_17);
		break;

	default:
		return 0;
	}

	for (i = 0; i < u4TblSize; i++) {
		u4TblVal = OD_REG_GET(OD_REG05);

		if (table_inverse) {
			UINT8 value = ABS(255 - *(pTable + i));
			if (value != u4TblVal) {
				/* dbg_print("\nTable[%d]  %x  <=>  %x ", i, *(pTable+i), u4TblVal); */
				u4ErrCnt++;
			}
		} else {
			/* printk("OD %d TBL %d %d %d\n", ColorSel, i, *(pTable+i), u4TblVal); */

			if (*(pTable + i) != u4TblVal) {
				ODDBG(OD_DBG_ALWAYS, "OD %d TBL %d %d != %d\n", ColorSel, i,
				      *(pTable + i), u4TblVal);
				/* dbg_print("\nTable[%d]  %x  <=>  %x ", i, *(pTable+i), u4TblVal); */
				u4ErrCnt++;
			}
		}
	}

	OD_REG_SET(OD_REG04, 0);
	OD_REG_SET_FIELD(OD_REG02, u1ODBypass, ODT_BYPASS);
	OD_REG_SET_FIELD(OD_REG02, u1FBBypass, FBT_BYPASS);
	OD_REG_SET_FIELD(OD_REG45, !u1PCIDBypass, OD_PCID_EN);
	OD_REG_SET_FIELD(OD_REG45, u1PCIDBypass, OD_PCID_BYPASS);

	return u4ErrCnt;
}


static void _od_set_table(int tableSelect, UINT8 *od_table, int table_inverse)
{
	/* / Write OD table */
	if (OD_TABLE_17 == tableSelect) {
		_od_write_table(OD_TABLE_17, OD_ALL, od_table, table_inverse);

		/* / Check OD table */
		/* / #ifndef DEF_CMDQ */
		/* / _od_read_table(OD_TABLE_17, OD_RED, OD_Table_17x17, table_inverse); */
		/* / _od_read_table(OD_TABLE_17, OD_GREEN, OD_Table_17x17, table_inverse); */
		/* / _od_read_table(OD_TABLE_17, OD_BLUE, OD_Table_17x17, table_inverse); */
		/* / #endif */

		OD_REG_SET(OD_REG02, (1 << 10));
		OD_REG_SET_FIELD(OD_REG45, 1, OD_PCID_BYPASS);
		OD_REG_SET_FIELD(OD_REG45, 0, OD_PCID_EN);
		OD_REG_SET(OD_REG12, 1 << 0);
	} else if (OD_TABLE_33 == tableSelect) {
		_od_write_table(OD_TABLE_33, OD_ALL, od_table, table_inverse);

		/* / #ifndef DEF_CMDQ */
		/* / /// Check OD table */
		/* / _od_read_table(OD_TABLE_33, OD_RED, OD_Table_33x33, table_inverse); */
		/* / _od_read_table(OD_TABLE_33, OD_GREEN, OD_Table_33x33, table_inverse); */
		/* / _od_read_table(OD_TABLE_33, OD_BLUE, OD_Table_33x33, table_inverse); */
		/* / #endif */

		OD_REG_SET(OD_REG02, (1 << 10));
		OD_REG_SET_FIELD(OD_REG45, 1, OD_PCID_BYPASS);
		OD_REG_SET_FIELD(OD_REG45, 0, OD_PCID_EN);
		OD_REG_SET(OD_REG12, 1 << 0);
	} else {
		ODDBG(OD_DBG_ALWAYS, "Error OD table\n");
		BUG();
	}
}

static void od_dbg_dump(void)
{
	ODDBG(OD_DBG_ALWAYS, "OD EN %d INPUT %d %d\n", OD_REG_GET(DISP_OD_EN),
	      OD_REG_GET(DISP_OD_INPUT_COUNT) >> 16, OD_REG_GET(DISP_OD_INPUT_COUNT) & 0xFFFF);
	ODDBG(OD_DBG_ALWAYS, "STA 0x%08x\n", OD_REG_GET(OD_STA00));
	ODDBG(OD_DBG_ALWAYS, "REG49 0x%08x\n", OD_REG_GET(OD_REG49));
}

static void od_test_stress_table(void)
{
	int i;

	ODDBG(OD_DBG_ALWAYS, "OD TEST -- STRESS TABLE START\n");

	OD_REG_SET(DISP_OD_MISC, 1);	/* / [1]:can access OD table; [0]:can't access OD table */

	/* read/write table for 100 times, 17x17 and 33x33 50 times each */
	for (i = 0; i < 50; i++) {
		/* test 17 table */
		_od_set_table(OD_TABLE_17, OD_Table_17x17, 0);
		_od_read_table(OD_TABLE_17, 0, OD_Table_17x17, 0);
		_od_read_table(OD_TABLE_17, 1, OD_Table_17x17, 0);
		_od_read_table(OD_TABLE_17, 2, OD_Table_17x17, 0);

		/* test 33 table */
		_od_set_table(OD_TABLE_33, OD_Table_33x33, 0);	/* / default use 17x17 table */
		_od_read_table(OD_TABLE_33, 0, OD_Table_33x33, 0);
		_od_read_table(OD_TABLE_33, 1, OD_Table_33x33, 0);
		_od_read_table(OD_TABLE_33, 2, OD_Table_33x33, 0);
	}

	OD_REG_SET(DISP_OD_MISC, 0);	/* / [1]:can access OD table; [0]:can't access OD table */

	ODDBG(OD_DBG_ALWAYS, "OD TEST -- STRESS TABLE END\n");
}

static void od_sanity_check(void)
{
	UINT32 gp;

	gp = *((UINT32 *) ((UINT32) g_od_buf_va + g_od_buf_size));

	ODDBG(OD_DBG_ALWAYS, "GP %x\n", gp);
	/* set guard pattern */
	if (gp != OD_GUARD_PATTERN) {
		ODDBG(OD_DBG_ALWAYS, "GUARD PATTERN NOT MATCHED\n");
		BUG();
	}
}

static int od_run_test_case(int index)
{
	switch (index) {
	case 0:
		od_test_stress_table();
		break;

	case 1:
		od_sanity_check();
		break;

	case 2:
#if 0
		msleep(30);

		/* SLOW */
		WDMASlowMode(DISP_MODULE_WDMA0, 1, 4, 0xff, 0x7, NULL);	/* time period between two write request is 0xff */

		ODDBG(OD_DBG_ALWAYS, "OD SLOW\n");

		msleep(2000);

		ODDBG(OD_DBG_ALWAYS, "OD OK\n");
		WDMASlowMode(DISP_MODULE_WDMA0, 0, 0, 0, 0x7, NULL);
#endif
		break;

	case 1688:
	case 1689:
	case 1690:
		od_debug_level = index - 1688 + 1;	/* 0 for common already */
		break;

	default:
		break;
	}

	return 0;
}

void disp_config_od(unsigned int width, unsigned int height, void *cmdq, unsigned int od_table_size,
		    void *od_table)
{
	int manual_cpr = OD_MANUAL_CPR;

	int od_table_select = 0;

#if 0
	static int is_inited;

	if (is_inited) {
		return;
	} else {
		is_inited = 1;
	}
#endif

	ODDBG(OD_DBG_ALWAYS, "OD conf start %x %x %x\n", (unsigned int)cmdq, od_table_size,
	      (unsigned int)od_table);

	switch (od_table_size) {
	case 17 * 17:
		od_table_select = OD_TABLE_17;
		break;

	case 33 * 33:
		od_table_select = OD_TABLE_33;
		break;

		/* default linear table */
	default:
		od_table_select = OD_TABLE_17;
		od_table = OD_Table_dummy_17x17;
		break;
	}

	if (od_table == NULL) {
		ODDBG(OD_DBG_ALWAYS, "LCM NULL OD table\n");
		BUG();
	}

	OD_REG_BEGIN(cmdq);

	OD_REG_SET(DISP_OD_EN, 1);

	OD_REG_SET(DISP_OD_SIZE, (width << 16) | height);
	OD_REG_SET(DISP_OD_HSYNC_WIDTH, OD_HSYNC_WIDTH);
	OD_REG_SET(DISP_OD_VSYNC_WIDTH, (OD_HSYNC_WIDTH << 16) | (width * 3 / 2));

	/* / OD register init */
	_od_reg_init(OD_INIT_TABLE);
	_od_set_dram_buffer_addr(manual_cpr, width, height);

	_od_set_frame_protect_init(width, height);

	/* / OD on/off align to vsync */
	OD_REG_SET(OD_REG53, OD_REG_GET(OD_REG53) | (1 << 30));

	/* _od_set_param(38, width, height); */
	_od_set_param(manual_cpr, width, height);

	OD_REG_SET(OD_REG53, 0x6BFB7E00);

	OD_REG_SET(DISP_OD_MISC, 1);	/* / [1]:can access OD table; [0]:can't access OD table */

	/* _od_set_table(OD_TABLE_17, 0); /// default use 17x17 table */
	_od_set_table(od_table_select, od_table, 0);

	OD_REG_SET(DISP_OD_MISC, 0);	/* / [1]:can access OD table; [0]:can't access OD table */

	/* / modified ALBUF2_DLY OD_REG01 */

	/* OD_REG_SET_FIELD(OD_REG01, (0xD), ALBUF2_DLY); // 1080w */
	OD_REG_SET_FIELD(OD_REG01, (0xE), ALBUF2_DLY);	/* 720w */

	/* / enable INK */
	/* OD_REG_SET_FIELD(OD_REG03, 1, ODT_INK_EN); */

	/* disable hold for debug */
	/* OD_REG_SET_FIELD(OD_REG71, 0, RG_WDRAM_HOLD_EN); */
	/* OD_REG_SET_FIELD(OD_REG72, 0, RG_RDRAM_HOLD_EN); */

	/* enable debug OSD for status reg */
	/* OD_REG_SET_FIELD(OD_REG46, 1, OD_OSD_SEL); */

	/* lower hold threshold */
	/* OD_REG_SET_FIELD(OD_REG73, 0, RG_WDRAM_HOLD_THR); */
	/* OD_REG_SET_FIELD(OD_REG73, 0, RG_RDRAM_HOLD_THR); */

	/* restore demo mode for suspend / resume */
	if (g_od_is_demo_mode)
		OD_REG_SET_FIELD(OD_REG02, 1, DEMO_MODE);

	OD_REG_SET_FIELD(OD_REG00, 0, BYPASS_ALL);

	/* GO OD. relay = 0, od_core_en = 1, DITHER_EN = 1 */
	OD_REG_SET(DISP_OD_CFG, 6);


	/* clear crc error first */
	OD_REG_SET_FIELD(OD_REG38, 1, DRAM_CRC_CLR);


	OD_REG_END(cmdq);

	if (od_debug_level >= OD_DBG_DEBUG)
		od_dbg_dump();

	ODDBG(OD_DBG_ALWAYS, "OD inited W %d H %d\n", width, height);
}


int disp_od_ioctl(DISP_MODULE_ENUM module, int msg, unsigned long arg, void *cmdq)
{
	DISP_OD_CMD cmd;

	if (copy_from_user((void *)&cmd, (void *)arg, sizeof(DISP_OD_CMD)))
		return -EFAULT;

	OD_REG_BEGIN(cmdq);

	ODDBG(OD_DBG_ALWAYS, "OD ioctl cmdq %x\n", (unsigned)cmdq);

	switch (cmd.type) {
		/* read reg */
	case OD_CTL_READ_REG:
		if (cmd.param0 < 0x1000) {	/* deny OOB access */
			cmd.ret = OD_REG_GET(cmd.param0 + OD_BASE);
		} else {
			cmd.ret = 0;
		}
		break;

		/* write reg */
	case OD_CTL_WRITE_REG:
		if (cmd.param0 < 0x1000) {	/* deny OOB access */
			OD_REG_SET(cmd.param0 + OD_BASE, cmd.param1);
			cmd.ret = OD_REG_GET(cmd.param0 + OD_BASE);
		} else {
			cmd.ret = 0;
		}
		break;

		/* enable split screen OD demo mode for miravision */
	case OD_CTL_ENABLE_DEMO_MODE:
		{
			switch (cmd.param0) {
				/* demo mode */
			case 0:
			case 1:
				{
					int enable = cmd.param0 ? 1 : 0;
					OD_REG_SET_FIELD(OD_REG02, enable, DEMO_MODE);


					ODDBG(OD_DBG_ALWAYS, "OD demo %d\n", enable);
					/* save demo mode flag for suspend/resume */
					g_od_is_demo_mode = enable;
				}
				break;

				/* enable ink */
			case 2:	/* off */
			case 3:	/* on */
				OD_REG_SET_FIELD(OD_REG03, cmd.param0 - 2, ODT_INK_EN);
				break;

				/* eanble debug OSD */
			case 4:	/* off */
			case 5:	/* on */
				OD_REG_SET_FIELD(OD_REG46, cmd.param0 - 4, OD_OSD_SEL);
				break;


			default:
				break;
			}

		}
		break;

		/* run test case */
	case OD_CTL_RUN_TEST:
		{
			cmd.ret = od_run_test_case((int)cmd.param0);
		}
		break;

		/* write od table */
	case OD_CTL_WRITE_TABLE:
		{
			unsigned char od_table[33 * 33] = { 0 };
			int od_table_select;

			if (cmd.param0 == 17 * 17) {
				od_table_select = OD_TABLE_17;
			} else if (cmd.param0 == 33 * 33) {
				od_table_select = OD_TABLE_33;
			} else {	/* deny OOB attack */
				break;
			}

			if (copy_from_user((void *)od_table, (void *)cmd.param1, cmd.param0))
				break;

			ODDBG(OD_DBG_ALWAYS, "OD wtbl %d: %d %d %d\n", cmd.param0, od_table[0],
			      od_table[1], od_table[2]);

			OD_REG_SET(DISP_OD_MISC, 1);
			_od_set_table(od_table_select, od_table, 0);
			OD_REG_SET(DISP_OD_MISC, 0);
		}
		break;

	default:
		break;
	}

	OD_REG_END(cmdq);

	if (copy_to_user((void *)arg, (void *)&cmd, sizeof(DISP_OD_CMD)))
		return -EFAULT;

	return 0;
}

/* for SODI to check OD is enabled or not, this will be called when screen is on and disp clock is enabled */
int disp_od_is_enabled(void)
{
	/* TODO: add debug log? */
	return (OD_REG_GET(DISP_OD_CFG) & (1 << 1)) ? 1 : 0;
}

static void ddp_bypass_od(unsigned int width, unsigned int height, void *handle)
{
	DDPMSG("ddp_bypass_od\n");
	DISP_REG_SET(handle, DISP_REG_OD_SIZE, (width << 16) | height);
	DISP_REG_SET(handle, DISP_REG_OD_CFG, 0x1);
	DISP_REG_SET(handle, DISP_REG_OD_EN, 0x1);
}

static int od_config_od(DISP_MODULE_ENUM module, disp_ddp_path_config *pConfig, void *cmdq)
{
	if (!pConfig->dst_dirty)
		return 0;

	/* dither0 is in the OD module, and it uses OD clk, such that the OD clock must be on when screen is on. */
	disp_dither_init(DISP_DITHER0, pConfig->lcm_bpp, cmdq);

#ifdef MTK_OD_SUPPORT
	{
		LCM_PARAMS *lcm_param = &(pConfig->dispif_config);

		if ((lcm_param->type == LCM_TYPE_DSI) && (lcm_param->dsi.mode == CMD_MODE)) {
			DDPMSG("bypass od for DSI CMD Mode\n");
			ddp_bypass_od(pConfig->dst_w, pConfig->dst_h, cmdq);
		} else {
			DDPMSG("enable od for Video Mode\n");
			disp_config_od(pConfig->dst_w, pConfig->dst_h, cmdq,
				       pConfig->dispif_config.od_table_size,
				       pConfig->dispif_config.od_table);
		}
	}
#else
	ddp_bypass_od(pConfig->dst_w, pConfig->dst_h, cmdq);
#endif

	return 0;
}

static int od_clock_on(DISP_MODULE_ENUM module, void *handle)
{
	enable_clock(MT_CG_DISP0_DISP_OD, "DDP");
	DDPMSG("od_clock on CG 0x%x\n", DISP_REG_GET(DISP_REG_CONFIG_MMSYS_CG_CON0));
	return 0;
}

static int od_clock_off(DISP_MODULE_ENUM module, void *handle)
{
	disable_clock(MT_CG_DISP0_DISP_OD, "DDP");
	DDPMSG("od_clock off CG 0x%x\n", DISP_REG_GET(DISP_REG_CONFIG_MMSYS_CG_CON0));
	return 0;
}

/* OD driver module */
DDP_MODULE_DRIVER ddp_driver_od = {
	.init = od_clock_on,
	.deinit = od_clock_off,
	.config = od_config_od,
	.start = NULL,
	.trigger = NULL,
	.stop = NULL,
	.reset = NULL,
	.power_on = od_clock_on,
	.power_off = od_clock_off,
	.is_idle = NULL,
	.is_busy = NULL,
	.dump_info = NULL,
	.bypass = NULL,
	.build_cmdq = NULL,
	.set_lcm_utils = NULL,
	.cmd = disp_od_ioctl
};
