.
|-- Bitfiles/                               - Output folder for bit files
|   |-- rsa_soc.bit                         - Bitfiles for the fpga
|   |-- rsa_soc.hwh
|   `-- rsa_soc.tcl                         - Tcl script for using the fpga in jupyter
|
|-- Exponentiation/                         - Exponentiation project folder
|   |-- source/
|   |   |-- counter.vhd                     - Counter rtl source
|   |   |-- exponentiation_datapath.vhd     - Exponentiation datapath
|   |   |-- exponentiation_control.vhd      - Exponentiation control logic
|   |   |-- exponentiation.vhd              - Exponentiation top module
|   |   |-- multi_mod_datapath.vhd          - Modular multiplication datapath
|   |   |-- multi_mod_control.vhd           - Modular multiplication control logic
|   |   |-- multi_mod.vhd                   - Modular multiplication top module
|   |   `-- subtractor_256b.vhd             - Special subtractor
|   `-- testbench/
|       |-- counter_tb.vhd                  - Counter test bench
|       |-- exponentiation_64b_tb.vhd       - 64-bit exponentiation test bench
|       |-- exponentiation_256b_tb.vhd      - 256-bit exponentiation test bench
|       |-- multi_mod_64b_tb.vhd            - 64-bit modular multiplication test bench
|       |-- multi_mod_256_tb.vhd            - 256-bit modular multiplication test bench
|       `-- subtractor_256b_tb.vhd          - 256-bit special subtractor test bench
|
|-- Master_Constraints/                     - Master constraints, provided by PYNQ
|   `-- PYNQ-Z1_C.xdc                       - PYNQ Master constraints
|
|-- Reports/                                - Output for the reports generated by Vivado on implementation
|   |-- placed_design_timing_summary.txt    - Timing summary report
|   |-- placed_design_utilization.txt       - Utilization summary report
|   `-- rsa_accelerator_utilization.txt     - General utilization report
|
|-- RSA_Accelerator/                        - Project folder for RSA Accelerator project
|   |-- source/
|   |   |-- rsa_accelerator.vhd             - RSA Accelerator top module
|   |   |-- rsa_core.vhd                    - RSA core top module
|   |   |-- rsa_msgin.vhd                   - RSA Message in top module
|   |   |-- rsa_msgout.vhd                  - RSA Message out top module
|   |   `-- rsa_msgio.vhd                   - RSA Message I/O top module
|   `-- testbench/
|       |-- rsa_tests/                      - Folder containing the tests
|       `-- rsa_accelerator_tb              - Complex test bench for testing the entire RSA Accelerator
|
`-- RSA_soc/                                - Top project to synthesize to PYNQ
    |-- boards/                             - Folder containing board info for synthesizing
    `-- source/
        `-- rsa_soc.vhd                     - RSA System on Chip top module