/* Generated by Yosys 0.6 (git sha1 UNKNOWN, clang 3.4-1ubuntu3 -fPIC -Os) */

module bits(a, b);
  input a;
  output b;
  INVX1 _0_ (
    .A(a),
    .Y(b)
  );
endmodule
