#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ffa85d064e0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7ffa85d06650 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7ffa85d24080_0 .var "Clk", 0 0;
v0x7ffa85d24220_0 .var "Reset", 0 0;
v0x7ffa85d242b0_0 .var "Start", 0 0;
v0x7ffa85d24340_0 .var/i "counter", 31 0;
v0x7ffa85d243d0_0 .var/i "flush", 31 0;
v0x7ffa85d244a0_0 .var/i "i", 31 0;
v0x7ffa85d24540_0 .var/i "outfile", 31 0;
v0x7ffa85d245f0_0 .var/i "stall", 31 0;
S_0x7ffa85d06750 .scope module, "CPU" "CPU" 2 14, 3 3 0, S_0x7ffa85d064e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x7ffa85d23c20_0 .net *"_ivl_12", 6 0, L_0x7ffa85d26060;  1 drivers
v0x7ffa85d23cb0_0 .net *"_ivl_13", 2 0, L_0x7ffa85d27d30;  1 drivers
v0x7ffa85d23d40_0 .net *"_ivl_4", 30 0, L_0x7ffa85d24a80;  1 drivers
L_0x7ffa87073050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffa85d23dd0_0 .net *"_ivl_6", 0 0, L_0x7ffa87073050;  1 drivers
v0x7ffa85d23e60_0 .net "clk_i", 0 0, v0x7ffa85d24080_0;  1 drivers
v0x7ffa85d23f30_0 .net "rst_i", 0 0, v0x7ffa85d24220_0;  1 drivers
v0x7ffa85d23fc0_0 .net "start_i", 0 0, v0x7ffa85d242b0_0;  1 drivers
L_0x7ffa85d24b20 .concat [ 1 31 0 0], L_0x7ffa87073050, L_0x7ffa85d24a80;
L_0x7ffa85d27dd0 .concat [ 3 7 0 0], L_0x7ffa85d27d30, L_0x7ffa85d26060;
S_0x7ffa85d06910 .scope module, "ALU" "ALU" 3 118, 4 3 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7ffa85d06b80_0 .net "ALUCtrl_i", 2 0, v0x7ffa85d17130_0;  1 drivers
v0x7ffa85d16c40_0 .net/s "data1_i", 31 0, v0x7ffa85d208d0_0;  1 drivers
v0x7ffa85d16cf0_0 .net/s "data2_i", 31 0, v0x7ffa85d20f70_0;  1 drivers
v0x7ffa85d16db0_0 .var/s "data_o", 31 0;
E_0x7ffa85d06b30 .event edge, v0x7ffa85d06b80_0, v0x7ffa85d16c40_0, v0x7ffa85d16cf0_0;
S_0x7ffa85d16ec0 .scope module, "ALU_Control" "ALU_Control" 3 126, 5 3 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7ffa85d17130_0 .var "ALUCtrl_o", 2 0;
v0x7ffa85d17200_0 .net "ALUOp_i", 1 0, v0x7ffa85d1bb10_0;  1 drivers
v0x7ffa85d172a0_0 .net *"_ivl_1", 2 0, L_0x7ffa85d26ef0;  1 drivers
v0x7ffa85d17360_0 .net "funct3", 0 0, L_0x7ffa85d27510;  1 drivers
v0x7ffa85d17400_0 .net "funct_i", 9 0, v0x7ffa85d1cb20_0;  1 drivers
E_0x7ffa85d170e0 .event edge, v0x7ffa85d17200_0, v0x7ffa85d17360_0, v0x7ffa85d17400_0;
L_0x7ffa85d26ef0 .part v0x7ffa85d1cb20_0, 0, 3;
L_0x7ffa85d27510 .part L_0x7ffa85d26ef0, 0, 1;
S_0x7ffa85d17520 .scope module, "Add_PC" "Adder" 3 29, 6 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7ffa85d17750_0 .net/s "data1_i", 31 0, v0x7ffa85d22820_0;  1 drivers
L_0x7ffa87073008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffa85d17800_0 .net/s "data2_i", 31 0, L_0x7ffa87073008;  1 drivers
v0x7ffa85d178b0_0 .net/s "data_o", 31 0, L_0x7ffa85d24780;  1 drivers
L_0x7ffa85d24780 .arith/sum 32, v0x7ffa85d22820_0, L_0x7ffa87073008;
S_0x7ffa85d179c0 .scope module, "Add_PC_Branch" "Adder" 3 36, 6 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7ffa85d17bd0_0 .net/s "data1_i", 31 0, L_0x7ffa85d24b20;  1 drivers
v0x7ffa85d17c90_0 .net/s "data2_i", 31 0, v0x7ffa85d1b6f0_0;  1 drivers
v0x7ffa85d17d40_0 .net/s "data_o", 31 0, L_0x7ffa85d24940;  1 drivers
L_0x7ffa85d24940 .arith/sum 32, L_0x7ffa85d24b20, v0x7ffa85d1b6f0_0;
S_0x7ffa85d17e50 .scope module, "Control" "Control" 3 16, 7 3 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 2 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegWrite_o";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7ffa85d181b0_0 .var "ALUOp_o", 1 0;
v0x7ffa85d18270_0 .var "ALUSrc_o", 0 0;
v0x7ffa85d18310_0 .var "Branch_o", 0 0;
v0x7ffa85d183a0_0 .var "MemRead_o", 0 0;
v0x7ffa85d18440_0 .var "MemWrite_o", 0 0;
v0x7ffa85d18520_0 .var "MemtoReg_o", 0 0;
v0x7ffa85d185c0_0 .net "NoOp_i", 0 0, v0x7ffa85d1b050_0;  1 drivers
v0x7ffa85d18660_0 .net "Op_i", 6 0, L_0x7ffa85d246a0;  1 drivers
v0x7ffa85d18710_0 .var "RegWrite_o", 0 0;
E_0x7ffa85d18180 .event edge, v0x7ffa85d185c0_0, v0x7ffa85d18660_0;
S_0x7ffa85d188f0 .scope module, "Data_Memory" "Data_Memory" 3 133, 8 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7ffa85d18b30_0 .net "MemRead_i", 0 0, v0x7ffa85d19b80_0;  1 drivers
v0x7ffa85d18be0_0 .net "MemWrite_i", 0 0, v0x7ffa85d19ca0_0;  1 drivers
v0x7ffa85d18c80_0 .net *"_ivl_0", 31 0, L_0x7ffa85d275b0;  1 drivers
v0x7ffa85d18d40_0 .net *"_ivl_2", 31 0, L_0x7ffa85d27770;  1 drivers
v0x7ffa85d18df0_0 .net *"_ivl_4", 29 0, L_0x7ffa85d27650;  1 drivers
L_0x7ffa87073248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffa85d18ee0_0 .net *"_ivl_6", 1 0, L_0x7ffa87073248;  1 drivers
L_0x7ffa87073290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffa85d18f90_0 .net/2u *"_ivl_8", 31 0, L_0x7ffa87073290;  1 drivers
v0x7ffa85d19040_0 .net "addr_i", 31 0, v0x7ffa85d198c0_0;  1 drivers
v0x7ffa85d190f0_0 .net "clk_i", 0 0, v0x7ffa85d24080_0;  alias, 1 drivers
v0x7ffa85d19200_0 .net "data_i", 31 0, v0x7ffa85d19a00_0;  1 drivers
v0x7ffa85d192a0_0 .net "data_o", 31 0, L_0x7ffa85d27850;  1 drivers
v0x7ffa85d19350 .array "memory", 1023 0, 31 0;
E_0x7ffa85d18af0 .event posedge, v0x7ffa85d190f0_0;
L_0x7ffa85d275b0 .array/port v0x7ffa85d19350, L_0x7ffa85d27770;
L_0x7ffa85d27650 .part v0x7ffa85d198c0_0, 2, 30;
L_0x7ffa85d27770 .concat [ 30 2 0 0], L_0x7ffa85d27650, L_0x7ffa87073248;
L_0x7ffa85d27850 .functor MUXZ 32, L_0x7ffa87073290, L_0x7ffa85d275b0, v0x7ffa85d19b80_0, C4<>;
S_0x7ffa85d19480 .scope module, "EXMEM" "EXMEM" 3 210, 9 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /INPUT 32 "ALUResult_i";
    .port_info 6 /INPUT 32 "MUX_B_i";
    .port_info 7 /INPUT 5 "RDaddr_i";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 1 "MemRead_o";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
    .port_info 12 /OUTPUT 32 "ALUResult_o";
    .port_info 13 /OUTPUT 32 "MUX_B_o";
    .port_info 14 /OUTPUT 5 "RDaddr_o";
v0x7ffa85d19830_0 .net/s "ALUResult_i", 31 0, v0x7ffa85d16db0_0;  1 drivers
v0x7ffa85d198c0_0 .var/s "ALUResult_o", 31 0;
v0x7ffa85d19950_0 .net/s "MUX_B_i", 31 0, v0x7ffa85d21620_0;  1 drivers
v0x7ffa85d19a00_0 .var/s "MUX_B_o", 31 0;
v0x7ffa85d19ab0_0 .net "MemRead_i", 0 0, v0x7ffa85d1bdb0_0;  1 drivers
v0x7ffa85d19b80_0 .var "MemRead_o", 0 0;
v0x7ffa85d19c10_0 .net "MemWrite_i", 0 0, v0x7ffa85d1bf10_0;  1 drivers
v0x7ffa85d19ca0_0 .var "MemWrite_o", 0 0;
v0x7ffa85d19d50_0 .net "MemtoReg_i", 0 0, v0x7ffa85d1c0f0_0;  1 drivers
v0x7ffa85d19e60_0 .var "MemtoReg_o", 0 0;
v0x7ffa85d19f00_0 .net "RDaddr_i", 4 0, v0x7ffa85d1c210_0;  1 drivers
v0x7ffa85d19fb0_0 .var "RDaddr_o", 4 0;
v0x7ffa85d1a060_0 .net "RegWrite_i", 0 0, v0x7ffa85d1c6f0_0;  1 drivers
v0x7ffa85d1a100_0 .var "RegWrite_o", 0 0;
v0x7ffa85d1a1a0_0 .net "clk_i", 0 0, v0x7ffa85d24080_0;  alias, 1 drivers
S_0x7ffa85d1a370 .scope module, "Forward_Unit" "Forward_Unit" 3 152, 10 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i";
    .port_info 1 /INPUT 5 "MemRd_i";
    .port_info 2 /INPUT 1 "WBRegWrite_i";
    .port_info 3 /INPUT 5 "WBRd_i";
    .port_info 4 /INPUT 5 "EXRs1_i";
    .port_info 5 /INPUT 5 "EXRs2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7ffa85d1a6a0_0 .net "EXRs1_i", 4 0, v0x7ffa85d1c370_0;  1 drivers
v0x7ffa85d1a760_0 .net "EXRs2_i", 4 0, v0x7ffa85d1c490_0;  1 drivers
v0x7ffa85d1a800_0 .var "ForwardA_o", 1 0;
v0x7ffa85d1a890_0 .var "ForwardB_o", 1 0;
v0x7ffa85d1a920_0 .net "MemRd_i", 4 0, v0x7ffa85d19fb0_0;  1 drivers
v0x7ffa85d1a9f0_0 .net "MemRegWrite_i", 0 0, v0x7ffa85d1a100_0;  1 drivers
v0x7ffa85d1aaa0_0 .net "WBRd_i", 4 0, v0x7ffa85d1fee0_0;  1 drivers
v0x7ffa85d1ab30_0 .net "WBRegWrite_i", 0 0, v0x7ffa85d201b0_0;  1 drivers
E_0x7ffa85d1a630/0 .event edge, v0x7ffa85d1a100_0, v0x7ffa85d19fb0_0, v0x7ffa85d1a6a0_0, v0x7ffa85d1a760_0;
E_0x7ffa85d1a630/1 .event edge, v0x7ffa85d1ab30_0, v0x7ffa85d1aaa0_0;
E_0x7ffa85d1a630 .event/or E_0x7ffa85d1a630/0, E_0x7ffa85d1a630/1;
S_0x7ffa85d1ac80 .scope module, "Hazard_Detection" "Hazard_Detection" 3 142, 11 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i";
    .port_info 1 /INPUT 5 "data2_i";
    .port_info 2 /INPUT 5 "data3_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x7ffa85d1af90_0 .net "MemRead_i", 0 0, v0x7ffa85d1bdb0_0;  alias, 1 drivers
v0x7ffa85d1b050_0 .var "NoOp_o", 0 0;
v0x7ffa85d1b100_0 .var "PCWrite_o", 0 0;
v0x7ffa85d1b1b0_0 .var "Stall_o", 0 0;
v0x7ffa85d1b240_0 .net "data1_i", 4 0, L_0x7ffa85d279f0;  1 drivers
v0x7ffa85d1b320_0 .net "data2_i", 4 0, L_0x7ffa85d27a90;  1 drivers
v0x7ffa85d1b3d0_0 .net "data3_i", 4 0, v0x7ffa85d1c210_0;  alias, 1 drivers
E_0x7ffa85d1a530 .event edge, v0x7ffa85d19ab0_0, v0x7ffa85d1b240_0, v0x7ffa85d19f00_0, v0x7ffa85d1b320_0;
S_0x7ffa85d1b510 .scope module, "IDEX" "IDEX" 3 175, 12 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /INPUT 1 "ALUSrc_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 32 "data1_i";
    .port_info 8 /INPUT 32 "data2_i";
    .port_info 9 /INPUT 32 "imm_i";
    .port_info 10 /INPUT 10 "funct_i";
    .port_info 11 /INPUT 5 "RS1addr_i";
    .port_info 12 /INPUT 5 "RS2addr_i";
    .port_info 13 /INPUT 5 "RDaddr_i";
    .port_info 14 /OUTPUT 2 "ALUOp_o";
    .port_info 15 /OUTPUT 1 "ALUSrc_o";
    .port_info 16 /OUTPUT 1 "RegWrite_o";
    .port_info 17 /OUTPUT 1 "MemtoReg_o";
    .port_info 18 /OUTPUT 1 "MemRead_o";
    .port_info 19 /OUTPUT 1 "MemWrite_o";
    .port_info 20 /OUTPUT 32 "data1_o";
    .port_info 21 /OUTPUT 32 "data2_o";
    .port_info 22 /OUTPUT 32 "imm_o";
    .port_info 23 /OUTPUT 10 "funct_o";
    .port_info 24 /OUTPUT 5 "RS1addr_o";
    .port_info 25 /OUTPUT 5 "RS2addr_o";
    .port_info 26 /OUTPUT 5 "RDaddr_o";
v0x7ffa85d1ba40_0 .net "ALUOp_i", 1 0, v0x7ffa85d181b0_0;  1 drivers
v0x7ffa85d1bb10_0 .var "ALUOp_o", 1 0;
v0x7ffa85d1bba0_0 .net "ALUSrc_i", 0 0, v0x7ffa85d18270_0;  1 drivers
v0x7ffa85d1bc50_0 .var "ALUSrc_o", 0 0;
v0x7ffa85d1bce0_0 .net "MemRead_i", 0 0, v0x7ffa85d183a0_0;  1 drivers
v0x7ffa85d1bdb0_0 .var "MemRead_o", 0 0;
v0x7ffa85d1be80_0 .net "MemWrite_i", 0 0, v0x7ffa85d18440_0;  1 drivers
v0x7ffa85d1bf10_0 .var "MemWrite_o", 0 0;
v0x7ffa85d1bfc0_0 .net "MemtoReg_i", 0 0, v0x7ffa85d18520_0;  1 drivers
v0x7ffa85d1c0f0_0 .var "MemtoReg_o", 0 0;
v0x7ffa85d1c180_0 .net "RDaddr_i", 4 0, L_0x7ffa85d28080;  1 drivers
v0x7ffa85d1c210_0 .var "RDaddr_o", 4 0;
v0x7ffa85d1c2e0_0 .net "RS1addr_i", 4 0, L_0x7ffa85d27ef0;  1 drivers
v0x7ffa85d1c370_0 .var "RS1addr_o", 4 0;
v0x7ffa85d1c400_0 .net "RS2addr_i", 4 0, L_0x7ffa85d27f90;  1 drivers
v0x7ffa85d1c490_0 .var "RS2addr_o", 4 0;
v0x7ffa85d1c540_0 .net "RegWrite_i", 0 0, v0x7ffa85d18710_0;  1 drivers
v0x7ffa85d1c6f0_0 .var "RegWrite_o", 0 0;
v0x7ffa85d1c780_0 .net "clk_i", 0 0, v0x7ffa85d24080_0;  alias, 1 drivers
v0x7ffa85d1c810_0 .net/s "data1_i", 31 0, L_0x7ffa85d253c0;  1 drivers
v0x7ffa85d1c8a0_0 .var/s "data1_o", 31 0;
v0x7ffa85d1c930_0 .net/s "data2_i", 31 0, L_0x7ffa85d259b0;  1 drivers
v0x7ffa85d1c9c0_0 .var/s "data2_o", 31 0;
v0x7ffa85d1ca70_0 .net "funct_i", 9 0, L_0x7ffa85d27dd0;  1 drivers
v0x7ffa85d1cb20_0 .var "funct_o", 9 0;
v0x7ffa85d1cbc0_0 .net/s "imm_i", 31 0, L_0x7ffa85d27160;  1 drivers
v0x7ffa85d1cc60_0 .var/s "imm_o", 31 0;
S_0x7ffa85d1cfa0 .scope module, "IFID" "IFID" 3 164, 13 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "Stall_i";
    .port_info 2 /INPUT 1 "Flush_i";
    .port_info 3 /INPUT 32 "PC_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /OUTPUT 32 "PC_o";
    .port_info 6 /OUTPUT 32 "instr_o";
v0x7ffa85d1d250_0 .net "Flush_i", 0 0, v0x7ffa85d1dc20_0;  1 drivers
v0x7ffa85d1d300_0 .net "PC_i", 31 0, v0x7ffa85d22820_0;  alias, 1 drivers
v0x7ffa85d1b6f0_0 .var "PC_o", 31 0;
v0x7ffa85d1d3c0_0 .net "Stall_i", 0 0, v0x7ffa85d1b1b0_0;  1 drivers
v0x7ffa85d1d470_0 .net "clk_i", 0 0, v0x7ffa85d24080_0;  alias, 1 drivers
v0x7ffa85d1d540_0 .net "instr_i", 31 0, L_0x7ffa85d24f60;  1 drivers
v0x7ffa85d1d5d0_0 .var "instr_o", 31 0;
L_0x7ffa85d246a0 .part v0x7ffa85d1d5d0_0, 0, 7;
L_0x7ffa85d25ad0 .part v0x7ffa85d1d5d0_0, 15, 5;
L_0x7ffa85d25bf0 .part v0x7ffa85d1d5d0_0, 20, 5;
L_0x7ffa85d279f0 .part v0x7ffa85d1d5d0_0, 15, 5;
L_0x7ffa85d27a90 .part v0x7ffa85d1d5d0_0, 20, 5;
L_0x7ffa85d26060 .part v0x7ffa85d1d5d0_0, 25, 7;
L_0x7ffa85d27d30 .part v0x7ffa85d1d5d0_0, 12, 3;
L_0x7ffa85d27ef0 .part v0x7ffa85d1d5d0_0, 15, 5;
L_0x7ffa85d27f90 .part v0x7ffa85d1d5d0_0, 20, 5;
L_0x7ffa85d28080 .part v0x7ffa85d1d5d0_0, 7, 5;
S_0x7ffa85d1d710 .scope module, "If_Branch" "If_Branch" 3 244, 14 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "Branch_i";
    .port_info 3 /OUTPUT 1 "data_o";
v0x7ffa85d1d990_0 .net "Branch_i", 0 0, v0x7ffa85d18310_0;  1 drivers
v0x7ffa85d1da50_0 .var "compare", 0 0;
v0x7ffa85d1dae0_0 .net/s "data1_i", 31 0, L_0x7ffa85d253c0;  alias, 1 drivers
v0x7ffa85d1db70_0 .net/s "data2_i", 31 0, L_0x7ffa85d259b0;  alias, 1 drivers
v0x7ffa85d1dc20_0 .var "data_o", 0 0;
E_0x7ffa85d1d930 .event edge, v0x7ffa85d1c810_0, v0x7ffa85d1c930_0, v0x7ffa85d1da50_0, v0x7ffa85d18310_0;
S_0x7ffa85d1dd30 .scope module, "Imm_Gen" "Imm_Gen" 3 112, 15 3 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7ffa85d1df30_0 .net *"_ivl_11", 0 0, L_0x7ffa85d25eb0;  1 drivers
v0x7ffa85d1dfe0_0 .net *"_ivl_14", 11 0, L_0x7ffa85d25fc0;  1 drivers
L_0x7ffa87073200 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7ffa85d1e080_0 .net/2u *"_ivl_15", 6 0, L_0x7ffa87073200;  1 drivers
v0x7ffa85d1e130_0 .net *"_ivl_17", 0 0, L_0x7ffa85d26160;  1 drivers
v0x7ffa85d1e1d0_0 .net *"_ivl_20", 6 0, L_0x7ffa85d26280;  1 drivers
v0x7ffa85d1e2c0_0 .net *"_ivl_22", 4 0, L_0x7ffa85d26320;  1 drivers
v0x7ffa85d1e370_0 .net *"_ivl_23", 11 0, L_0x7ffa85d26410;  1 drivers
v0x7ffa85d1e420_0 .net *"_ivl_26", 0 0, L_0x7ffa85d264f0;  1 drivers
v0x7ffa85d1e4d0_0 .net *"_ivl_28", 0 0, L_0x7ffa85d265f0;  1 drivers
L_0x7ffa87073170 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7ffa85d1e5e0_0 .net/2u *"_ivl_3", 6 0, L_0x7ffa87073170;  1 drivers
v0x7ffa85d1e690_0 .net *"_ivl_30", 5 0, L_0x7ffa85d26690;  1 drivers
v0x7ffa85d1e740_0 .net *"_ivl_32", 3 0, L_0x7ffa85d267a0;  1 drivers
v0x7ffa85d1e7f0_0 .net *"_ivl_33", 11 0, L_0x7ffa85d26840;  1 drivers
v0x7ffa85d1e8a0_0 .net *"_ivl_35", 11 0, L_0x7ffa85d26a20;  1 drivers
v0x7ffa85d1e950_0 .net *"_ivl_37", 11 0, L_0x7ffa85d26b40;  1 drivers
v0x7ffa85d1ea00_0 .net *"_ivl_42", 0 0, L_0x7ffa85d26e10;  1 drivers
v0x7ffa85d1eab0_0 .net *"_ivl_43", 19 0, L_0x7ffa85d26f90;  1 drivers
v0x7ffa85d1ec40_0 .net *"_ivl_5", 0 0, L_0x7ffa85d25d30;  1 drivers
v0x7ffa85d1ecd0_0 .net *"_ivl_8", 11 0, L_0x7ffa85d25e10;  1 drivers
L_0x7ffa870731b8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7ffa85d1ed70_0 .net/2u *"_ivl_9", 6 0, L_0x7ffa870731b8;  1 drivers
v0x7ffa85d1ee20_0 .net/s "data_i", 31 0, v0x7ffa85d1d5d0_0;  1 drivers
v0x7ffa85d1eee0_0 .net/s "data_o", 31 0, L_0x7ffa85d27160;  alias, 1 drivers
v0x7ffa85d1ef70_0 .net "imme", 11 0, L_0x7ffa85d26cb0;  1 drivers
v0x7ffa85d1f000_0 .net "opcode", 6 0, L_0x7ffa85d25c90;  1 drivers
L_0x7ffa85d24a80 .part v0x7ffa85d1d5d0_0, 0, 31;
L_0x7ffa85d25c90 .part v0x7ffa85d1d5d0_0, 0, 7;
L_0x7ffa85d25d30 .cmp/eq 7, L_0x7ffa85d25c90, L_0x7ffa87073170;
L_0x7ffa85d25e10 .part v0x7ffa85d1d5d0_0, 20, 12;
L_0x7ffa85d25eb0 .cmp/eq 7, L_0x7ffa85d25c90, L_0x7ffa870731b8;
L_0x7ffa85d25fc0 .part v0x7ffa85d1d5d0_0, 20, 12;
L_0x7ffa85d26160 .cmp/eq 7, L_0x7ffa85d25c90, L_0x7ffa87073200;
L_0x7ffa85d26280 .part v0x7ffa85d1d5d0_0, 25, 7;
L_0x7ffa85d26320 .part v0x7ffa85d1d5d0_0, 7, 5;
L_0x7ffa85d26410 .concat [ 5 7 0 0], L_0x7ffa85d26320, L_0x7ffa85d26280;
L_0x7ffa85d264f0 .part v0x7ffa85d1d5d0_0, 31, 1;
L_0x7ffa85d265f0 .part v0x7ffa85d1d5d0_0, 7, 1;
L_0x7ffa85d26690 .part v0x7ffa85d1d5d0_0, 25, 6;
L_0x7ffa85d267a0 .part v0x7ffa85d1d5d0_0, 8, 4;
L_0x7ffa85d26840 .concat [ 4 6 1 1], L_0x7ffa85d267a0, L_0x7ffa85d26690, L_0x7ffa85d265f0, L_0x7ffa85d264f0;
L_0x7ffa85d26a20 .functor MUXZ 12, L_0x7ffa85d26840, L_0x7ffa85d26410, L_0x7ffa85d26160, C4<>;
L_0x7ffa85d26b40 .functor MUXZ 12, L_0x7ffa85d26a20, L_0x7ffa85d25fc0, L_0x7ffa85d25eb0, C4<>;
L_0x7ffa85d26cb0 .functor MUXZ 12, L_0x7ffa85d26b40, L_0x7ffa85d25e10, L_0x7ffa85d25d30, C4<>;
L_0x7ffa85d26e10 .part L_0x7ffa85d26cb0, 11, 1;
LS_0x7ffa85d26f90_0_0 .concat [ 1 1 1 1], L_0x7ffa85d26e10, L_0x7ffa85d26e10, L_0x7ffa85d26e10, L_0x7ffa85d26e10;
LS_0x7ffa85d26f90_0_4 .concat [ 1 1 1 1], L_0x7ffa85d26e10, L_0x7ffa85d26e10, L_0x7ffa85d26e10, L_0x7ffa85d26e10;
LS_0x7ffa85d26f90_0_8 .concat [ 1 1 1 1], L_0x7ffa85d26e10, L_0x7ffa85d26e10, L_0x7ffa85d26e10, L_0x7ffa85d26e10;
LS_0x7ffa85d26f90_0_12 .concat [ 1 1 1 1], L_0x7ffa85d26e10, L_0x7ffa85d26e10, L_0x7ffa85d26e10, L_0x7ffa85d26e10;
LS_0x7ffa85d26f90_0_16 .concat [ 1 1 1 1], L_0x7ffa85d26e10, L_0x7ffa85d26e10, L_0x7ffa85d26e10, L_0x7ffa85d26e10;
LS_0x7ffa85d26f90_1_0 .concat [ 4 4 4 4], LS_0x7ffa85d26f90_0_0, LS_0x7ffa85d26f90_0_4, LS_0x7ffa85d26f90_0_8, LS_0x7ffa85d26f90_0_12;
LS_0x7ffa85d26f90_1_4 .concat [ 4 0 0 0], LS_0x7ffa85d26f90_0_16;
L_0x7ffa85d26f90 .concat [ 16 4 0 0], LS_0x7ffa85d26f90_1_0, LS_0x7ffa85d26f90_1_4;
L_0x7ffa85d27160 .concat [ 12 20 0 0], L_0x7ffa85d26cb0, L_0x7ffa85d26f90;
S_0x7ffa85d1f090 .scope module, "Instruction_Memory" "Instruction_Memory" 3 53, 16 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7ffa85d24f60 .functor BUFZ 32, L_0x7ffa85d24c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffa85d1f280_0 .net *"_ivl_0", 31 0, L_0x7ffa85d24c80;  1 drivers
v0x7ffa85d1f340_0 .net *"_ivl_2", 31 0, L_0x7ffa85d24de0;  1 drivers
v0x7ffa85d1f3f0_0 .net *"_ivl_4", 29 0, L_0x7ffa85d24d20;  1 drivers
L_0x7ffa87073098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffa85d1f4b0_0 .net *"_ivl_6", 1 0, L_0x7ffa87073098;  1 drivers
v0x7ffa85d1f560_0 .net "addr_i", 31 0, v0x7ffa85d22820_0;  alias, 1 drivers
v0x7ffa85d1f680_0 .net "instr_o", 31 0, L_0x7ffa85d24f60;  alias, 1 drivers
v0x7ffa85d1f710 .array "memory", 255 0, 31 0;
L_0x7ffa85d24c80 .array/port v0x7ffa85d1f710, L_0x7ffa85d24de0;
L_0x7ffa85d24d20 .part v0x7ffa85d22820_0, 2, 30;
L_0x7ffa85d24de0 .concat [ 30 2 0 0], L_0x7ffa85d24d20, L_0x7ffa87073098;
S_0x7ffa85d1f7c0 .scope module, "MEMWB" "MEMWB" 3 229, 17 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 32 "ALUResult_i";
    .port_info 4 /INPUT 32 "ReadData_i";
    .port_info 5 /INPUT 5 "RDaddr_i";
    .port_info 6 /OUTPUT 1 "RegWrite_o";
    .port_info 7 /OUTPUT 1 "MemtoReg_o";
    .port_info 8 /OUTPUT 32 "ALUResult_o";
    .port_info 9 /OUTPUT 32 "ReadData_o";
    .port_info 10 /OUTPUT 5 "RDaddr_o";
v0x7ffa85d1faf0_0 .net/s "ALUResult_i", 31 0, v0x7ffa85d198c0_0;  alias, 1 drivers
v0x7ffa85d1fbd0_0 .var/s "ALUResult_o", 31 0;
v0x7ffa85d1fc70_0 .net "MemtoReg_i", 0 0, v0x7ffa85d19e60_0;  1 drivers
v0x7ffa85d1fd40_0 .var "MemtoReg_o", 0 0;
v0x7ffa85d1fdd0_0 .net "RDaddr_i", 4 0, v0x7ffa85d19fb0_0;  alias, 1 drivers
v0x7ffa85d1fee0_0 .var "RDaddr_o", 4 0;
v0x7ffa85d1ff70_0 .net/s "ReadData_i", 31 0, L_0x7ffa85d27850;  alias, 1 drivers
v0x7ffa85d20000_0 .var/s "ReadData_o", 31 0;
v0x7ffa85d200a0_0 .net "RegWrite_i", 0 0, v0x7ffa85d1a100_0;  alias, 1 drivers
v0x7ffa85d201b0_0 .var "RegWrite_o", 0 0;
v0x7ffa85d20240_0 .net "clk_i", 0 0, v0x7ffa85d24080_0;  alias, 1 drivers
S_0x7ffa85d20450 .scope module, "MUX_A" "MUX2" 3 94, 18 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7ffa85d206e0_0 .net/s "data0_i", 31 0, v0x7ffa85d1c8a0_0;  1 drivers
v0x7ffa85d207b0_0 .net/s "data1_i", 31 0, v0x7ffa85d21bd0_0;  1 drivers
v0x7ffa85d20840_0 .net/s "data2_i", 31 0, v0x7ffa85d198c0_0;  alias, 1 drivers
v0x7ffa85d208d0_0 .var/s "data_o", 31 0;
v0x7ffa85d20960_0 .net "forward_i", 1 0, v0x7ffa85d1a800_0;  1 drivers
E_0x7ffa85d20690 .event edge, v0x7ffa85d1a800_0, v0x7ffa85d1c8a0_0, v0x7ffa85d207b0_0, v0x7ffa85d19040_0;
S_0x7ffa85d20aa0 .scope module, "MUX_ALUSrc" "MUX32" 3 70, 19 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7ffa85d20e10_0 .net/s "data1_i", 31 0, v0x7ffa85d21620_0;  alias, 1 drivers
v0x7ffa85d20ee0_0 .net/s "data2_i", 31 0, v0x7ffa85d1cc60_0;  1 drivers
v0x7ffa85d20f70_0 .var "data_o", 31 0;
v0x7ffa85d21000_0 .net "select_i", 0 0, v0x7ffa85d1bc50_0;  1 drivers
E_0x7ffa85d20dc0 .event edge, v0x7ffa85d1bc50_0, v0x7ffa85d1cc60_0, v0x7ffa85d19950_0;
S_0x7ffa85d210c0 .scope module, "MUX_B" "MUX2" 3 103, 18 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7ffa85d21370_0 .net/s "data0_i", 31 0, v0x7ffa85d1c9c0_0;  1 drivers
v0x7ffa85d21440_0 .net/s "data1_i", 31 0, v0x7ffa85d21bd0_0;  alias, 1 drivers
v0x7ffa85d214f0_0 .net/s "data2_i", 31 0, v0x7ffa85d198c0_0;  alias, 1 drivers
v0x7ffa85d21620_0 .var/s "data_o", 31 0;
v0x7ffa85d216b0_0 .net "forward_i", 1 0, v0x7ffa85d1a890_0;  1 drivers
E_0x7ffa85d21330 .event edge, v0x7ffa85d1a890_0, v0x7ffa85d1c9c0_0, v0x7ffa85d207b0_0, v0x7ffa85d19040_0;
S_0x7ffa85d217e0 .scope module, "MUX_Mem2Reg" "MUX32" 3 78, 19 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7ffa85d21a50_0 .net/s "data1_i", 31 0, v0x7ffa85d1fbd0_0;  1 drivers
v0x7ffa85d21b20_0 .net/s "data2_i", 31 0, v0x7ffa85d20000_0;  1 drivers
v0x7ffa85d21bd0_0 .var "data_o", 31 0;
v0x7ffa85d21cc0_0 .net "select_i", 0 0, v0x7ffa85d1fd40_0;  1 drivers
E_0x7ffa85d21280 .event edge, v0x7ffa85d1fd40_0, v0x7ffa85d20000_0, v0x7ffa85d1fbd0_0;
S_0x7ffa85d21d90 .scope module, "MUX_PCSource" "MUX32" 3 86, 19 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7ffa85d22010_0 .net/s "data1_i", 31 0, L_0x7ffa85d24780;  alias, 1 drivers
v0x7ffa85d220e0_0 .net/s "data2_i", 31 0, L_0x7ffa85d24940;  alias, 1 drivers
v0x7ffa85d22190_0 .var "data_o", 31 0;
v0x7ffa85d22240_0 .net "select_i", 0 0, v0x7ffa85d1dc20_0;  alias, 1 drivers
E_0x7ffa85d21fb0 .event edge, v0x7ffa85d1d250_0, v0x7ffa85d17d40_0, v0x7ffa85d178b0_0;
S_0x7ffa85d22350 .scope module, "PC" "PC" 3 43, 20 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x7ffa85d22620_0 .net "PCWrite_i", 0 0, v0x7ffa85d1b100_0;  1 drivers
v0x7ffa85d226c0_0 .net "clk_i", 0 0, v0x7ffa85d24080_0;  alias, 1 drivers
v0x7ffa85d22750_0 .net "pc_i", 31 0, v0x7ffa85d22190_0;  1 drivers
v0x7ffa85d22820_0 .var "pc_o", 31 0;
v0x7ffa85d228b0_0 .net "rst_i", 0 0, v0x7ffa85d24220_0;  alias, 1 drivers
v0x7ffa85d22980_0 .net "start_i", 0 0, v0x7ffa85d242b0_0;  alias, 1 drivers
E_0x7ffa85d225d0 .event posedge, v0x7ffa85d228b0_0, v0x7ffa85d190f0_0;
S_0x7ffa85d22ab0 .scope module, "Registers" "Registers" 3 59, 21 1 0, S_0x7ffa85d06750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7ffa85d250f0 .functor AND 1, L_0x7ffa85d25050, v0x7ffa85d201b0_0, C4<1>, C4<1>;
L_0x7ffa85d25680 .functor AND 1, L_0x7ffa85d25560, v0x7ffa85d201b0_0, C4<1>, C4<1>;
v0x7ffa85d22d70_0 .net "RDaddr_i", 4 0, v0x7ffa85d1fee0_0;  alias, 1 drivers
v0x7ffa85d22e40_0 .net "RDdata_i", 31 0, v0x7ffa85d21bd0_0;  alias, 1 drivers
v0x7ffa85d22ed0_0 .net "RS1addr_i", 4 0, L_0x7ffa85d25ad0;  1 drivers
v0x7ffa85d22f60_0 .net "RS1data_o", 31 0, L_0x7ffa85d253c0;  alias, 1 drivers
v0x7ffa85d23030_0 .net "RS2addr_i", 4 0, L_0x7ffa85d25bf0;  1 drivers
v0x7ffa85d23100_0 .net "RS2data_o", 31 0, L_0x7ffa85d259b0;  alias, 1 drivers
v0x7ffa85d231e0_0 .net "RegWrite_i", 0 0, v0x7ffa85d201b0_0;  alias, 1 drivers
v0x7ffa85d232b0_0 .net *"_ivl_0", 0 0, L_0x7ffa85d25050;  1 drivers
v0x7ffa85d23340_0 .net *"_ivl_12", 0 0, L_0x7ffa85d25560;  1 drivers
v0x7ffa85d23450_0 .net *"_ivl_15", 0 0, L_0x7ffa85d25680;  1 drivers
v0x7ffa85d234e0_0 .net *"_ivl_16", 31 0, L_0x7ffa85d25770;  1 drivers
v0x7ffa85d23570_0 .net *"_ivl_18", 6 0, L_0x7ffa85d25810;  1 drivers
L_0x7ffa87073128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffa85d23610_0 .net *"_ivl_21", 1 0, L_0x7ffa87073128;  1 drivers
v0x7ffa85d236c0_0 .net *"_ivl_3", 0 0, L_0x7ffa85d250f0;  1 drivers
v0x7ffa85d23760_0 .net *"_ivl_4", 31 0, L_0x7ffa85d251a0;  1 drivers
v0x7ffa85d23810_0 .net *"_ivl_6", 6 0, L_0x7ffa85d25240;  1 drivers
L_0x7ffa870730e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffa85d238c0_0 .net *"_ivl_9", 1 0, L_0x7ffa870730e0;  1 drivers
v0x7ffa85d23a50_0 .net "clk_i", 0 0, v0x7ffa85d24080_0;  alias, 1 drivers
v0x7ffa85d23ae0 .array/s "register", 31 0, 31 0;
L_0x7ffa85d25050 .cmp/eq 5, L_0x7ffa85d25ad0, v0x7ffa85d1fee0_0;
L_0x7ffa85d251a0 .array/port v0x7ffa85d23ae0, L_0x7ffa85d25240;
L_0x7ffa85d25240 .concat [ 5 2 0 0], L_0x7ffa85d25ad0, L_0x7ffa870730e0;
L_0x7ffa85d253c0 .functor MUXZ 32, L_0x7ffa85d251a0, v0x7ffa85d21bd0_0, L_0x7ffa85d250f0, C4<>;
L_0x7ffa85d25560 .cmp/eq 5, L_0x7ffa85d25bf0, v0x7ffa85d1fee0_0;
L_0x7ffa85d25770 .array/port v0x7ffa85d23ae0, L_0x7ffa85d25810;
L_0x7ffa85d25810 .concat [ 5 2 0 0], L_0x7ffa85d25bf0, L_0x7ffa87073128;
L_0x7ffa85d259b0 .functor MUXZ 32, L_0x7ffa85d25770, v0x7ffa85d21bd0_0, L_0x7ffa85d25680, C4<>;
    .scope S_0x7ffa85d17e50;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d183a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18310_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7ffa85d17e50;
T_1 ;
    %wait E_0x7ffa85d18180;
    %load/vec4 v0x7ffa85d185c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffa85d181b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d183a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18310_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ffa85d18660_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d183a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18310_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ffa85d181b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d18710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d183a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18310_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffa85d181b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d18270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d18710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d183a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18310_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffa85d181b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d18270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d18710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d18520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d183a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18310_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffa85d181b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d18270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d183a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d18440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18310_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ffa85d181b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d18270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d18710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d183a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d18440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d18310_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ffa85d22350;
T_2 ;
    %wait E_0x7ffa85d225d0;
    %load/vec4 v0x7ffa85d228b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffa85d22820_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffa85d22620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7ffa85d22980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7ffa85d22750_0;
    %assign/vec4 v0x7ffa85d22820_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7ffa85d22820_0;
    %assign/vec4 v0x7ffa85d22820_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffa85d22ab0;
T_3 ;
    %wait E_0x7ffa85d18af0;
    %load/vec4 v0x7ffa85d231e0_0;
    %load/vec4 v0x7ffa85d22d70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7ffa85d22e40_0;
    %load/vec4 v0x7ffa85d22d70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa85d23ae0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffa85d20aa0;
T_4 ;
    %wait E_0x7ffa85d20dc0;
    %load/vec4 v0x7ffa85d21000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7ffa85d20e10_0;
    %store/vec4 v0x7ffa85d20f70_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7ffa85d20ee0_0;
    %store/vec4 v0x7ffa85d20f70_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ffa85d217e0;
T_5 ;
    %wait E_0x7ffa85d21280;
    %load/vec4 v0x7ffa85d21cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7ffa85d21a50_0;
    %store/vec4 v0x7ffa85d21bd0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ffa85d21b20_0;
    %store/vec4 v0x7ffa85d21bd0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ffa85d21d90;
T_6 ;
    %wait E_0x7ffa85d21fb0;
    %load/vec4 v0x7ffa85d22240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7ffa85d22010_0;
    %store/vec4 v0x7ffa85d22190_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7ffa85d220e0_0;
    %store/vec4 v0x7ffa85d22190_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffa85d20450;
T_7 ;
    %wait E_0x7ffa85d20690;
    %load/vec4 v0x7ffa85d20960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x7ffa85d206e0_0;
    %store/vec4 v0x7ffa85d208d0_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x7ffa85d207b0_0;
    %store/vec4 v0x7ffa85d208d0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7ffa85d20840_0;
    %store/vec4 v0x7ffa85d208d0_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7ffa85d210c0;
T_8 ;
    %wait E_0x7ffa85d21330;
    %load/vec4 v0x7ffa85d216b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x7ffa85d21370_0;
    %store/vec4 v0x7ffa85d21620_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x7ffa85d21440_0;
    %store/vec4 v0x7ffa85d21620_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7ffa85d214f0_0;
    %store/vec4 v0x7ffa85d21620_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ffa85d06910;
T_9 ;
    %wait E_0x7ffa85d06b30;
    %load/vec4 v0x7ffa85d06b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x7ffa85d16c40_0;
    %load/vec4 v0x7ffa85d16cf0_0;
    %and;
    %store/vec4 v0x7ffa85d16db0_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x7ffa85d16c40_0;
    %load/vec4 v0x7ffa85d16cf0_0;
    %xor;
    %store/vec4 v0x7ffa85d16db0_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x7ffa85d16c40_0;
    %load/vec4 v0x7ffa85d16cf0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ffa85d16db0_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x7ffa85d16c40_0;
    %load/vec4 v0x7ffa85d16cf0_0;
    %add;
    %store/vec4 v0x7ffa85d16db0_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x7ffa85d16c40_0;
    %load/vec4 v0x7ffa85d16cf0_0;
    %sub;
    %store/vec4 v0x7ffa85d16db0_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x7ffa85d16c40_0;
    %load/vec4 v0x7ffa85d16cf0_0;
    %mul;
    %store/vec4 v0x7ffa85d16db0_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x7ffa85d16c40_0;
    %load/vec4 v0x7ffa85d16cf0_0;
    %add;
    %store/vec4 v0x7ffa85d16db0_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x7ffa85d16c40_0;
    %load/vec4 v0x7ffa85d16cf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7ffa85d16db0_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ffa85d16ec0;
T_10 ;
    %wait E_0x7ffa85d170e0;
    %load/vec4 v0x7ffa85d17200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x7ffa85d17360_0;
    %pad/u 3;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7ffa85d17130_0, 0, 3;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7ffa85d17360_0;
    %pad/u 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ffa85d17130_0, 0, 3;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ffa85d17130_0, 0, 3;
T_10.7 ;
T_10.5 ;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7ffa85d17130_0, 0, 3;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7ffa85d17400_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ffa85d17130_0, 0, 3;
    %jmp T_10.14;
T_10.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ffa85d17130_0, 0, 3;
    %jmp T_10.14;
T_10.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7ffa85d17130_0, 0, 3;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ffa85d17130_0, 0, 3;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7ffa85d17130_0, 0, 3;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7ffa85d17130_0, 0, 3;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7ffa85d188f0;
T_11 ;
    %wait E_0x7ffa85d18af0;
    %load/vec4 v0x7ffa85d18be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7ffa85d19200_0;
    %load/vec4 v0x7ffa85d19040_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffa85d19350, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7ffa85d1ac80;
T_12 ;
    %wait E_0x7ffa85d1a530;
    %load/vec4 v0x7ffa85d1af90_0;
    %load/vec4 v0x7ffa85d1b240_0;
    %load/vec4 v0x7ffa85d1b3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffa85d1b320_0;
    %load/vec4 v0x7ffa85d1b3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa85d1b100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa85d1b1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa85d1b050_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa85d1b100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa85d1b1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa85d1b050_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7ffa85d1a370;
T_13 ;
    %wait E_0x7ffa85d1a630;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffa85d1a800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffa85d1a890_0, 0, 2;
    %load/vec4 v0x7ffa85d1a9f0_0;
    %load/vec4 v0x7ffa85d1a920_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ffa85d1a920_0;
    %load/vec4 v0x7ffa85d1a6a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ffa85d1a800_0, 0, 2;
T_13.0 ;
    %load/vec4 v0x7ffa85d1a9f0_0;
    %load/vec4 v0x7ffa85d1a920_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ffa85d1a920_0;
    %load/vec4 v0x7ffa85d1a760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ffa85d1a890_0, 0, 2;
T_13.2 ;
    %load/vec4 v0x7ffa85d1ab30_0;
    %load/vec4 v0x7ffa85d1ab30_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ffa85d1a9f0_0;
    %load/vec4 v0x7ffa85d1a920_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ffa85d1a920_0;
    %load/vec4 v0x7ffa85d1a6a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7ffa85d1aaa0_0;
    %load/vec4 v0x7ffa85d1a6a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ffa85d1a800_0, 0, 2;
T_13.4 ;
    %load/vec4 v0x7ffa85d1ab30_0;
    %load/vec4 v0x7ffa85d1ab30_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ffa85d1a9f0_0;
    %load/vec4 v0x7ffa85d1a920_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7ffa85d1a920_0;
    %load/vec4 v0x7ffa85d1a760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7ffa85d1aaa0_0;
    %load/vec4 v0x7ffa85d1a760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ffa85d1a890_0, 0, 2;
T_13.6 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7ffa85d1cfa0;
T_14 ;
    %wait E_0x7ffa85d18af0;
    %load/vec4 v0x7ffa85d1d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffa85d1b6f0_0, 0;
    %load/vec4 v0x7ffa85d1d5d0_0;
    %assign/vec4 v0x7ffa85d1d5d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7ffa85d1d300_0;
    %assign/vec4 v0x7ffa85d1b6f0_0, 0;
    %load/vec4 v0x7ffa85d1d250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffa85d1d5d0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7ffa85d1d540_0;
    %assign/vec4 v0x7ffa85d1d5d0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7ffa85d1b510;
T_15 ;
    %wait E_0x7ffa85d18af0;
    %load/vec4 v0x7ffa85d1ba40_0;
    %assign/vec4 v0x7ffa85d1bb10_0, 0;
    %load/vec4 v0x7ffa85d1bba0_0;
    %assign/vec4 v0x7ffa85d1bc50_0, 0;
    %load/vec4 v0x7ffa85d1c540_0;
    %assign/vec4 v0x7ffa85d1c6f0_0, 0;
    %load/vec4 v0x7ffa85d1bfc0_0;
    %assign/vec4 v0x7ffa85d1c0f0_0, 0;
    %load/vec4 v0x7ffa85d1bce0_0;
    %assign/vec4 v0x7ffa85d1bdb0_0, 0;
    %load/vec4 v0x7ffa85d1be80_0;
    %assign/vec4 v0x7ffa85d1bf10_0, 0;
    %load/vec4 v0x7ffa85d1c810_0;
    %assign/vec4 v0x7ffa85d1c8a0_0, 0;
    %load/vec4 v0x7ffa85d1c930_0;
    %assign/vec4 v0x7ffa85d1c9c0_0, 0;
    %load/vec4 v0x7ffa85d1cbc0_0;
    %assign/vec4 v0x7ffa85d1cc60_0, 0;
    %load/vec4 v0x7ffa85d1ca70_0;
    %assign/vec4 v0x7ffa85d1cb20_0, 0;
    %load/vec4 v0x7ffa85d1c2e0_0;
    %assign/vec4 v0x7ffa85d1c370_0, 0;
    %load/vec4 v0x7ffa85d1c400_0;
    %assign/vec4 v0x7ffa85d1c490_0, 0;
    %load/vec4 v0x7ffa85d1c180_0;
    %assign/vec4 v0x7ffa85d1c210_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ffa85d19480;
T_16 ;
    %wait E_0x7ffa85d18af0;
    %load/vec4 v0x7ffa85d1a060_0;
    %assign/vec4 v0x7ffa85d1a100_0, 0;
    %load/vec4 v0x7ffa85d19d50_0;
    %assign/vec4 v0x7ffa85d19e60_0, 0;
    %load/vec4 v0x7ffa85d19ab0_0;
    %assign/vec4 v0x7ffa85d19b80_0, 0;
    %load/vec4 v0x7ffa85d19c10_0;
    %assign/vec4 v0x7ffa85d19ca0_0, 0;
    %load/vec4 v0x7ffa85d19830_0;
    %assign/vec4 v0x7ffa85d198c0_0, 0;
    %load/vec4 v0x7ffa85d19950_0;
    %assign/vec4 v0x7ffa85d19a00_0, 0;
    %load/vec4 v0x7ffa85d19f00_0;
    %assign/vec4 v0x7ffa85d19fb0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7ffa85d1f7c0;
T_17 ;
    %wait E_0x7ffa85d18af0;
    %load/vec4 v0x7ffa85d200a0_0;
    %assign/vec4 v0x7ffa85d201b0_0, 0;
    %load/vec4 v0x7ffa85d1fc70_0;
    %assign/vec4 v0x7ffa85d1fd40_0, 0;
    %load/vec4 v0x7ffa85d1faf0_0;
    %assign/vec4 v0x7ffa85d1fbd0_0, 0;
    %load/vec4 v0x7ffa85d1ff70_0;
    %assign/vec4 v0x7ffa85d20000_0, 0;
    %load/vec4 v0x7ffa85d1fdd0_0;
    %assign/vec4 v0x7ffa85d1fee0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7ffa85d1d710;
T_18 ;
    %wait E_0x7ffa85d1d930;
    %load/vec4 v0x7ffa85d1dae0_0;
    %load/vec4 v0x7ffa85d1db70_0;
    %cmp/e;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffa85d1da50_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffa85d1da50_0, 0;
T_18.1 ;
    %load/vec4 v0x7ffa85d1da50_0;
    %load/vec4 v0x7ffa85d1d990_0;
    %and;
    %assign/vec4 v0x7ffa85d1dc20_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7ffa85d064e0;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0x7ffa85d24080_0;
    %inv;
    %store/vec4 v0x7ffa85d24080_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7ffa85d064e0;
T_20 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d24340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d245f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d243d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d244a0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x7ffa85d244a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ffa85d244a0_0;
    %store/vec4a v0x7ffa85d1f710, 4, 0;
    %load/vec4 v0x7ffa85d244a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffa85d244a0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d244a0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7ffa85d244a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ffa85d244a0_0;
    %store/vec4a v0x7ffa85d19350, 4, 0;
    %load/vec4 v0x7ffa85d244a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffa85d244a0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffa85d19350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d244a0_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x7ffa85d244a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ffa85d244a0_0;
    %store/vec4a v0x7ffa85d23ae0, 4, 0;
    %load/vec4 v0x7ffa85d244a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffa85d244a0_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d1b6f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d1d5d0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffa85d1bb10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d1bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d1c6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d1c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d1bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d1bf10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d1c8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d1c9c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d1cc60_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7ffa85d1cb20_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ffa85d1c370_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ffa85d1c490_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ffa85d1c210_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d1a100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d19e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d19b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d19ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d198c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d19a00_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ffa85d19fb0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d201b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d1fd40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d1fbd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffa85d20000_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ffa85d1fee0_0, 0, 5;
    %vpi_call 2 79 "$readmemb", "testdata_2020/instruction_3.txt", v0x7ffa85d1f710 {0 0 0};
    %vpi_func 2 83 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7ffa85d24540_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d24080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d24220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d242b0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffa85d24220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffa85d242b0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7ffa85d064e0;
T_21 ;
    %wait E_0x7ffa85d18af0;
    %load/vec4 v0x7ffa85d24340_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 98 "$finish" {0 0 0};
T_21.0 ;
    %load/vec4 v0x7ffa85d1b1b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffa85d18310_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7ffa85d245f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffa85d245f0_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x7ffa85d1dc20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0x7ffa85d243d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffa85d243d0_0, 0, 32;
T_21.4 ;
    %vpi_call 2 106 "$fdisplay", v0x7ffa85d24540_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7ffa85d24340_0, v0x7ffa85d242b0_0, v0x7ffa85d245f0_0, v0x7ffa85d243d0_0, v0x7ffa85d22820_0 {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7ffa85d24540_0, "Registers" {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7ffa85d24540_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7ffa85d23ae0, 0>, &A<v0x7ffa85d23ae0, 8>, &A<v0x7ffa85d23ae0, 16>, &A<v0x7ffa85d23ae0, 24> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7ffa85d24540_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7ffa85d23ae0, 1>, &A<v0x7ffa85d23ae0, 9>, &A<v0x7ffa85d23ae0, 17>, &A<v0x7ffa85d23ae0, 25> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x7ffa85d24540_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7ffa85d23ae0, 2>, &A<v0x7ffa85d23ae0, 10>, &A<v0x7ffa85d23ae0, 18>, &A<v0x7ffa85d23ae0, 26> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7ffa85d24540_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7ffa85d23ae0, 3>, &A<v0x7ffa85d23ae0, 11>, &A<v0x7ffa85d23ae0, 19>, &A<v0x7ffa85d23ae0, 27> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7ffa85d24540_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7ffa85d23ae0, 4>, &A<v0x7ffa85d23ae0, 12>, &A<v0x7ffa85d23ae0, 20>, &A<v0x7ffa85d23ae0, 28> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7ffa85d24540_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7ffa85d23ae0, 5>, &A<v0x7ffa85d23ae0, 13>, &A<v0x7ffa85d23ae0, 21>, &A<v0x7ffa85d23ae0, 29> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7ffa85d24540_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7ffa85d23ae0, 6>, &A<v0x7ffa85d23ae0, 14>, &A<v0x7ffa85d23ae0, 22>, &A<v0x7ffa85d23ae0, 30> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7ffa85d24540_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7ffa85d23ae0, 7>, &A<v0x7ffa85d23ae0, 15>, &A<v0x7ffa85d23ae0, 23>, &A<v0x7ffa85d23ae0, 31> {0 0 0};
    %vpi_call 2 142 "$fdisplay", v0x7ffa85d24540_0, "Data Memory: 0x00 = %10d", &A<v0x7ffa85d19350, 0> {0 0 0};
    %vpi_call 2 143 "$fdisplay", v0x7ffa85d24540_0, "Data Memory: 0x04 = %10d", &A<v0x7ffa85d19350, 1> {0 0 0};
    %vpi_call 2 144 "$fdisplay", v0x7ffa85d24540_0, "Data Memory: 0x08 = %10d", &A<v0x7ffa85d19350, 2> {0 0 0};
    %vpi_call 2 145 "$fdisplay", v0x7ffa85d24540_0, "Data Memory: 0x0C = %10d", &A<v0x7ffa85d19350, 3> {0 0 0};
    %vpi_call 2 146 "$fdisplay", v0x7ffa85d24540_0, "Data Memory: 0x10 = %10d", &A<v0x7ffa85d19350, 4> {0 0 0};
    %vpi_call 2 147 "$fdisplay", v0x7ffa85d24540_0, "Data Memory: 0x14 = %10d", &A<v0x7ffa85d19350, 5> {0 0 0};
    %vpi_call 2 148 "$fdisplay", v0x7ffa85d24540_0, "Data Memory: 0x18 = %10d", &A<v0x7ffa85d19350, 6> {0 0 0};
    %vpi_call 2 149 "$fdisplay", v0x7ffa85d24540_0, "Data Memory: 0x1C = %10d", &A<v0x7ffa85d19350, 7> {0 0 0};
    %vpi_call 2 151 "$fdisplay", v0x7ffa85d24540_0, "\012" {0 0 0};
    %load/vec4 v0x7ffa85d24340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffa85d24340_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
