digraph "CFG for '_Z15is_simple_powerii' function" {
	label="CFG for '_Z15is_simple_powerii' function";

	Node0x556494549810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%2:\l  %3 = alloca i1, align 1\l  %4 = alloca i32, align 4\l  %5 = alloca i32, align 4\l  %6 = alloca i32, align 4\l  %7 = alloca i32, align 4\l  store i32 %0, i32* %4, align 4\l  store i32 %1, i32* %5, align 4\l  store i32 1, i32* %6, align 4\l  store i32 0, i32* %7, align 4\l  br label %8\l}"];
	Node0x556494549810 -> Node0x55649454a360;
	Node0x55649454a360 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l8:                                                \l  %9 = load i32, i32* %6, align 4\l  %10 = load i32, i32* %4, align 4\l  %11 = icmp sle i32 %9, %10\l  br i1 %11, label %12, label %15\l|{<s0>T|<s1>F}}"];
	Node0x55649454a360:s0 -> Node0x556494549f80;
	Node0x55649454a360:s1 -> Node0x55649454a620;
	Node0x556494549f80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%12:\l12:                                               \l  %13 = load i32, i32* %7, align 4\l  %14 = icmp slt i32 %13, 100\l  br label %15\l}"];
	Node0x556494549f80 -> Node0x55649454a620;
	Node0x55649454a620 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%15:\l15:                                               \l  %16 = phi i1 [ false, %8 ], [ %14, %12 ]\l  br i1 %16, label %17, label %28\l|{<s0>T|<s1>F}}"];
	Node0x55649454a620:s0 -> Node0x55649454a9e0;
	Node0x55649454a620:s1 -> Node0x55649454aa30;
	Node0x55649454a9e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%17:\l17:                                               \l  %18 = load i32, i32* %6, align 4\l  %19 = load i32, i32* %4, align 4\l  %20 = icmp eq i32 %18, %19\l  br i1 %20, label %21, label %22\l|{<s0>T|<s1>F}}"];
	Node0x55649454a9e0:s0 -> Node0x55649454ac10;
	Node0x55649454a9e0:s1 -> Node0x55649454ac60;
	Node0x55649454ac10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%21:\l21:                                               \l  store i1 true, i1* %3, align 1\l  br label %29\l}"];
	Node0x55649454ac10 -> Node0x55649454ae60;
	Node0x55649454ac60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%22:\l22:                                               \l  %23 = load i32, i32* %6, align 4\l  %24 = load i32, i32* %5, align 4\l  %25 = mul nsw i32 %23, %24\l  store i32 %25, i32* %6, align 4\l  %26 = load i32, i32* %7, align 4\l  %27 = add nsw i32 %26, 1\l  store i32 %27, i32* %7, align 4\l  br label %8, !llvm.loop !4\l}"];
	Node0x55649454ac60 -> Node0x55649454a360;
	Node0x55649454aa30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%28:\l28:                                               \l  store i1 false, i1* %3, align 1\l  br label %29\l}"];
	Node0x55649454aa30 -> Node0x55649454ae60;
	Node0x55649454ae60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%29:\l29:                                               \l  %30 = load i1, i1* %3, align 1\l  ret i1 %30\l}"];
}
