
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004108    0.074729    0.027667    4.027667 ^ ena (in)
                                                         ena (net)
                      0.074729    0.000000    4.027667 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017112    0.211099    0.210299    4.237966 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.211099    0.000332    4.238297 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035715    0.207316    0.163631    4.401929 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.207316    0.000534    4.402462 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004219    0.242440    0.176128    4.578590 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.242440    0.000081    4.578672 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.578672   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000362   20.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452   20.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000751   20.359634 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259634   clock uncertainty
                                  0.000000   20.259634   clock reconvergence pessimism
                                 -0.217702   20.041933   library setup time
                                             20.041933   data required time
---------------------------------------------------------------------------------------------
                                             20.041933   data required time
                                             -4.578672   data arrival time
---------------------------------------------------------------------------------------------
                                             15.463262   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004108    0.074729    0.027667    4.027667 ^ ena (in)
                                                         ena (net)
                      0.074729    0.000000    4.027667 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017112    0.211099    0.210299    4.237966 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.211099    0.000332    4.238297 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035715    0.207316    0.163631    4.401929 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.207316    0.000590    4.402519 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003499    0.224355    0.166142    4.568661 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.224355    0.000034    4.568696 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.568696   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000362   20.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452   20.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000771   20.359653 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259655   clock uncertainty
                                  0.000000   20.259655   clock reconvergence pessimism
                                 -0.215056   20.044598   library setup time
                                             20.044598   data required time
---------------------------------------------------------------------------------------------
                                             20.044598   data required time
                                             -4.568696   data arrival time
---------------------------------------------------------------------------------------------
                                             15.475902   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004108    0.074729    0.027667    4.027667 ^ ena (in)
                                                         ena (net)
                      0.074729    0.000000    4.027667 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017112    0.211099    0.210299    4.237966 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.211099    0.000332    4.238297 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035715    0.207316    0.163631    4.401929 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.207317    0.000663    4.402592 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006949    0.205773    0.165782    4.568373 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.205773    0.000163    4.568536 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.568536   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647   20.208715 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820   20.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000755   20.361290 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261290   clock uncertainty
                                  0.000000   20.261290   clock reconvergence pessimism
                                 -0.211368   20.049921   library setup time
                                             20.049921   data required time
---------------------------------------------------------------------------------------------
                                             20.049921   data required time
                                             -4.568536   data arrival time
---------------------------------------------------------------------------------------------
                                             15.481385   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004108    0.074729    0.027667    4.027667 ^ ena (in)
                                                         ena (net)
                      0.074729    0.000000    4.027667 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017112    0.211099    0.210299    4.237966 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.211099    0.000332    4.238297 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035715    0.207316    0.163631    4.401929 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.207317    0.000724    4.402653 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006012    0.188337    0.160040    4.562693 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.188337    0.000084    4.562777 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.562777   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647   20.208715 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820   20.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000743   20.361279 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261278   clock uncertainty
                                  0.000000   20.261278   clock reconvergence pessimism
                                 -0.208123   20.053154   library setup time
                                             20.053154   data required time
---------------------------------------------------------------------------------------------
                                             20.053154   data required time
                                             -4.562777   data arrival time
---------------------------------------------------------------------------------------------
                                             15.490377   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004108    0.074729    0.027667    4.027667 ^ ena (in)
                                                         ena (net)
                      0.074729    0.000000    4.027667 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017112    0.211099    0.210299    4.237966 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.211099    0.000332    4.238297 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035715    0.207316    0.163631    4.401929 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.207316    0.000598    4.402526 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003934    0.154743    0.138405    4.540931 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.154743    0.000074    4.541005 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.541005   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647   20.208715 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820   20.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065269    0.000339   20.360874 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260874   clock uncertainty
                                  0.000000   20.260874   clock reconvergence pessimism
                                 -0.201872   20.059002   library setup time
                                             20.059002   data required time
---------------------------------------------------------------------------------------------
                                             20.059002   data required time
                                             -4.541005   data arrival time
---------------------------------------------------------------------------------------------
                                             15.517998   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004108    0.074729    0.027667    4.027667 ^ ena (in)
                                                         ena (net)
                      0.074729    0.000000    4.027667 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017112    0.211099    0.210299    4.237966 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.211099    0.000332    4.238297 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035715    0.207316    0.163631    4.401929 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.207317    0.000672    4.402601 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003761    0.152055    0.136554    4.539155 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.152055    0.000038    4.539194 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.539194   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647   20.208715 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820   20.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000764   20.361300 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261299   clock uncertainty
                                  0.000000   20.261299   clock reconvergence pessimism
                                 -0.201371   20.059927   library setup time
                                             20.059927   data required time
---------------------------------------------------------------------------------------------
                                             20.059927   data required time
                                             -4.539194   data arrival time
---------------------------------------------------------------------------------------------
                                             15.520734   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004108    0.074729    0.027667    4.027667 ^ ena (in)
                                                         ena (net)
                      0.074729    0.000000    4.027667 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017112    0.211099    0.210299    4.237966 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.211099    0.000321    4.238286 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004755    0.159285    0.113229    4.351516 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.159285    0.000049    4.351565 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003728    0.196449    0.162730    4.514296 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.196449    0.000036    4.514332 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.514332   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000362   20.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452   20.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000727   20.359610 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259609   clock uncertainty
                                  0.000000   20.259609   clock reconvergence pessimism
                                 -0.210051   20.049559   library setup time
                                             20.049559   data required time
---------------------------------------------------------------------------------------------
                                             20.049559   data required time
                                             -4.514332   data arrival time
---------------------------------------------------------------------------------------------
                                             15.535227   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268349    0.002551    4.779313 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779313   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000362   20.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452   20.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063445    0.000567   20.359449 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259449   clock uncertainty
                                  0.000000   20.259449   clock reconvergence pessimism
                                  0.102455   20.361904   library recovery time
                                             20.361904   data required time
---------------------------------------------------------------------------------------------
                                             20.361904   data required time
                                             -4.779313   data arrival time
---------------------------------------------------------------------------------------------
                                             15.582592   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268308    0.001771    4.778533 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.778533   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000362   20.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452   20.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000751   20.359634 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259634   clock uncertainty
                                  0.000000   20.259634   clock reconvergence pessimism
                                  0.102463   20.362099   library recovery time
                                             20.362099   data required time
---------------------------------------------------------------------------------------------
                                             20.362099   data required time
                                             -4.778533   data arrival time
---------------------------------------------------------------------------------------------
                                             15.583565   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268290    0.001316    4.778077 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.778077   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000362   20.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452   20.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000727   20.359610 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259609   clock uncertainty
                                  0.000000   20.259609   clock reconvergence pessimism
                                  0.102466   20.362076   library recovery time
                                             20.362076   data required time
---------------------------------------------------------------------------------------------
                                             20.362076   data required time
                                             -4.778077   data arrival time
---------------------------------------------------------------------------------------------
                                             15.583999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268381    0.003061    4.779822 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779822   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647   20.208715 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820   20.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000755   20.361290 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261290   clock uncertainty
                                  0.000000   20.261290   clock reconvergence pessimism
                                  0.103000   20.364290   library recovery time
                                             20.364290   data required time
---------------------------------------------------------------------------------------------
                                             20.364290   data required time
                                             -4.779822   data arrival time
---------------------------------------------------------------------------------------------
                                             15.584468   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268379    0.003037    4.779798 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779798   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647   20.208715 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820   20.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000743   20.361279 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261278   clock uncertainty
                                  0.000000   20.261278   clock reconvergence pessimism
                                  0.103001   20.364279   library recovery time
                                             20.364279   data required time
---------------------------------------------------------------------------------------------
                                             20.364279   data required time
                                             -4.779798   data arrival time
---------------------------------------------------------------------------------------------
                                             15.584480   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268350    0.002576    4.779337 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779337   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647   20.208715 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820   20.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065269    0.000339   20.360874 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260874   clock uncertainty
                                  0.000000   20.260874   clock reconvergence pessimism
                                  0.103006   20.363880   library recovery time
                                             20.363880   data required time
---------------------------------------------------------------------------------------------
                                             20.363880   data required time
                                             -4.779337   data arrival time
---------------------------------------------------------------------------------------------
                                             15.584544   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268381    0.003068    4.779830 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779830   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647   20.208715 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820   20.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065272    0.000838   20.361374 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261374   clock uncertainty
                                  0.000000   20.261374   clock reconvergence pessimism
                                  0.103000   20.364374   library recovery time
                                             20.364374   data required time
---------------------------------------------------------------------------------------------
                                             20.364374   data required time
                                             -4.779830   data arrival time
---------------------------------------------------------------------------------------------
                                             15.584544   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268374    0.002950    4.779711 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779711   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647   20.208715 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820   20.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065271    0.000764   20.361300 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261299   clock uncertainty
                                  0.000000   20.261299   clock reconvergence pessimism
                                  0.103002   20.364302   library recovery time
                                             20.364302   data required time
---------------------------------------------------------------------------------------------
                                             20.364302   data required time
                                             -4.779711   data arrival time
---------------------------------------------------------------------------------------------
                                             15.584590   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268386    0.003130    4.779891 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779891   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647   20.208715 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820   20.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065273    0.000947   20.361483 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261482   clock uncertainty
                                  0.000000   20.261482   clock reconvergence pessimism
                                  0.103000   20.364483   library recovery time
                                             20.364483   data required time
---------------------------------------------------------------------------------------------
                                             20.364483   data required time
                                             -4.779891   data arrival time
---------------------------------------------------------------------------------------------
                                             15.584590   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318463    0.001295    4.436576 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.092269    0.268268    0.340186    4.776762 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.268388    0.003159    4.779920 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.779920   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071615    0.000647   20.208715 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034977    0.065269    0.151820   20.360535 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065273    0.000961   20.361496 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261496   clock uncertainty
                                  0.000000   20.261496   clock reconvergence pessimism
                                  0.103000   20.364496   library recovery time
                                             20.364496   data required time
---------------------------------------------------------------------------------------------
                                             20.364496   data required time
                                             -4.779920   data arrival time
---------------------------------------------------------------------------------------------
                                             15.584576   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318462    0.001266    4.436546 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054100    0.311288    0.292932    4.729478 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.311304    0.001276    4.730754 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.730754   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000362   20.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452   20.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063445    0.000574   20.359457 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259457   clock uncertainty
                                  0.000000   20.259457   clock reconvergence pessimism
                                  0.094501   20.353960   library recovery time
                                             20.353960   data required time
---------------------------------------------------------------------------------------------
                                             20.353960   data required time
                                             -4.730754   data arrival time
---------------------------------------------------------------------------------------------
                                             15.623204   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318462    0.001266    4.436546 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054100    0.311288    0.292932    4.729478 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.311304    0.001249    4.730728 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.730728   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000362   20.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452   20.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063445    0.000556   20.359440 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259439   clock uncertainty
                                  0.000000   20.259439   clock reconvergence pessimism
                                  0.094502   20.353941   library recovery time
                                             20.353941   data required time
---------------------------------------------------------------------------------------------
                                             20.353941   data required time
                                             -4.730728   data arrival time
---------------------------------------------------------------------------------------------
                                             15.623214   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004048    0.074102    0.027269    4.027269 ^ rst_n (in)
                                                         rst_n (net)
                      0.074102    0.000000    4.027269 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005140    0.088298    0.134929    4.162198 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088298    0.000048    4.162246 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055533    0.318446    0.273034    4.435281 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.318462    0.001266    4.436546 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054100    0.311288    0.292932    4.729478 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.311290    0.000462    4.729940 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.729940   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027363    0.094690    0.046798   20.046799 ^ clk (in)
                                                         clk (net)
                      0.094692    0.000000   20.046799 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046295    0.071613    0.161270   20.208069 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071614    0.000362   20.208431 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031729    0.063444    0.150452   20.358883 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063446    0.000771   20.359653 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259655   clock uncertainty
                                  0.000000   20.259655   clock reconvergence pessimism
                                  0.094504   20.354158   library recovery time
                                             20.354158   data required time
---------------------------------------------------------------------------------------------
                                             20.354158   data required time
                                             -4.729940   data arrival time
---------------------------------------------------------------------------------------------
                                             15.624217   slack (MET)



