
AdaptiveCruiseControl_1.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003894  08000130  08000130  00001130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  080039c4  080039c4  000049c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a48  08003a48  00005030  2**0
                  CONTENTS
  4 .ARM          00000000  08003a48  08003a48  00005030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a48  08003a48  00005030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a48  08003a48  00004a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a4c  08003a4c  00004a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  08003a50  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000320  20000030  08003a80  00005030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  08003a80  00005350  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005030  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003e6a  00000000  00000000  00005059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e62  00000000  00000000  00008ec3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000430  00000000  00000000  00009d28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000319  00000000  00000000  0000a158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003e1c  00000000  00000000  0000a471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000558a  00000000  00000000  0000e28d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000ddd9  00000000  00000000  00013817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000215f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001224  00000000  00000000  00021634  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  00022858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000030 	.word	0x20000030
 800014c:	00000000 	.word	0x00000000
 8000150:	080039ac 	.word	0x080039ac

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000034 	.word	0x20000034
 800016c:	080039ac 	.word	0x080039ac

08000170 <__aeabi_drsub>:
 8000170:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000174:	e002      	b.n	800017c <__adddf3>
 8000176:	bf00      	nop

08000178 <__aeabi_dsub>:
 8000178:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800017c <__adddf3>:
 800017c:	b530      	push	{r4, r5, lr}
 800017e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000182:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000186:	ea94 0f05 	teq	r4, r5
 800018a:	bf08      	it	eq
 800018c:	ea90 0f02 	teqeq	r0, r2
 8000190:	bf1f      	itttt	ne
 8000192:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000196:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800019e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a2:	f000 80e2 	beq.w	800036a <__adddf3+0x1ee>
 80001a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ae:	bfb8      	it	lt
 80001b0:	426d      	neglt	r5, r5
 80001b2:	dd0c      	ble.n	80001ce <__adddf3+0x52>
 80001b4:	442c      	add	r4, r5
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	ea82 0000 	eor.w	r0, r2, r0
 80001c2:	ea83 0101 	eor.w	r1, r3, r1
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	2d36      	cmp	r5, #54	@ 0x36
 80001d0:	bf88      	it	hi
 80001d2:	bd30      	pophi	{r4, r5, pc}
 80001d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x70>
 80001e6:	4240      	negs	r0, r0
 80001e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001f8:	d002      	beq.n	8000200 <__adddf3+0x84>
 80001fa:	4252      	negs	r2, r2
 80001fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000200:	ea94 0f05 	teq	r4, r5
 8000204:	f000 80a7 	beq.w	8000356 <__adddf3+0x1da>
 8000208:	f1a4 0401 	sub.w	r4, r4, #1
 800020c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000210:	db0d      	blt.n	800022e <__adddf3+0xb2>
 8000212:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000216:	fa22 f205 	lsr.w	r2, r2, r5
 800021a:	1880      	adds	r0, r0, r2
 800021c:	f141 0100 	adc.w	r1, r1, #0
 8000220:	fa03 f20e 	lsl.w	r2, r3, lr
 8000224:	1880      	adds	r0, r0, r2
 8000226:	fa43 f305 	asr.w	r3, r3, r5
 800022a:	4159      	adcs	r1, r3
 800022c:	e00e      	b.n	800024c <__adddf3+0xd0>
 800022e:	f1a5 0520 	sub.w	r5, r5, #32
 8000232:	f10e 0e20 	add.w	lr, lr, #32
 8000236:	2a01      	cmp	r2, #1
 8000238:	fa03 fc0e 	lsl.w	ip, r3, lr
 800023c:	bf28      	it	cs
 800023e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000242:	fa43 f305 	asr.w	r3, r3, r5
 8000246:	18c0      	adds	r0, r0, r3
 8000248:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800024c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000250:	d507      	bpl.n	8000262 <__adddf3+0xe6>
 8000252:	f04f 0e00 	mov.w	lr, #0
 8000256:	f1dc 0c00 	rsbs	ip, ip, #0
 800025a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800025e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000262:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000266:	d31b      	bcc.n	80002a0 <__adddf3+0x124>
 8000268:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800026c:	d30c      	bcc.n	8000288 <__adddf3+0x10c>
 800026e:	0849      	lsrs	r1, r1, #1
 8000270:	ea5f 0030 	movs.w	r0, r0, rrx
 8000274:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000278:	f104 0401 	add.w	r4, r4, #1
 800027c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000280:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000284:	f080 809a 	bcs.w	80003bc <__adddf3+0x240>
 8000288:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800028c:	bf08      	it	eq
 800028e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000292:	f150 0000 	adcs.w	r0, r0, #0
 8000296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029a:	ea41 0105 	orr.w	r1, r1, r5
 800029e:	bd30      	pop	{r4, r5, pc}
 80002a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a4:	4140      	adcs	r0, r0
 80002a6:	eb41 0101 	adc.w	r1, r1, r1
 80002aa:	3c01      	subs	r4, #1
 80002ac:	bf28      	it	cs
 80002ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b2:	d2e9      	bcs.n	8000288 <__adddf3+0x10c>
 80002b4:	f091 0f00 	teq	r1, #0
 80002b8:	bf04      	itt	eq
 80002ba:	4601      	moveq	r1, r0
 80002bc:	2000      	moveq	r0, #0
 80002be:	fab1 f381 	clz	r3, r1
 80002c2:	bf08      	it	eq
 80002c4:	3320      	addeq	r3, #32
 80002c6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ca:	f1b3 0220 	subs.w	r2, r3, #32
 80002ce:	da0c      	bge.n	80002ea <__adddf3+0x16e>
 80002d0:	320c      	adds	r2, #12
 80002d2:	dd08      	ble.n	80002e6 <__adddf3+0x16a>
 80002d4:	f102 0c14 	add.w	ip, r2, #20
 80002d8:	f1c2 020c 	rsb	r2, r2, #12
 80002dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e0:	fa21 f102 	lsr.w	r1, r1, r2
 80002e4:	e00c      	b.n	8000300 <__adddf3+0x184>
 80002e6:	f102 0214 	add.w	r2, r2, #20
 80002ea:	bfd8      	it	le
 80002ec:	f1c2 0c20 	rsble	ip, r2, #32
 80002f0:	fa01 f102 	lsl.w	r1, r1, r2
 80002f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002f8:	bfdc      	itt	le
 80002fa:	ea41 010c 	orrle.w	r1, r1, ip
 80002fe:	4090      	lslle	r0, r2
 8000300:	1ae4      	subs	r4, r4, r3
 8000302:	bfa2      	ittt	ge
 8000304:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000308:	4329      	orrge	r1, r5
 800030a:	bd30      	popge	{r4, r5, pc}
 800030c:	ea6f 0404 	mvn.w	r4, r4
 8000310:	3c1f      	subs	r4, #31
 8000312:	da1c      	bge.n	800034e <__adddf3+0x1d2>
 8000314:	340c      	adds	r4, #12
 8000316:	dc0e      	bgt.n	8000336 <__adddf3+0x1ba>
 8000318:	f104 0414 	add.w	r4, r4, #20
 800031c:	f1c4 0220 	rsb	r2, r4, #32
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f302 	lsl.w	r3, r1, r2
 8000328:	ea40 0003 	orr.w	r0, r0, r3
 800032c:	fa21 f304 	lsr.w	r3, r1, r4
 8000330:	ea45 0103 	orr.w	r1, r5, r3
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f1c4 040c 	rsb	r4, r4, #12
 800033a:	f1c4 0220 	rsb	r2, r4, #32
 800033e:	fa20 f002 	lsr.w	r0, r0, r2
 8000342:	fa01 f304 	lsl.w	r3, r1, r4
 8000346:	ea40 0003 	orr.w	r0, r0, r3
 800034a:	4629      	mov	r1, r5
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	fa21 f004 	lsr.w	r0, r1, r4
 8000352:	4629      	mov	r1, r5
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f094 0f00 	teq	r4, #0
 800035a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800035e:	bf06      	itte	eq
 8000360:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000364:	3401      	addeq	r4, #1
 8000366:	3d01      	subne	r5, #1
 8000368:	e74e      	b.n	8000208 <__adddf3+0x8c>
 800036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800036e:	bf18      	it	ne
 8000370:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000374:	d029      	beq.n	80003ca <__adddf3+0x24e>
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	d005      	beq.n	800038e <__adddf3+0x212>
 8000382:	ea54 0c00 	orrs.w	ip, r4, r0
 8000386:	bf04      	itt	eq
 8000388:	4619      	moveq	r1, r3
 800038a:	4610      	moveq	r0, r2
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	ea91 0f03 	teq	r1, r3
 8000392:	bf1e      	ittt	ne
 8000394:	2100      	movne	r1, #0
 8000396:	2000      	movne	r0, #0
 8000398:	bd30      	popne	{r4, r5, pc}
 800039a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800039e:	d105      	bne.n	80003ac <__adddf3+0x230>
 80003a0:	0040      	lsls	r0, r0, #1
 80003a2:	4149      	adcs	r1, r1
 80003a4:	bf28      	it	cs
 80003a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003aa:	bd30      	pop	{r4, r5, pc}
 80003ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b0:	bf3c      	itt	cc
 80003b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003b6:	bd30      	popcc	{r4, r5, pc}
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c4:	f04f 0000 	mov.w	r0, #0
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf1a      	itte	ne
 80003d0:	4619      	movne	r1, r3
 80003d2:	4610      	movne	r0, r2
 80003d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003d8:	bf1c      	itt	ne
 80003da:	460b      	movne	r3, r1
 80003dc:	4602      	movne	r2, r0
 80003de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e2:	bf06      	itte	eq
 80003e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003e8:	ea91 0f03 	teqeq	r1, r3
 80003ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	bf00      	nop

080003f4 <__aeabi_ui2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f04f 0500 	mov.w	r5, #0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e750      	b.n	80002b4 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_i2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000428:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e73e      	b.n	80002b4 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_f2d>:
 8000438:	0042      	lsls	r2, r0, #1
 800043a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800043e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000442:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000446:	bf1f      	itttt	ne
 8000448:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800044c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000450:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000454:	4770      	bxne	lr
 8000456:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045a:	bf08      	it	eq
 800045c:	4770      	bxeq	lr
 800045e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000462:	bf04      	itt	eq
 8000464:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000474:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000478:	e71c      	b.n	80002b4 <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_ul2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f04f 0500 	mov.w	r5, #0
 800048a:	e00a      	b.n	80004a2 <__aeabi_l2d+0x16>

0800048c <__aeabi_l2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049a:	d502      	bpl.n	80004a2 <__aeabi_l2d+0x16>
 800049c:	4240      	negs	r0, r0
 800049e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ae:	f43f aed8 	beq.w	8000262 <__adddf3+0xe6>
 80004b2:	f04f 0203 	mov.w	r2, #3
 80004b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ba:	bf18      	it	ne
 80004bc:	3203      	addne	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d2:	fa20 f002 	lsr.w	r0, r0, r2
 80004d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004da:	ea40 000e 	orr.w	r0, r0, lr
 80004de:	fa21 f102 	lsr.w	r1, r1, r2
 80004e2:	4414      	add	r4, r2
 80004e4:	e6bd      	b.n	8000262 <__adddf3+0xe6>
 80004e6:	bf00      	nop

080004e8 <__aeabi_dmul>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f6:	bf1d      	ittte	ne
 80004f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004fc:	ea94 0f0c 	teqne	r4, ip
 8000500:	ea95 0f0c 	teqne	r5, ip
 8000504:	f000 f8de 	bleq	80006c4 <__aeabi_dmul+0x1dc>
 8000508:	442c      	add	r4, r5
 800050a:	ea81 0603 	eor.w	r6, r1, r3
 800050e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000512:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000516:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051a:	bf18      	it	ne
 800051c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000520:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000524:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000528:	d038      	beq.n	800059c <__aeabi_dmul+0xb4>
 800052a:	fba0 ce02 	umull	ip, lr, r0, r2
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000536:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053e:	f04f 0600 	mov.w	r6, #0
 8000542:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000546:	f09c 0f00 	teq	ip, #0
 800054a:	bf18      	it	ne
 800054c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000550:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000554:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000558:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800055c:	d204      	bcs.n	8000568 <__aeabi_dmul+0x80>
 800055e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000562:	416d      	adcs	r5, r5
 8000564:	eb46 0606 	adc.w	r6, r6, r6
 8000568:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800056c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000570:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000574:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000578:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800057c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000580:	bf88      	it	hi
 8000582:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000586:	d81e      	bhi.n	80005c6 <__aeabi_dmul+0xde>
 8000588:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800058c:	bf08      	it	eq
 800058e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000592:	f150 0000 	adcs.w	r0, r0, #0
 8000596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a0:	ea46 0101 	orr.w	r1, r6, r1
 80005a4:	ea40 0002 	orr.w	r0, r0, r2
 80005a8:	ea81 0103 	eor.w	r1, r1, r3
 80005ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b0:	bfc2      	ittt	gt
 80005b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	popgt	{r4, r5, r6, pc}
 80005bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c0:	f04f 0e00 	mov.w	lr, #0
 80005c4:	3c01      	subs	r4, #1
 80005c6:	f300 80ab 	bgt.w	8000720 <__aeabi_dmul+0x238>
 80005ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ce:	bfde      	ittt	le
 80005d0:	2000      	movle	r0, #0
 80005d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005d6:	bd70      	pople	{r4, r5, r6, pc}
 80005d8:	f1c4 0400 	rsb	r4, r4, #0
 80005dc:	3c20      	subs	r4, #32
 80005de:	da35      	bge.n	800064c <__aeabi_dmul+0x164>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc1b      	bgt.n	800061c <__aeabi_dmul+0x134>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0520 	rsb	r5, r4, #32
 80005ec:	fa00 f305 	lsl.w	r3, r0, r5
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f205 	lsl.w	r2, r1, r5
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000600:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000608:	fa21 f604 	lsr.w	r6, r1, r4
 800060c:	eb42 0106 	adc.w	r1, r2, r6
 8000610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000614:	bf08      	it	eq
 8000616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f1c4 040c 	rsb	r4, r4, #12
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f304 	lsl.w	r3, r0, r4
 8000628:	fa20 f005 	lsr.w	r0, r0, r5
 800062c:	fa01 f204 	lsl.w	r2, r1, r4
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	f141 0100 	adc.w	r1, r1, #0
 8000640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000644:	bf08      	it	eq
 8000646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f205 	lsl.w	r2, r0, r5
 8000654:	ea4e 0e02 	orr.w	lr, lr, r2
 8000658:	fa20 f304 	lsr.w	r3, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea43 0302 	orr.w	r3, r3, r2
 8000664:	fa21 f004 	lsr.w	r0, r1, r4
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	fa21 f204 	lsr.w	r2, r1, r4
 8000670:	ea20 0002 	bic.w	r0, r0, r2
 8000674:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f094 0f00 	teq	r4, #0
 8000688:	d10f      	bne.n	80006aa <__aeabi_dmul+0x1c2>
 800068a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800068e:	0040      	lsls	r0, r0, #1
 8000690:	eb41 0101 	adc.w	r1, r1, r1
 8000694:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3c01      	subeq	r4, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1a6>
 800069e:	ea41 0106 	orr.w	r1, r1, r6
 80006a2:	f095 0f00 	teq	r5, #0
 80006a6:	bf18      	it	ne
 80006a8:	4770      	bxne	lr
 80006aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	eb43 0303 	adc.w	r3, r3, r3
 80006b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3d01      	subeq	r5, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1c6>
 80006be:	ea43 0306 	orr.w	r3, r3, r6
 80006c2:	4770      	bx	lr
 80006c4:	ea94 0f0c 	teq	r4, ip
 80006c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006cc:	bf18      	it	ne
 80006ce:	ea95 0f0c 	teqne	r5, ip
 80006d2:	d00c      	beq.n	80006ee <__aeabi_dmul+0x206>
 80006d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d8:	bf18      	it	ne
 80006da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006de:	d1d1      	bne.n	8000684 <__aeabi_dmul+0x19c>
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	bd70      	pop	{r4, r5, r6, pc}
 80006ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f2:	bf06      	itte	eq
 80006f4:	4610      	moveq	r0, r2
 80006f6:	4619      	moveq	r1, r3
 80006f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fc:	d019      	beq.n	8000732 <__aeabi_dmul+0x24a>
 80006fe:	ea94 0f0c 	teq	r4, ip
 8000702:	d102      	bne.n	800070a <__aeabi_dmul+0x222>
 8000704:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000708:	d113      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800070a:	ea95 0f0c 	teq	r5, ip
 800070e:	d105      	bne.n	800071c <__aeabi_dmul+0x234>
 8000710:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000714:	bf1c      	itt	ne
 8000716:	4610      	movne	r0, r2
 8000718:	4619      	movne	r1, r3
 800071a:	d10a      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800071c:	ea81 0103 	eor.w	r1, r1, r3
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000728:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	bd70      	pop	{r4, r5, r6, pc}
 8000732:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000736:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073a:	bd70      	pop	{r4, r5, r6, pc}

0800073c <__aeabi_ddiv>:
 800073c:	b570      	push	{r4, r5, r6, lr}
 800073e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000742:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000746:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074a:	bf1d      	ittte	ne
 800074c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000750:	ea94 0f0c 	teqne	r4, ip
 8000754:	ea95 0f0c 	teqne	r5, ip
 8000758:	f000 f8a7 	bleq	80008aa <__aeabi_ddiv+0x16e>
 800075c:	eba4 0405 	sub.w	r4, r4, r5
 8000760:	ea81 0e03 	eor.w	lr, r1, r3
 8000764:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000768:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800076c:	f000 8088 	beq.w	8000880 <__aeabi_ddiv+0x144>
 8000770:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000774:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000778:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800077c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000780:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000784:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000788:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800078c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000790:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000794:	429d      	cmp	r5, r3
 8000796:	bf08      	it	eq
 8000798:	4296      	cmpeq	r6, r2
 800079a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800079e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a2:	d202      	bcs.n	80007aa <__aeabi_ddiv+0x6e>
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	1ab6      	subs	r6, r6, r2
 80007ac:	eb65 0503 	sbc.w	r5, r5, r3
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000818:	ea55 0e06 	orrs.w	lr, r5, r6
 800081c:	d018      	beq.n	8000850 <__aeabi_ddiv+0x114>
 800081e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000822:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000826:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000832:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000836:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083a:	d1c0      	bne.n	80007be <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000840:	d10b      	bne.n	800085a <__aeabi_ddiv+0x11e>
 8000842:	ea41 0100 	orr.w	r1, r1, r0
 8000846:	f04f 0000 	mov.w	r0, #0
 800084a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800084e:	e7b6      	b.n	80007be <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000854:	bf04      	itt	eq
 8000856:	4301      	orreq	r1, r0
 8000858:	2000      	moveq	r0, #0
 800085a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800085e:	bf88      	it	hi
 8000860:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000864:	f63f aeaf 	bhi.w	80005c6 <__aeabi_dmul+0xde>
 8000868:	ebb5 0c03 	subs.w	ip, r5, r3
 800086c:	bf04      	itt	eq
 800086e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000872:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000876:	f150 0000 	adcs.w	r0, r0, #0
 800087a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087e:	bd70      	pop	{r4, r5, r6, pc}
 8000880:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000884:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000888:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800088c:	bfc2      	ittt	gt
 800088e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000896:	bd70      	popgt	{r4, r5, r6, pc}
 8000898:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800089c:	f04f 0e00 	mov.w	lr, #0
 80008a0:	3c01      	subs	r4, #1
 80008a2:	e690      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008a4:	ea45 0e06 	orr.w	lr, r5, r6
 80008a8:	e68d      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	bf08      	it	eq
 80008b4:	ea95 0f0c 	teqeq	r5, ip
 80008b8:	f43f af3b 	beq.w	8000732 <__aeabi_dmul+0x24a>
 80008bc:	ea94 0f0c 	teq	r4, ip
 80008c0:	d10a      	bne.n	80008d8 <__aeabi_ddiv+0x19c>
 80008c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c6:	f47f af34 	bne.w	8000732 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	f47f af25 	bne.w	800071c <__aeabi_dmul+0x234>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e72c      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008d8:	ea95 0f0c 	teq	r5, ip
 80008dc:	d106      	bne.n	80008ec <__aeabi_ddiv+0x1b0>
 80008de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e2:	f43f aefd 	beq.w	80006e0 <__aeabi_dmul+0x1f8>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e722      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f0:	bf18      	it	ne
 80008f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f6:	f47f aec5 	bne.w	8000684 <__aeabi_dmul+0x19c>
 80008fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fe:	f47f af0d 	bne.w	800071c <__aeabi_dmul+0x234>
 8000902:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000906:	f47f aeeb 	bne.w	80006e0 <__aeabi_dmul+0x1f8>
 800090a:	e712      	b.n	8000732 <__aeabi_dmul+0x24a>

0800090c <__aeabi_d2uiz>:
 800090c:	004a      	lsls	r2, r1, #1
 800090e:	d211      	bcs.n	8000934 <__aeabi_d2uiz+0x28>
 8000910:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000914:	d211      	bcs.n	800093a <__aeabi_d2uiz+0x2e>
 8000916:	d50d      	bpl.n	8000934 <__aeabi_d2uiz+0x28>
 8000918:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800091c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000920:	d40e      	bmi.n	8000940 <__aeabi_d2uiz+0x34>
 8000922:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000926:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800092a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800092e:	fa23 f002 	lsr.w	r0, r3, r2
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800093e:	d102      	bne.n	8000946 <__aeabi_d2uiz+0x3a>
 8000940:	f04f 30ff 	mov.w	r0, #4294967295
 8000944:	4770      	bx	lr
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	4770      	bx	lr

0800094c <__aeabi_d2f>:
 800094c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000950:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000954:	bf24      	itt	cs
 8000956:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800095a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800095e:	d90d      	bls.n	800097c <__aeabi_d2f+0x30>
 8000960:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000964:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000968:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800096c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000970:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000974:	bf08      	it	eq
 8000976:	f020 0001 	biceq.w	r0, r0, #1
 800097a:	4770      	bx	lr
 800097c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000980:	d121      	bne.n	80009c6 <__aeabi_d2f+0x7a>
 8000982:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000986:	bfbc      	itt	lt
 8000988:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800098c:	4770      	bxlt	lr
 800098e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000992:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000996:	f1c2 0218 	rsb	r2, r2, #24
 800099a:	f1c2 0c20 	rsb	ip, r2, #32
 800099e:	fa10 f30c 	lsls.w	r3, r0, ip
 80009a2:	fa20 f002 	lsr.w	r0, r0, r2
 80009a6:	bf18      	it	ne
 80009a8:	f040 0001 	orrne.w	r0, r0, #1
 80009ac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009b0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009b4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009b8:	ea40 000c 	orr.w	r0, r0, ip
 80009bc:	fa23 f302 	lsr.w	r3, r3, r2
 80009c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009c4:	e7cc      	b.n	8000960 <__aeabi_d2f+0x14>
 80009c6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009ca:	d107      	bne.n	80009dc <__aeabi_d2f+0x90>
 80009cc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009d0:	bf1e      	ittt	ne
 80009d2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009d6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009da:	4770      	bxne	lr
 80009dc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80009e0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop

080009ec <__aeabi_frsub>:
 80009ec:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80009f0:	e002      	b.n	80009f8 <__addsf3>
 80009f2:	bf00      	nop

080009f4 <__aeabi_fsub>:
 80009f4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080009f8 <__addsf3>:
 80009f8:	0042      	lsls	r2, r0, #1
 80009fa:	bf1f      	itttt	ne
 80009fc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a00:	ea92 0f03 	teqne	r2, r3
 8000a04:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a08:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a0c:	d06a      	beq.n	8000ae4 <__addsf3+0xec>
 8000a0e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a12:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a16:	bfc1      	itttt	gt
 8000a18:	18d2      	addgt	r2, r2, r3
 8000a1a:	4041      	eorgt	r1, r0
 8000a1c:	4048      	eorgt	r0, r1
 8000a1e:	4041      	eorgt	r1, r0
 8000a20:	bfb8      	it	lt
 8000a22:	425b      	neglt	r3, r3
 8000a24:	2b19      	cmp	r3, #25
 8000a26:	bf88      	it	hi
 8000a28:	4770      	bxhi	lr
 8000a2a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a2e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a32:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a3e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000a42:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000a46:	bf18      	it	ne
 8000a48:	4249      	negne	r1, r1
 8000a4a:	ea92 0f03 	teq	r2, r3
 8000a4e:	d03f      	beq.n	8000ad0 <__addsf3+0xd8>
 8000a50:	f1a2 0201 	sub.w	r2, r2, #1
 8000a54:	fa41 fc03 	asr.w	ip, r1, r3
 8000a58:	eb10 000c 	adds.w	r0, r0, ip
 8000a5c:	f1c3 0320 	rsb	r3, r3, #32
 8000a60:	fa01 f103 	lsl.w	r1, r1, r3
 8000a64:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a68:	d502      	bpl.n	8000a70 <__addsf3+0x78>
 8000a6a:	4249      	negs	r1, r1
 8000a6c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a70:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a74:	d313      	bcc.n	8000a9e <__addsf3+0xa6>
 8000a76:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a7a:	d306      	bcc.n	8000a8a <__addsf3+0x92>
 8000a7c:	0840      	lsrs	r0, r0, #1
 8000a7e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a82:	f102 0201 	add.w	r2, r2, #1
 8000a86:	2afe      	cmp	r2, #254	@ 0xfe
 8000a88:	d251      	bcs.n	8000b2e <__addsf3+0x136>
 8000a8a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a92:	bf08      	it	eq
 8000a94:	f020 0001 	biceq.w	r0, r0, #1
 8000a98:	ea40 0003 	orr.w	r0, r0, r3
 8000a9c:	4770      	bx	lr
 8000a9e:	0049      	lsls	r1, r1, #1
 8000aa0:	eb40 0000 	adc.w	r0, r0, r0
 8000aa4:	3a01      	subs	r2, #1
 8000aa6:	bf28      	it	cs
 8000aa8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000aac:	d2ed      	bcs.n	8000a8a <__addsf3+0x92>
 8000aae:	fab0 fc80 	clz	ip, r0
 8000ab2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ab6:	ebb2 020c 	subs.w	r2, r2, ip
 8000aba:	fa00 f00c 	lsl.w	r0, r0, ip
 8000abe:	bfaa      	itet	ge
 8000ac0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ac4:	4252      	neglt	r2, r2
 8000ac6:	4318      	orrge	r0, r3
 8000ac8:	bfbc      	itt	lt
 8000aca:	40d0      	lsrlt	r0, r2
 8000acc:	4318      	orrlt	r0, r3
 8000ace:	4770      	bx	lr
 8000ad0:	f092 0f00 	teq	r2, #0
 8000ad4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000ad8:	bf06      	itte	eq
 8000ada:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000ade:	3201      	addeq	r2, #1
 8000ae0:	3b01      	subne	r3, #1
 8000ae2:	e7b5      	b.n	8000a50 <__addsf3+0x58>
 8000ae4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ae8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000aec:	bf18      	it	ne
 8000aee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000af2:	d021      	beq.n	8000b38 <__addsf3+0x140>
 8000af4:	ea92 0f03 	teq	r2, r3
 8000af8:	d004      	beq.n	8000b04 <__addsf3+0x10c>
 8000afa:	f092 0f00 	teq	r2, #0
 8000afe:	bf08      	it	eq
 8000b00:	4608      	moveq	r0, r1
 8000b02:	4770      	bx	lr
 8000b04:	ea90 0f01 	teq	r0, r1
 8000b08:	bf1c      	itt	ne
 8000b0a:	2000      	movne	r0, #0
 8000b0c:	4770      	bxne	lr
 8000b0e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b12:	d104      	bne.n	8000b1e <__addsf3+0x126>
 8000b14:	0040      	lsls	r0, r0, #1
 8000b16:	bf28      	it	cs
 8000b18:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b1c:	4770      	bx	lr
 8000b1e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b22:	bf3c      	itt	cc
 8000b24:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b28:	4770      	bxcc	lr
 8000b2a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b2e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000b32:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b36:	4770      	bx	lr
 8000b38:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b3c:	bf16      	itet	ne
 8000b3e:	4608      	movne	r0, r1
 8000b40:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b44:	4601      	movne	r1, r0
 8000b46:	0242      	lsls	r2, r0, #9
 8000b48:	bf06      	itte	eq
 8000b4a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b4e:	ea90 0f01 	teqeq	r0, r1
 8000b52:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_ui2f>:
 8000b58:	f04f 0300 	mov.w	r3, #0
 8000b5c:	e004      	b.n	8000b68 <__aeabi_i2f+0x8>
 8000b5e:	bf00      	nop

08000b60 <__aeabi_i2f>:
 8000b60:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b64:	bf48      	it	mi
 8000b66:	4240      	negmi	r0, r0
 8000b68:	ea5f 0c00 	movs.w	ip, r0
 8000b6c:	bf08      	it	eq
 8000b6e:	4770      	bxeq	lr
 8000b70:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b74:	4601      	mov	r1, r0
 8000b76:	f04f 0000 	mov.w	r0, #0
 8000b7a:	e01c      	b.n	8000bb6 <__aeabi_l2f+0x2a>

08000b7c <__aeabi_ul2f>:
 8000b7c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b80:	bf08      	it	eq
 8000b82:	4770      	bxeq	lr
 8000b84:	f04f 0300 	mov.w	r3, #0
 8000b88:	e00a      	b.n	8000ba0 <__aeabi_l2f+0x14>
 8000b8a:	bf00      	nop

08000b8c <__aeabi_l2f>:
 8000b8c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b90:	bf08      	it	eq
 8000b92:	4770      	bxeq	lr
 8000b94:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b98:	d502      	bpl.n	8000ba0 <__aeabi_l2f+0x14>
 8000b9a:	4240      	negs	r0, r0
 8000b9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ba0:	ea5f 0c01 	movs.w	ip, r1
 8000ba4:	bf02      	ittt	eq
 8000ba6:	4684      	moveq	ip, r0
 8000ba8:	4601      	moveq	r1, r0
 8000baa:	2000      	moveq	r0, #0
 8000bac:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000bb0:	bf08      	it	eq
 8000bb2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000bb6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000bba:	fabc f28c 	clz	r2, ip
 8000bbe:	3a08      	subs	r2, #8
 8000bc0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bc4:	db10      	blt.n	8000be8 <__aeabi_l2f+0x5c>
 8000bc6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bca:	4463      	add	r3, ip
 8000bcc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bd0:	f1c2 0220 	rsb	r2, r2, #32
 8000bd4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000bd8:	fa20 f202 	lsr.w	r2, r0, r2
 8000bdc:	eb43 0002 	adc.w	r0, r3, r2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f102 0220 	add.w	r2, r2, #32
 8000bec:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bf0:	f1c2 0220 	rsb	r2, r2, #32
 8000bf4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000bf8:	fa21 f202 	lsr.w	r2, r1, r2
 8000bfc:	eb43 0002 	adc.w	r0, r3, r2
 8000c00:	bf08      	it	eq
 8000c02:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_fmul>:
 8000c08:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000c0c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c10:	bf1e      	ittt	ne
 8000c12:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c16:	ea92 0f0c 	teqne	r2, ip
 8000c1a:	ea93 0f0c 	teqne	r3, ip
 8000c1e:	d06f      	beq.n	8000d00 <__aeabi_fmul+0xf8>
 8000c20:	441a      	add	r2, r3
 8000c22:	ea80 0c01 	eor.w	ip, r0, r1
 8000c26:	0240      	lsls	r0, r0, #9
 8000c28:	bf18      	it	ne
 8000c2a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c2e:	d01e      	beq.n	8000c6e <__aeabi_fmul+0x66>
 8000c30:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000c34:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c38:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c3c:	fba0 3101 	umull	r3, r1, r0, r1
 8000c40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000c44:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000c48:	bf3e      	ittt	cc
 8000c4a:	0049      	lslcc	r1, r1, #1
 8000c4c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c50:	005b      	lslcc	r3, r3, #1
 8000c52:	ea40 0001 	orr.w	r0, r0, r1
 8000c56:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000c5a:	2afd      	cmp	r2, #253	@ 0xfd
 8000c5c:	d81d      	bhi.n	8000c9a <__aeabi_fmul+0x92>
 8000c5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c66:	bf08      	it	eq
 8000c68:	f020 0001 	biceq.w	r0, r0, #1
 8000c6c:	4770      	bx	lr
 8000c6e:	f090 0f00 	teq	r0, #0
 8000c72:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c76:	bf08      	it	eq
 8000c78:	0249      	lsleq	r1, r1, #9
 8000c7a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c7e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c82:	3a7f      	subs	r2, #127	@ 0x7f
 8000c84:	bfc2      	ittt	gt
 8000c86:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c8a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c8e:	4770      	bxgt	lr
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	3a01      	subs	r2, #1
 8000c9a:	dc5d      	bgt.n	8000d58 <__aeabi_fmul+0x150>
 8000c9c:	f112 0f19 	cmn.w	r2, #25
 8000ca0:	bfdc      	itt	le
 8000ca2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000ca6:	4770      	bxle	lr
 8000ca8:	f1c2 0200 	rsb	r2, r2, #0
 8000cac:	0041      	lsls	r1, r0, #1
 8000cae:	fa21 f102 	lsr.w	r1, r1, r2
 8000cb2:	f1c2 0220 	rsb	r2, r2, #32
 8000cb6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cba:	ea5f 0031 	movs.w	r0, r1, rrx
 8000cbe:	f140 0000 	adc.w	r0, r0, #0
 8000cc2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000cc6:	bf08      	it	eq
 8000cc8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ccc:	4770      	bx	lr
 8000cce:	f092 0f00 	teq	r2, #0
 8000cd2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000cd6:	bf02      	ittt	eq
 8000cd8:	0040      	lsleq	r0, r0, #1
 8000cda:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000cde:	3a01      	subeq	r2, #1
 8000ce0:	d0f9      	beq.n	8000cd6 <__aeabi_fmul+0xce>
 8000ce2:	ea40 000c 	orr.w	r0, r0, ip
 8000ce6:	f093 0f00 	teq	r3, #0
 8000cea:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cee:	bf02      	ittt	eq
 8000cf0:	0049      	lsleq	r1, r1, #1
 8000cf2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000cf6:	3b01      	subeq	r3, #1
 8000cf8:	d0f9      	beq.n	8000cee <__aeabi_fmul+0xe6>
 8000cfa:	ea41 010c 	orr.w	r1, r1, ip
 8000cfe:	e78f      	b.n	8000c20 <__aeabi_fmul+0x18>
 8000d00:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d04:	ea92 0f0c 	teq	r2, ip
 8000d08:	bf18      	it	ne
 8000d0a:	ea93 0f0c 	teqne	r3, ip
 8000d0e:	d00a      	beq.n	8000d26 <__aeabi_fmul+0x11e>
 8000d10:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000d14:	bf18      	it	ne
 8000d16:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000d1a:	d1d8      	bne.n	8000cce <__aeabi_fmul+0xc6>
 8000d1c:	ea80 0001 	eor.w	r0, r0, r1
 8000d20:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d24:	4770      	bx	lr
 8000d26:	f090 0f00 	teq	r0, #0
 8000d2a:	bf17      	itett	ne
 8000d2c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000d30:	4608      	moveq	r0, r1
 8000d32:	f091 0f00 	teqne	r1, #0
 8000d36:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000d3a:	d014      	beq.n	8000d66 <__aeabi_fmul+0x15e>
 8000d3c:	ea92 0f0c 	teq	r2, ip
 8000d40:	d101      	bne.n	8000d46 <__aeabi_fmul+0x13e>
 8000d42:	0242      	lsls	r2, r0, #9
 8000d44:	d10f      	bne.n	8000d66 <__aeabi_fmul+0x15e>
 8000d46:	ea93 0f0c 	teq	r3, ip
 8000d4a:	d103      	bne.n	8000d54 <__aeabi_fmul+0x14c>
 8000d4c:	024b      	lsls	r3, r1, #9
 8000d4e:	bf18      	it	ne
 8000d50:	4608      	movne	r0, r1
 8000d52:	d108      	bne.n	8000d66 <__aeabi_fmul+0x15e>
 8000d54:	ea80 0001 	eor.w	r0, r0, r1
 8000d58:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d64:	4770      	bx	lr
 8000d66:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d6a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d6e:	4770      	bx	lr

08000d70 <__aeabi_fdiv>:
 8000d70:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d74:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d78:	bf1e      	ittt	ne
 8000d7a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d7e:	ea92 0f0c 	teqne	r2, ip
 8000d82:	ea93 0f0c 	teqne	r3, ip
 8000d86:	d069      	beq.n	8000e5c <__aeabi_fdiv+0xec>
 8000d88:	eba2 0203 	sub.w	r2, r2, r3
 8000d8c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d90:	0249      	lsls	r1, r1, #9
 8000d92:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d96:	d037      	beq.n	8000e08 <__aeabi_fdiv+0x98>
 8000d98:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d9c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000da0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000da4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000da8:	428b      	cmp	r3, r1
 8000daa:	bf38      	it	cc
 8000dac:	005b      	lslcc	r3, r3, #1
 8000dae:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000db2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000db6:	428b      	cmp	r3, r1
 8000db8:	bf24      	itt	cs
 8000dba:	1a5b      	subcs	r3, r3, r1
 8000dbc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000dc0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000dc4:	bf24      	itt	cs
 8000dc6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000dca:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000dce:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000dd2:	bf24      	itt	cs
 8000dd4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000dd8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ddc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000de0:	bf24      	itt	cs
 8000de2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000de6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000dea:	011b      	lsls	r3, r3, #4
 8000dec:	bf18      	it	ne
 8000dee:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000df2:	d1e0      	bne.n	8000db6 <__aeabi_fdiv+0x46>
 8000df4:	2afd      	cmp	r2, #253	@ 0xfd
 8000df6:	f63f af50 	bhi.w	8000c9a <__aeabi_fmul+0x92>
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e00:	bf08      	it	eq
 8000e02:	f020 0001 	biceq.w	r0, r0, #1
 8000e06:	4770      	bx	lr
 8000e08:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e0c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e10:	327f      	adds	r2, #127	@ 0x7f
 8000e12:	bfc2      	ittt	gt
 8000e14:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e18:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e1c:	4770      	bxgt	lr
 8000e1e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e22:	f04f 0300 	mov.w	r3, #0
 8000e26:	3a01      	subs	r2, #1
 8000e28:	e737      	b.n	8000c9a <__aeabi_fmul+0x92>
 8000e2a:	f092 0f00 	teq	r2, #0
 8000e2e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e32:	bf02      	ittt	eq
 8000e34:	0040      	lsleq	r0, r0, #1
 8000e36:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e3a:	3a01      	subeq	r2, #1
 8000e3c:	d0f9      	beq.n	8000e32 <__aeabi_fdiv+0xc2>
 8000e3e:	ea40 000c 	orr.w	r0, r0, ip
 8000e42:	f093 0f00 	teq	r3, #0
 8000e46:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e4a:	bf02      	ittt	eq
 8000e4c:	0049      	lsleq	r1, r1, #1
 8000e4e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e52:	3b01      	subeq	r3, #1
 8000e54:	d0f9      	beq.n	8000e4a <__aeabi_fdiv+0xda>
 8000e56:	ea41 010c 	orr.w	r1, r1, ip
 8000e5a:	e795      	b.n	8000d88 <__aeabi_fdiv+0x18>
 8000e5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e60:	ea92 0f0c 	teq	r2, ip
 8000e64:	d108      	bne.n	8000e78 <__aeabi_fdiv+0x108>
 8000e66:	0242      	lsls	r2, r0, #9
 8000e68:	f47f af7d 	bne.w	8000d66 <__aeabi_fmul+0x15e>
 8000e6c:	ea93 0f0c 	teq	r3, ip
 8000e70:	f47f af70 	bne.w	8000d54 <__aeabi_fmul+0x14c>
 8000e74:	4608      	mov	r0, r1
 8000e76:	e776      	b.n	8000d66 <__aeabi_fmul+0x15e>
 8000e78:	ea93 0f0c 	teq	r3, ip
 8000e7c:	d104      	bne.n	8000e88 <__aeabi_fdiv+0x118>
 8000e7e:	024b      	lsls	r3, r1, #9
 8000e80:	f43f af4c 	beq.w	8000d1c <__aeabi_fmul+0x114>
 8000e84:	4608      	mov	r0, r1
 8000e86:	e76e      	b.n	8000d66 <__aeabi_fmul+0x15e>
 8000e88:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e8c:	bf18      	it	ne
 8000e8e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e92:	d1ca      	bne.n	8000e2a <__aeabi_fdiv+0xba>
 8000e94:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000e98:	f47f af5c 	bne.w	8000d54 <__aeabi_fmul+0x14c>
 8000e9c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000ea0:	f47f af3c 	bne.w	8000d1c <__aeabi_fmul+0x114>
 8000ea4:	e75f      	b.n	8000d66 <__aeabi_fmul+0x15e>
 8000ea6:	bf00      	nop

08000ea8 <__gesf2>:
 8000ea8:	f04f 3cff 	mov.w	ip, #4294967295
 8000eac:	e006      	b.n	8000ebc <__cmpsf2+0x4>
 8000eae:	bf00      	nop

08000eb0 <__lesf2>:
 8000eb0:	f04f 0c01 	mov.w	ip, #1
 8000eb4:	e002      	b.n	8000ebc <__cmpsf2+0x4>
 8000eb6:	bf00      	nop

08000eb8 <__cmpsf2>:
 8000eb8:	f04f 0c01 	mov.w	ip, #1
 8000ebc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ec0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ec4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ec8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ecc:	bf18      	it	ne
 8000ece:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ed2:	d011      	beq.n	8000ef8 <__cmpsf2+0x40>
 8000ed4:	b001      	add	sp, #4
 8000ed6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000eda:	bf18      	it	ne
 8000edc:	ea90 0f01 	teqne	r0, r1
 8000ee0:	bf58      	it	pl
 8000ee2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ee6:	bf88      	it	hi
 8000ee8:	17c8      	asrhi	r0, r1, #31
 8000eea:	bf38      	it	cc
 8000eec:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ef0:	bf18      	it	ne
 8000ef2:	f040 0001 	orrne.w	r0, r0, #1
 8000ef6:	4770      	bx	lr
 8000ef8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000efc:	d102      	bne.n	8000f04 <__cmpsf2+0x4c>
 8000efe:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f02:	d105      	bne.n	8000f10 <__cmpsf2+0x58>
 8000f04:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f08:	d1e4      	bne.n	8000ed4 <__cmpsf2+0x1c>
 8000f0a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f0e:	d0e1      	beq.n	8000ed4 <__cmpsf2+0x1c>
 8000f10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop

08000f18 <__aeabi_cfrcmple>:
 8000f18:	4684      	mov	ip, r0
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	4661      	mov	r1, ip
 8000f1e:	e7ff      	b.n	8000f20 <__aeabi_cfcmpeq>

08000f20 <__aeabi_cfcmpeq>:
 8000f20:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f22:	f7ff ffc9 	bl	8000eb8 <__cmpsf2>
 8000f26:	2800      	cmp	r0, #0
 8000f28:	bf48      	it	mi
 8000f2a:	f110 0f00 	cmnmi.w	r0, #0
 8000f2e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f30 <__aeabi_fcmpeq>:
 8000f30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f34:	f7ff fff4 	bl	8000f20 <__aeabi_cfcmpeq>
 8000f38:	bf0c      	ite	eq
 8000f3a:	2001      	moveq	r0, #1
 8000f3c:	2000      	movne	r0, #0
 8000f3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f42:	bf00      	nop

08000f44 <__aeabi_fcmplt>:
 8000f44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f48:	f7ff ffea 	bl	8000f20 <__aeabi_cfcmpeq>
 8000f4c:	bf34      	ite	cc
 8000f4e:	2001      	movcc	r0, #1
 8000f50:	2000      	movcs	r0, #0
 8000f52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f56:	bf00      	nop

08000f58 <__aeabi_fcmple>:
 8000f58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f5c:	f7ff ffe0 	bl	8000f20 <__aeabi_cfcmpeq>
 8000f60:	bf94      	ite	ls
 8000f62:	2001      	movls	r0, #1
 8000f64:	2000      	movhi	r0, #0
 8000f66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f6a:	bf00      	nop

08000f6c <__aeabi_fcmpge>:
 8000f6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f70:	f7ff ffd2 	bl	8000f18 <__aeabi_cfrcmple>
 8000f74:	bf94      	ite	ls
 8000f76:	2001      	movls	r0, #1
 8000f78:	2000      	movhi	r0, #0
 8000f7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f7e:	bf00      	nop

08000f80 <__aeabi_fcmpgt>:
 8000f80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f84:	f7ff ffc8 	bl	8000f18 <__aeabi_cfrcmple>
 8000f88:	bf34      	ite	cc
 8000f8a:	2001      	movcc	r0, #1
 8000f8c:	2000      	movcs	r0, #0
 8000f8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f92:	bf00      	nop

08000f94 <__aeabi_f2uiz>:
 8000f94:	0042      	lsls	r2, r0, #1
 8000f96:	d20e      	bcs.n	8000fb6 <__aeabi_f2uiz+0x22>
 8000f98:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f9c:	d30b      	bcc.n	8000fb6 <__aeabi_f2uiz+0x22>
 8000f9e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000fa2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fa6:	d409      	bmi.n	8000fbc <__aeabi_f2uiz+0x28>
 8000fa8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fb0:	fa23 f002 	lsr.w	r0, r3, r2
 8000fb4:	4770      	bx	lr
 8000fb6:	f04f 0000 	mov.w	r0, #0
 8000fba:	4770      	bx	lr
 8000fbc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000fc0:	d101      	bne.n	8000fc6 <__aeabi_f2uiz+0x32>
 8000fc2:	0242      	lsls	r2, r0, #9
 8000fc4:	d102      	bne.n	8000fcc <__aeabi_f2uiz+0x38>
 8000fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8000fca:	4770      	bx	lr
 8000fcc:	f04f 0000 	mov.w	r0, #0
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <ACC_Start>:

/**
 * @brief Start the ACC system
 * @param acc: Pointer to ACC structure
 */
void ACC_Start(ACC_t* acc) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
    // Reset control parameters
    acc->SpeedErrorIntegral = 0.0f;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f04f 0200 	mov.w	r2, #0
 8000fe2:	635a      	str	r2, [r3, #52]	@ 0x34
    acc->SpeedErrorDerivative = 0.0f;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f04f 0200 	mov.w	r2, #0
 8000fea:	639a      	str	r2, [r3, #56]	@ 0x38
    acc->LastSpeedError = 0.0f;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f04f 0200 	mov.w	r2, #0
 8000ff2:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    // Start the timer for control updates
    MCAL_TIM_Base_Start(SYSTEM_TIMER);
 8000ff4:	4805      	ldr	r0, [pc, #20]	@ (800100c <ACC_Start+0x38>)
 8000ff6:	f002 f879 	bl	80030ec <MCAL_TIM_Base_Start>
    
    // Set state to active
    acc->State = ACC_STATE_ACTIVE;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40000800 	.word	0x40000800

08001010 <ACC_EmergencyStop>:

/**
 * @brief Emergency stop the ACC system
 * @param acc: Pointer to ACC structure
 */
void ACC_EmergencyStop(ACC_t* acc) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
    // Stop all motors immediately
    HAL_MOTOR_StopAll();
 8001018:	f001 f8ac 	bl	8002174 <HAL_MOTOR_StopAll>
    
    // Set state to emergency stop
    acc->State = ACC_STATE_EMERGENCY_STOP;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2202      	movs	r2, #2
 8001020:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <ACC_GetCurrentSpeed>:
/**
 * @brief Get the current vehicle speed
 * @param acc: Pointer to ACC structure
 * @return Current speed in cm/s (average of left and right wheels)
 */
float ACC_GetCurrentSpeed(ACC_t* acc) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
    // Calculate average speed from both sensors
    float leftSpeed = HAL_SPEED_SENSOR_GetSpeed(acc->LeftSpeedSensor);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	691b      	ldr	r3, [r3, #16]
 8001038:	4618      	mov	r0, r3
 800103a:	f001 f9b7 	bl	80023ac <HAL_SPEED_SENSOR_GetSpeed>
 800103e:	60f8      	str	r0, [r7, #12]
    float rightSpeed = HAL_SPEED_SENSOR_GetSpeed(acc->RightSpeedSensor);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	695b      	ldr	r3, [r3, #20]
 8001044:	4618      	mov	r0, r3
 8001046:	f001 f9b1 	bl	80023ac <HAL_SPEED_SENSOR_GetSpeed>
 800104a:	60b8      	str	r0, [r7, #8]
    
    return (leftSpeed + rightSpeed) / 2.0f;
 800104c:	68b9      	ldr	r1, [r7, #8]
 800104e:	68f8      	ldr	r0, [r7, #12]
 8001050:	f7ff fcd2 	bl	80009f8 <__addsf3>
 8001054:	4603      	mov	r3, r0
 8001056:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fe88 	bl	8000d70 <__aeabi_fdiv>
 8001060:	4603      	mov	r3, r0
}
 8001062:	4618      	mov	r0, r3
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <ACC_GetFrontDistance>:
/**
 * @brief Get the distance to the front obstacle
 * @param acc: Pointer to ACC structure
 * @return Distance in mm
 */
uint32_t ACC_GetFrontDistance(ACC_t* acc) {
 800106a:	b580      	push	{r7, lr}
 800106c:	b082      	sub	sp, #8
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
    return HAL_ULTRASONIC_GetDistance(acc->FrontUltrasonic);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4618      	mov	r0, r3
 8001078:	f001 fa88 	bl	800258c <HAL_ULTRASONIC_GetDistance>
 800107c:	4603      	mov	r3, r0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
	...

08001088 <ACC_Update>:

/**
 * @brief Main control update function (called periodically)
 * @param acc: Pointer to ACC structure
 */
void ACC_Update(ACC_t* acc) {
 8001088:	b590      	push	{r4, r7, lr}
 800108a:	b08b      	sub	sp, #44	@ 0x2c
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
    // Only update if in active state
    if (acc->State != ACC_STATE_ACTIVE) {
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001096:	2b01      	cmp	r3, #1
 8001098:	f040 8191 	bne.w	80013be <ACC_Update+0x336>
        return;
    }
    
    // Trigger ultrasonic measurements
    HAL_ULTRASONIC_StartMeasurement(acc->FrontUltrasonic);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f001 fa0d 	bl	80024c0 <HAL_ULTRASONIC_StartMeasurement>
    
    // Update speed sensors
    HAL_SPEED_SENSOR_Update(acc->LeftSpeedSensor);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	691b      	ldr	r3, [r3, #16]
 80010aa:	4618      	mov	r0, r3
 80010ac:	f001 f99a 	bl	80023e4 <HAL_SPEED_SENSOR_Update>
    HAL_SPEED_SENSOR_Update(acc->RightSpeedSensor);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	695b      	ldr	r3, [r3, #20]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f001 f995 	bl	80023e4 <HAL_SPEED_SENSOR_Update>
    
    // Get current measurements
    float currentSpeed = ACC_GetCurrentSpeed(acc);
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff ffb6 	bl	800102c <ACC_GetCurrentSpeed>
 80010c0:	61f8      	str	r0, [r7, #28]
    uint32_t frontDistance = ACC_GetFrontDistance(acc);
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f7ff ffd1 	bl	800106a <ACC_GetFrontDistance>
 80010c8:	61b8      	str	r0, [r7, #24]
    
    // Check for emergency stop condition
    if (frontDistance < ACC_EMERGENCY_BRAKE_DISTANCE) {
 80010ca:	69bb      	ldr	r3, [r7, #24]
 80010cc:	2bf9      	cmp	r3, #249	@ 0xf9
 80010ce:	d803      	bhi.n	80010d8 <ACC_Update+0x50>
        ACC_EmergencyStop(acc);
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff ff9d 	bl	8001010 <ACC_EmergencyStop>
        return;
 80010d6:	e173      	b.n	80013c0 <ACC_Update+0x338>
    }
    
    // Calculate adjusted target speed based on obstacle distance
    float adjustedTargetSpeed = acc->TargetSpeed;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010dc:	627b      	str	r3, [r7, #36]	@ 0x24
    
    // If obstacle detected, reduce speed proportionally
    if (frontDistance < acc->SafeDistance) {
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d22e      	bcs.n	8001146 <ACC_Update+0xbe>
        // Calculate adjustment factor (0-1 based on how close we are to the minimum distance)
        float distanceFactor = (float)(frontDistance - ACC_EMERGENCY_BRAKE_DISTANCE) / 
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	3bfa      	subs	r3, #250	@ 0xfa
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff fd33 	bl	8000b58 <__aeabi_ui2f>
 80010f2:	4604      	mov	r4, r0
                              (float)(acc->SafeDistance - ACC_EMERGENCY_BRAKE_DISTANCE);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010f8:	3bfa      	subs	r3, #250	@ 0xfa
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fd2c 	bl	8000b58 <__aeabi_ui2f>
 8001100:	4603      	mov	r3, r0
        float distanceFactor = (float)(frontDistance - ACC_EMERGENCY_BRAKE_DISTANCE) / 
 8001102:	4619      	mov	r1, r3
 8001104:	4620      	mov	r0, r4
 8001106:	f7ff fe33 	bl	8000d70 <__aeabi_fdiv>
 800110a:	4603      	mov	r3, r0
 800110c:	623b      	str	r3, [r7, #32]
        
        // Limit factor to 0-1 range
        if (distanceFactor < 0.0f) distanceFactor = 0.0f;
 800110e:	f04f 0100 	mov.w	r1, #0
 8001112:	6a38      	ldr	r0, [r7, #32]
 8001114:	f7ff ff16 	bl	8000f44 <__aeabi_fcmplt>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d002      	beq.n	8001124 <ACC_Update+0x9c>
 800111e:	f04f 0300 	mov.w	r3, #0
 8001122:	623b      	str	r3, [r7, #32]
        if (distanceFactor > 1.0f) distanceFactor = 1.0f;
 8001124:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001128:	6a38      	ldr	r0, [r7, #32]
 800112a:	f7ff ff29 	bl	8000f80 <__aeabi_fcmpgt>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d002      	beq.n	800113a <ACC_Update+0xb2>
 8001134:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001138:	623b      	str	r3, [r7, #32]
        
        // Adjust target speed (reduce to 0 as we approach emergency distance)
        adjustedTargetSpeed *= distanceFactor;
 800113a:	6a39      	ldr	r1, [r7, #32]
 800113c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800113e:	f7ff fd63 	bl	8000c08 <__aeabi_fmul>
 8001142:	4603      	mov	r3, r0
 8001144:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    
    // Calculate PID control values
    acc->SpeedError = adjustedTargetSpeed - currentSpeed;
 8001146:	69f9      	ldr	r1, [r7, #28]
 8001148:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800114a:	f7ff fc53 	bl	80009f4 <__aeabi_fsub>
 800114e:	4603      	mov	r3, r0
 8001150:	461a      	mov	r2, r3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	631a      	str	r2, [r3, #48]	@ 0x30
    
    // Accumulate integral with anti-windup
    acc->SpeedErrorIntegral += acc->SpeedError * (ACC_CONTROL_UPDATE_RATE_MS / 1000.0f);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	499a      	ldr	r1, [pc, #616]	@ (80013c8 <ACC_Update+0x340>)
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fd51 	bl	8000c08 <__aeabi_fmul>
 8001166:	4603      	mov	r3, r0
 8001168:	4619      	mov	r1, r3
 800116a:	4620      	mov	r0, r4
 800116c:	f7ff fc44 	bl	80009f8 <__addsf3>
 8001170:	4603      	mov	r3, r0
 8001172:	461a      	mov	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // Limit integral term to prevent windup
    float maxIntegral = 50.0f; // Adjust as needed
 8001178:	4b94      	ldr	r3, [pc, #592]	@ (80013cc <ACC_Update+0x344>)
 800117a:	617b      	str	r3, [r7, #20]
    if (acc->SpeedErrorIntegral > maxIntegral) acc->SpeedErrorIntegral = maxIntegral;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001180:	4619      	mov	r1, r3
 8001182:	6978      	ldr	r0, [r7, #20]
 8001184:	f7ff fede 	bl	8000f44 <__aeabi_fcmplt>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d002      	beq.n	8001194 <ACC_Update+0x10c>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	697a      	ldr	r2, [r7, #20]
 8001192:	635a      	str	r2, [r3, #52]	@ 0x34
    if (acc->SpeedErrorIntegral < -maxIntegral) acc->SpeedErrorIntegral = -maxIntegral;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800119e:	4619      	mov	r1, r3
 80011a0:	4610      	mov	r0, r2
 80011a2:	f7ff fecf 	bl	8000f44 <__aeabi_fcmplt>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d004      	beq.n	80011b6 <ACC_Update+0x12e>
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // Calculate derivative term
    acc->SpeedErrorDerivative = (acc->SpeedError - acc->LastSpeedError) / (ACC_CONTROL_UPDATE_RATE_MS / 1000.0f);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011be:	4619      	mov	r1, r3
 80011c0:	4610      	mov	r0, r2
 80011c2:	f7ff fc17 	bl	80009f4 <__aeabi_fsub>
 80011c6:	4603      	mov	r3, r0
 80011c8:	497f      	ldr	r1, [pc, #508]	@ (80013c8 <ACC_Update+0x340>)
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff fdd0 	bl	8000d70 <__aeabi_fdiv>
 80011d0:	4603      	mov	r3, r0
 80011d2:	461a      	mov	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	639a      	str	r2, [r3, #56]	@ 0x38
    acc->LastSpeedError = acc->SpeedError;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    // Calculate PID output
    float pidOutput = (acc->Kp * acc->SpeedError) + 
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e8:	4619      	mov	r1, r3
 80011ea:	4610      	mov	r0, r2
 80011ec:	f7ff fd0c 	bl	8000c08 <__aeabi_fmul>
 80011f0:	4603      	mov	r3, r0
 80011f2:	461c      	mov	r4, r3
                      (acc->Ki * acc->SpeedErrorIntegral) + 
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011fc:	4619      	mov	r1, r3
 80011fe:	4610      	mov	r0, r2
 8001200:	f7ff fd02 	bl	8000c08 <__aeabi_fmul>
 8001204:	4603      	mov	r3, r0
    float pidOutput = (acc->Kp * acc->SpeedError) + 
 8001206:	4619      	mov	r1, r3
 8001208:	4620      	mov	r0, r4
 800120a:	f7ff fbf5 	bl	80009f8 <__addsf3>
 800120e:	4603      	mov	r3, r0
 8001210:	461c      	mov	r4, r3
                      (acc->Kd * acc->SpeedErrorDerivative);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800121a:	4619      	mov	r1, r3
 800121c:	4610      	mov	r0, r2
 800121e:	f7ff fcf3 	bl	8000c08 <__aeabi_fmul>
 8001222:	4603      	mov	r3, r0
    float pidOutput = (acc->Kp * acc->SpeedError) + 
 8001224:	4619      	mov	r1, r3
 8001226:	4620      	mov	r0, r4
 8001228:	f7ff fbe6 	bl	80009f8 <__addsf3>
 800122c:	4603      	mov	r3, r0
 800122e:	613b      	str	r3, [r7, #16]
    
    // Convert PID output to motor control
    // Positive output means accelerate, negative means decelerate
    if (pidOutput > 0) {
 8001230:	f04f 0100 	mov.w	r1, #0
 8001234:	6938      	ldr	r0, [r7, #16]
 8001236:	f7ff fea3 	bl	8000f80 <__aeabi_fcmpgt>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d043      	beq.n	80012c8 <ACC_Update+0x240>
        // Accelerate
        HAL_MOTOR_SetDirection(acc->FrontLeftMotor, MOTOR_DIR_FORWARD);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	2101      	movs	r1, #1
 8001246:	4618      	mov	r0, r3
 8001248:	f000 fef0 	bl	800202c <HAL_MOTOR_SetDirection>
        HAL_MOTOR_SetDirection(acc->FrontRightMotor, MOTOR_DIR_FORWARD);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	69db      	ldr	r3, [r3, #28]
 8001250:	2101      	movs	r1, #1
 8001252:	4618      	mov	r0, r3
 8001254:	f000 feea 	bl	800202c <HAL_MOTOR_SetDirection>
        HAL_MOTOR_SetDirection(acc->RearLeftMotor, MOTOR_DIR_FORWARD);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6a1b      	ldr	r3, [r3, #32]
 800125c:	2101      	movs	r1, #1
 800125e:	4618      	mov	r0, r3
 8001260:	f000 fee4 	bl	800202c <HAL_MOTOR_SetDirection>
        HAL_MOTOR_SetDirection(acc->RearRightMotor, MOTOR_DIR_FORWARD);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001268:	2101      	movs	r1, #1
 800126a:	4618      	mov	r0, r3
 800126c:	f000 fede 	bl	800202c <HAL_MOTOR_SetDirection>
        
        // Calculate speed (0-100%)
        uint8_t motorSpeed = (uint8_t)(pidOutput > 100.0f ? 100.0f : pidOutput);
 8001270:	4957      	ldr	r1, [pc, #348]	@ (80013d0 <ACC_Update+0x348>)
 8001272:	6938      	ldr	r0, [r7, #16]
 8001274:	f7ff fe84 	bl	8000f80 <__aeabi_fcmpgt>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <ACC_Update+0x1fa>
 800127e:	2364      	movs	r3, #100	@ 0x64
 8001280:	e004      	b.n	800128c <ACC_Update+0x204>
 8001282:	6938      	ldr	r0, [r7, #16]
 8001284:	f7ff fe86 	bl	8000f94 <__aeabi_f2uiz>
 8001288:	4603      	mov	r3, r0
 800128a:	b2db      	uxtb	r3, r3
 800128c:	73bb      	strb	r3, [r7, #14]
        
        HAL_MOTOR_SetSpeed(acc->FrontLeftMotor, motorSpeed);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	699b      	ldr	r3, [r3, #24]
 8001292:	7bba      	ldrb	r2, [r7, #14]
 8001294:	4611      	mov	r1, r2
 8001296:	4618      	mov	r0, r3
 8001298:	f000 fed6 	bl	8002048 <HAL_MOTOR_SetSpeed>
        HAL_MOTOR_SetSpeed(acc->FrontRightMotor, motorSpeed);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	69db      	ldr	r3, [r3, #28]
 80012a0:	7bba      	ldrb	r2, [r7, #14]
 80012a2:	4611      	mov	r1, r2
 80012a4:	4618      	mov	r0, r3
 80012a6:	f000 fecf 	bl	8002048 <HAL_MOTOR_SetSpeed>
        HAL_MOTOR_SetSpeed(acc->RearLeftMotor, motorSpeed);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6a1b      	ldr	r3, [r3, #32]
 80012ae:	7bba      	ldrb	r2, [r7, #14]
 80012b0:	4611      	mov	r1, r2
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 fec8 	bl	8002048 <HAL_MOTOR_SetSpeed>
        HAL_MOTOR_SetSpeed(acc->RearRightMotor, motorSpeed);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012bc:	7bba      	ldrb	r2, [r7, #14]
 80012be:	4611      	mov	r1, r2
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 fec1 	bl	8002048 <HAL_MOTOR_SetSpeed>
 80012c6:	e065      	b.n	8001394 <ACC_Update+0x30c>
    } else {
        // Decelerate or keep current speed
        if (pidOutput < -10.0f) {
 80012c8:	4942      	ldr	r1, [pc, #264]	@ (80013d4 <ACC_Update+0x34c>)
 80012ca:	6938      	ldr	r0, [r7, #16]
 80012cc:	f7ff fe3a 	bl	8000f44 <__aeabi_fcmplt>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d046      	beq.n	8001364 <ACC_Update+0x2dc>
            // Braking required (reverse motors briefly)
            HAL_MOTOR_SetDirection(acc->FrontLeftMotor, MOTOR_DIR_BACKWARD);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	2102      	movs	r1, #2
 80012dc:	4618      	mov	r0, r3
 80012de:	f000 fea5 	bl	800202c <HAL_MOTOR_SetDirection>
            HAL_MOTOR_SetDirection(acc->FrontRightMotor, MOTOR_DIR_BACKWARD);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	69db      	ldr	r3, [r3, #28]
 80012e6:	2102      	movs	r1, #2
 80012e8:	4618      	mov	r0, r3
 80012ea:	f000 fe9f 	bl	800202c <HAL_MOTOR_SetDirection>
            HAL_MOTOR_SetDirection(acc->RearLeftMotor, MOTOR_DIR_BACKWARD);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6a1b      	ldr	r3, [r3, #32]
 80012f2:	2102      	movs	r1, #2
 80012f4:	4618      	mov	r0, r3
 80012f6:	f000 fe99 	bl	800202c <HAL_MOTOR_SetDirection>
            HAL_MOTOR_SetDirection(acc->RearRightMotor, MOTOR_DIR_BACKWARD);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012fe:	2102      	movs	r1, #2
 8001300:	4618      	mov	r0, r3
 8001302:	f000 fe93 	bl	800202c <HAL_MOTOR_SetDirection>
            
            // Calculate braking force (0-100%)
            uint8_t brakeForce = (uint8_t)(-pidOutput > 100.0f ? 100.0f : -pidOutput);
 8001306:	4934      	ldr	r1, [pc, #208]	@ (80013d8 <ACC_Update+0x350>)
 8001308:	6938      	ldr	r0, [r7, #16]
 800130a:	f7ff fe1b 	bl	8000f44 <__aeabi_fcmplt>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <ACC_Update+0x290>
 8001314:	2364      	movs	r3, #100	@ 0x64
 8001316:	e007      	b.n	8001328 <ACC_Update+0x2a0>
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff fe38 	bl	8000f94 <__aeabi_f2uiz>
 8001324:	4603      	mov	r3, r0
 8001326:	b2db      	uxtb	r3, r3
 8001328:	73fb      	strb	r3, [r7, #15]
            
            HAL_MOTOR_SetSpeed(acc->FrontLeftMotor, brakeForce);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	699b      	ldr	r3, [r3, #24]
 800132e:	7bfa      	ldrb	r2, [r7, #15]
 8001330:	4611      	mov	r1, r2
 8001332:	4618      	mov	r0, r3
 8001334:	f000 fe88 	bl	8002048 <HAL_MOTOR_SetSpeed>
            HAL_MOTOR_SetSpeed(acc->FrontRightMotor, brakeForce);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	69db      	ldr	r3, [r3, #28]
 800133c:	7bfa      	ldrb	r2, [r7, #15]
 800133e:	4611      	mov	r1, r2
 8001340:	4618      	mov	r0, r3
 8001342:	f000 fe81 	bl	8002048 <HAL_MOTOR_SetSpeed>
            HAL_MOTOR_SetSpeed(acc->RearLeftMotor, brakeForce);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6a1b      	ldr	r3, [r3, #32]
 800134a:	7bfa      	ldrb	r2, [r7, #15]
 800134c:	4611      	mov	r1, r2
 800134e:	4618      	mov	r0, r3
 8001350:	f000 fe7a 	bl	8002048 <HAL_MOTOR_SetSpeed>
            HAL_MOTOR_SetSpeed(acc->RearRightMotor, brakeForce);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001358:	7bfa      	ldrb	r2, [r7, #15]
 800135a:	4611      	mov	r1, r2
 800135c:	4618      	mov	r0, r3
 800135e:	f000 fe73 	bl	8002048 <HAL_MOTOR_SetSpeed>
 8001362:	e017      	b.n	8001394 <ACC_Update+0x30c>
        } else {
            // Just coast (stop actively driving)
            HAL_MOTOR_SetDirection(acc->FrontLeftMotor, MOTOR_DIR_STOP);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	2100      	movs	r1, #0
 800136a:	4618      	mov	r0, r3
 800136c:	f000 fe5e 	bl	800202c <HAL_MOTOR_SetDirection>
            HAL_MOTOR_SetDirection(acc->FrontRightMotor, MOTOR_DIR_STOP);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	69db      	ldr	r3, [r3, #28]
 8001374:	2100      	movs	r1, #0
 8001376:	4618      	mov	r0, r3
 8001378:	f000 fe58 	bl	800202c <HAL_MOTOR_SetDirection>
            HAL_MOTOR_SetDirection(acc->RearLeftMotor, MOTOR_DIR_STOP);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6a1b      	ldr	r3, [r3, #32]
 8001380:	2100      	movs	r1, #0
 8001382:	4618      	mov	r0, r3
 8001384:	f000 fe52 	bl	800202c <HAL_MOTOR_SetDirection>
            HAL_MOTOR_SetDirection(acc->RearRightMotor, MOTOR_DIR_STOP);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800138c:	2100      	movs	r1, #0
 800138e:	4618      	mov	r0, r3
 8001390:	f000 fe4c 	bl	800202c <HAL_MOTOR_SetDirection>
        }
    }
    
    // Apply motor updates
    HAL_MOTOR_Update(acc->FrontLeftMotor);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	4618      	mov	r0, r3
 800139a:	f000 fe76 	bl	800208a <HAL_MOTOR_Update>
    HAL_MOTOR_Update(acc->FrontRightMotor);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	69db      	ldr	r3, [r3, #28]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f000 fe71 	bl	800208a <HAL_MOTOR_Update>
    HAL_MOTOR_Update(acc->RearLeftMotor);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6a1b      	ldr	r3, [r3, #32]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f000 fe6c 	bl	800208a <HAL_MOTOR_Update>
    HAL_MOTOR_Update(acc->RearRightMotor);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 fe67 	bl	800208a <HAL_MOTOR_Update>
 80013bc:	e000      	b.n	80013c0 <ACC_Update+0x338>
        return;
 80013be:	bf00      	nop
}
 80013c0:	372c      	adds	r7, #44	@ 0x2c
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd90      	pop	{r4, r7, pc}
 80013c6:	bf00      	nop
 80013c8:	3d4ccccd 	.word	0x3d4ccccd
 80013cc:	42480000 	.word	0x42480000
 80013d0:	42c80000 	.word	0x42c80000
 80013d4:	c1200000 	.word	0xc1200000
 80013d8:	c2c80000 	.word	0xc2c80000

080013dc <ACC_SetSpeedPercentage>:
/**
 * @brief Set motor speeds based on percentage of maximum
 * @param acc: Pointer to ACC structure
 * @param percentage: Speed percentage (0-100)
 */
void ACC_SetSpeedPercentage(ACC_t* acc_instance, uint8_t percentage) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	460b      	mov	r3, r1
 80013e6:	70fb      	strb	r3, [r7, #3]
    // Ensure percentage is within valid range
    if (percentage > 100) {
 80013e8:	78fb      	ldrb	r3, [r7, #3]
 80013ea:	2b64      	cmp	r3, #100	@ 0x64
 80013ec:	d901      	bls.n	80013f2 <ACC_SetSpeedPercentage+0x16>
        percentage = 100;
 80013ee:	2364      	movs	r3, #100	@ 0x64
 80013f0:	70fb      	strb	r3, [r7, #3]
    }
    
    // Set speed for all motors
    HAL_MOTOR_SetSpeed(acc_instance->FrontLeftMotor, percentage);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	699b      	ldr	r3, [r3, #24]
 80013f6:	78fa      	ldrb	r2, [r7, #3]
 80013f8:	4611      	mov	r1, r2
 80013fa:	4618      	mov	r0, r3
 80013fc:	f000 fe24 	bl	8002048 <HAL_MOTOR_SetSpeed>
    HAL_MOTOR_SetSpeed(acc_instance->FrontRightMotor, percentage);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	69db      	ldr	r3, [r3, #28]
 8001404:	78fa      	ldrb	r2, [r7, #3]
 8001406:	4611      	mov	r1, r2
 8001408:	4618      	mov	r0, r3
 800140a:	f000 fe1d 	bl	8002048 <HAL_MOTOR_SetSpeed>
    HAL_MOTOR_SetSpeed(acc_instance->RearLeftMotor, percentage);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6a1b      	ldr	r3, [r3, #32]
 8001412:	78fa      	ldrb	r2, [r7, #3]
 8001414:	4611      	mov	r1, r2
 8001416:	4618      	mov	r0, r3
 8001418:	f000 fe16 	bl	8002048 <HAL_MOTOR_SetSpeed>
    HAL_MOTOR_SetSpeed(acc_instance->RearRightMotor, percentage);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001420:	78fa      	ldrb	r2, [r7, #3]
 8001422:	4611      	mov	r1, r2
 8001424:	4618      	mov	r0, r3
 8001426:	f000 fe0f 	bl	8002048 <HAL_MOTOR_SetSpeed>
    
    // Update all motors
    HAL_MOTOR_Update(acc_instance->FrontLeftMotor);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	4618      	mov	r0, r3
 8001430:	f000 fe2b 	bl	800208a <HAL_MOTOR_Update>
    HAL_MOTOR_Update(acc_instance->FrontRightMotor);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	69db      	ldr	r3, [r3, #28]
 8001438:	4618      	mov	r0, r3
 800143a:	f000 fe26 	bl	800208a <HAL_MOTOR_Update>
    HAL_MOTOR_Update(acc_instance->RearLeftMotor);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6a1b      	ldr	r3, [r3, #32]
 8001442:	4618      	mov	r0, r3
 8001444:	f000 fe21 	bl	800208a <HAL_MOTOR_Update>
    HAL_MOTOR_Update(acc_instance->RearRightMotor);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800144c:	4618      	mov	r0, r3
 800144e:	f000 fe1c 	bl	800208a <HAL_MOTOR_Update>
}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
	...

0800145c <ACC_AdjustSteering>:
 * @brief Adjust steering by changing differential between left and right motors
 * @param acc: Pointer to ACC structure
 * @param adjustment: Steering adjustment (-100 to 100)
 *                    0 = straight, negative = left, positive = right
 */
void ACC_AdjustSteering(ACC_t* acc_instance, int8_t adjustment) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	460b      	mov	r3, r1
 8001466:	70fb      	strb	r3, [r7, #3]
    // Limit adjustment to valid range
    if (adjustment < -100) adjustment = -100;
 8001468:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800146c:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8001470:	da01      	bge.n	8001476 <ACC_AdjustSteering+0x1a>
 8001472:	239c      	movs	r3, #156	@ 0x9c
 8001474:	70fb      	strb	r3, [r7, #3]
    if (adjustment > 100) adjustment = 100;
 8001476:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800147a:	2b64      	cmp	r3, #100	@ 0x64
 800147c:	dd01      	ble.n	8001482 <ACC_AdjustSteering+0x26>
 800147e:	2364      	movs	r3, #100	@ 0x64
 8001480:	70fb      	strb	r3, [r7, #3]
    
    // Get current base speed from motors
    uint8_t baseSpeed = acc_instance->FrontLeftMotor->Speed;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	699b      	ldr	r3, [r3, #24]
 8001486:	7ddb      	ldrb	r3, [r3, #23]
 8001488:	737b      	strb	r3, [r7, #13]
    
    // Calculate left and right adjustments based on turning direction
    uint8_t leftSpeed, rightSpeed;
    
    if (adjustment < 0) {
 800148a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800148e:	2b00      	cmp	r3, #0
 8001490:	da0f      	bge.n	80014b2 <ACC_AdjustSteering+0x56>
        // Turn left: slow down left wheels
        leftSpeed = baseSpeed * (100 + adjustment) / 100;
 8001492:	7b7b      	ldrb	r3, [r7, #13]
 8001494:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8001498:	3264      	adds	r2, #100	@ 0x64
 800149a:	fb02 f303 	mul.w	r3, r2, r3
 800149e:	4a2b      	ldr	r2, [pc, #172]	@ (800154c <ACC_AdjustSteering+0xf0>)
 80014a0:	fb82 1203 	smull	r1, r2, r2, r3
 80014a4:	1152      	asrs	r2, r2, #5
 80014a6:	17db      	asrs	r3, r3, #31
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	73fb      	strb	r3, [r7, #15]
        rightSpeed = baseSpeed;
 80014ac:	7b7b      	ldrb	r3, [r7, #13]
 80014ae:	73bb      	strb	r3, [r7, #14]
 80014b0:	e018      	b.n	80014e4 <ACC_AdjustSteering+0x88>
    } else if (adjustment > 0) {
 80014b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	dd10      	ble.n	80014dc <ACC_AdjustSteering+0x80>
        // Turn right: slow down right wheels
        leftSpeed = baseSpeed;
 80014ba:	7b7b      	ldrb	r3, [r7, #13]
 80014bc:	73fb      	strb	r3, [r7, #15]
        rightSpeed = baseSpeed * (100 - adjustment) / 100;
 80014be:	7b7b      	ldrb	r3, [r7, #13]
 80014c0:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80014c4:	f1c2 0264 	rsb	r2, r2, #100	@ 0x64
 80014c8:	fb02 f303 	mul.w	r3, r2, r3
 80014cc:	4a1f      	ldr	r2, [pc, #124]	@ (800154c <ACC_AdjustSteering+0xf0>)
 80014ce:	fb82 1203 	smull	r1, r2, r2, r3
 80014d2:	1152      	asrs	r2, r2, #5
 80014d4:	17db      	asrs	r3, r3, #31
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	73bb      	strb	r3, [r7, #14]
 80014da:	e003      	b.n	80014e4 <ACC_AdjustSteering+0x88>
    } else {
        // No adjustment, keep speeds equal
        leftSpeed = baseSpeed;
 80014dc:	7b7b      	ldrb	r3, [r7, #13]
 80014de:	73fb      	strb	r3, [r7, #15]
        rightSpeed = baseSpeed;
 80014e0:	7b7b      	ldrb	r3, [r7, #13]
 80014e2:	73bb      	strb	r3, [r7, #14]
    }
    
    // Apply the adjusted speeds
    HAL_MOTOR_SetSpeed(acc_instance->FrontLeftMotor, leftSpeed);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	7bfa      	ldrb	r2, [r7, #15]
 80014ea:	4611      	mov	r1, r2
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 fdab 	bl	8002048 <HAL_MOTOR_SetSpeed>
    HAL_MOTOR_SetSpeed(acc_instance->RearLeftMotor, leftSpeed);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6a1b      	ldr	r3, [r3, #32]
 80014f6:	7bfa      	ldrb	r2, [r7, #15]
 80014f8:	4611      	mov	r1, r2
 80014fa:	4618      	mov	r0, r3
 80014fc:	f000 fda4 	bl	8002048 <HAL_MOTOR_SetSpeed>
    HAL_MOTOR_SetSpeed(acc_instance->FrontRightMotor, rightSpeed);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	69db      	ldr	r3, [r3, #28]
 8001504:	7bba      	ldrb	r2, [r7, #14]
 8001506:	4611      	mov	r1, r2
 8001508:	4618      	mov	r0, r3
 800150a:	f000 fd9d 	bl	8002048 <HAL_MOTOR_SetSpeed>
    HAL_MOTOR_SetSpeed(acc_instance->RearRightMotor, rightSpeed);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001512:	7bba      	ldrb	r2, [r7, #14]
 8001514:	4611      	mov	r1, r2
 8001516:	4618      	mov	r0, r3
 8001518:	f000 fd96 	bl	8002048 <HAL_MOTOR_SetSpeed>
    
    // Update all motors
    HAL_MOTOR_Update(acc_instance->FrontLeftMotor);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	4618      	mov	r0, r3
 8001522:	f000 fdb2 	bl	800208a <HAL_MOTOR_Update>
    HAL_MOTOR_Update(acc_instance->FrontRightMotor);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	69db      	ldr	r3, [r3, #28]
 800152a:	4618      	mov	r0, r3
 800152c:	f000 fdad 	bl	800208a <HAL_MOTOR_Update>
    HAL_MOTOR_Update(acc_instance->RearLeftMotor);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6a1b      	ldr	r3, [r3, #32]
 8001534:	4618      	mov	r0, r3
 8001536:	f000 fda8 	bl	800208a <HAL_MOTOR_Update>
    HAL_MOTOR_Update(acc_instance->RearRightMotor);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800153e:	4618      	mov	r0, r3
 8001540:	f000 fda3 	bl	800208a <HAL_MOTOR_Update>
}
 8001544:	bf00      	nop
 8001546:	3710      	adds	r7, #16
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	51eb851f 	.word	0x51eb851f

08001550 <ACC_DisableReverse>:

/**
 * @brief Disable reverse motion
 * @param acc: Pointer to ACC structure
 */
void ACC_DisableReverse(ACC_t* acc_instance) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
    // Set direction to forward or stop only
    if (acc_instance->FrontLeftMotor->Direction == MOTOR_DIR_BACKWARD) {
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	7d9b      	ldrb	r3, [r3, #22]
 800155e:	2b02      	cmp	r3, #2
 8001560:	d117      	bne.n	8001592 <ACC_DisableReverse+0x42>
        HAL_MOTOR_SetDirection(acc_instance->FrontLeftMotor, MOTOR_DIR_STOP);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	2100      	movs	r1, #0
 8001568:	4618      	mov	r0, r3
 800156a:	f000 fd5f 	bl	800202c <HAL_MOTOR_SetDirection>
        HAL_MOTOR_SetDirection(acc_instance->FrontRightMotor, MOTOR_DIR_STOP);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	69db      	ldr	r3, [r3, #28]
 8001572:	2100      	movs	r1, #0
 8001574:	4618      	mov	r0, r3
 8001576:	f000 fd59 	bl	800202c <HAL_MOTOR_SetDirection>
        HAL_MOTOR_SetDirection(acc_instance->RearLeftMotor, MOTOR_DIR_STOP);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	2100      	movs	r1, #0
 8001580:	4618      	mov	r0, r3
 8001582:	f000 fd53 	bl	800202c <HAL_MOTOR_SetDirection>
        HAL_MOTOR_SetDirection(acc_instance->RearRightMotor, MOTOR_DIR_STOP);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800158a:	2100      	movs	r1, #0
 800158c:	4618      	mov	r0, r3
 800158e:	f000 fd4d 	bl	800202c <HAL_MOTOR_SetDirection>
    }
    
    // Set flag to prevent reverse
    acc_instance->ReverseEnabled = 0;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
    
    // Update all motors
    HAL_MOTOR_Update(acc_instance->FrontLeftMotor);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	699b      	ldr	r3, [r3, #24]
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 fd73 	bl	800208a <HAL_MOTOR_Update>
    HAL_MOTOR_Update(acc_instance->FrontRightMotor);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	69db      	ldr	r3, [r3, #28]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f000 fd6e 	bl	800208a <HAL_MOTOR_Update>
    HAL_MOTOR_Update(acc_instance->RearLeftMotor);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6a1b      	ldr	r3, [r3, #32]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 fd69 	bl	800208a <HAL_MOTOR_Update>
    HAL_MOTOR_Update(acc_instance->RearRightMotor);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015bc:	4618      	mov	r0, r3
 80015be:	f000 fd64 	bl	800208a <HAL_MOTOR_Update>
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <ACC_EnableReverse>:

/**
 * @brief Enable reverse motion
 * @param acc: Pointer to ACC structure
 */
void ACC_EnableReverse(ACC_t* acc_instance) {
 80015ca:	b480      	push	{r7}
 80015cc:	b083      	sub	sp, #12
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
    // Set flag to allow reverse
    acc_instance->ReverseEnabled = 1;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2201      	movs	r2, #1
 80015d6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 80015da:	bf00      	nop
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr

080015e4 <main>:
void ACC_SetSpeedPercentage(ACC_t* acc_instance, uint8_t percentage);
void ACC_AdjustSteering(ACC_t* acc_instance, int8_t adjustment);
void ACC_DisableReverse(ACC_t* acc_instance);
void ACC_EnableReverse(ACC_t* acc_instance);

int main(void) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
    // Configure system clock to 8MHz
    SystemClock_Config();
 80015ea:	f000 fa73 	bl	8001ad4 <SystemClock_Config>
    
    // Initialize peripherals
    Initialize_Sensors();
 80015ee:	f000 fad1 	bl	8001b94 <Initialize_Sensors>
    Initialize_Motors();
 80015f2:	f000 fbcb 	bl	8001d8c <Initialize_Motors>
    Initialize_ACC();
 80015f6:	f000 fc43 	bl	8001e80 <Initialize_ACC>
    
    // Initialize system timer for regular control updates
    Timer_Init(); // Initializes TIM4 (System Timer)
 80015fa:	f000 f9d9 	bl	80019b0 <Timer_Init>
    
    // Status LED
    GPIO_PinConfig_t ledConfig = {
 80015fe:	4a14      	ldr	r2, [pc, #80]	@ (8001650 <main+0x6c>)
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	ca07      	ldmia	r2, {r0, r1, r2}
 8001604:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        .GPIO_PinNumber = LED_STATUS_PIN,
        .GPIO_Mode = GPIO_Mode_Out_push_pull,
        .GPIO_Speed = GPIO_Speed_10MHz
    };
    MCAL_GPIO_Init(LED_STATUS_PORT, &ledConfig);
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	4619      	mov	r1, r3
 800160c:	4811      	ldr	r0, [pc, #68]	@ (8001654 <main+0x70>)
 800160e:	f001 fbed 	bl	8002dec <MCAL_GPIO_Init>
    MCAL_GPIO_WritePin(LED_STATUS_PORT, LED_STATUS_PIN, GPIO_PIN_SET); // LED off (active low)
 8001612:	2201      	movs	r2, #1
 8001614:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001618:	480e      	ldr	r0, [pc, #56]	@ (8001654 <main+0x70>)
 800161a:	f001 fc9f 	bl	8002f5c <MCAL_GPIO_WritePin>
    
    // Start ACC system
    ACC_Start(&acc);
 800161e:	480e      	ldr	r0, [pc, #56]	@ (8001658 <main+0x74>)
 8001620:	f7ff fcd8 	bl	8000fd4 <ACC_Start>
    
    // Main loop
    while (1) {
        if (timer_flag) {
 8001624:	4b0d      	ldr	r3, [pc, #52]	@ (800165c <main+0x78>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	b2db      	uxtb	r3, r3
 800162a:	2b00      	cmp	r3, #0
 800162c:	d0fa      	beq.n	8001624 <main+0x40>
            // Reset flag
            timer_flag = 0;
 800162e:	4b0b      	ldr	r3, [pc, #44]	@ (800165c <main+0x78>)
 8001630:	2200      	movs	r2, #0
 8001632:	701a      	strb	r2, [r3, #0]
            
            // Toggle status LED to show system is running
            MCAL_GPIO_TogglePin(LED_STATUS_PORT, LED_STATUS_PIN);
 8001634:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001638:	4806      	ldr	r0, [pc, #24]	@ (8001654 <main+0x70>)
 800163a:	f001 fca7 	bl	8002f8c <MCAL_GPIO_TogglePin>
            
            // Trigger ultrasonic measurements sequentially (results via EXTI)
            Trigger_Ultrasonic_Measurements();
 800163e:	f000 f80f 	bl	8001660 <Trigger_Ultrasonic_Measurements>
            
            // Process obstacle detection using the latest sensor data
            // Data is updated asynchronously by EXTI callbacks
            Process_Obstacle_Detection();
 8001642:	f000 f849 	bl	80016d8 <Process_Obstacle_Detection>
            
            // Update ACC system with obstacle information and speed
            ACC_Update(&acc);
 8001646:	4804      	ldr	r0, [pc, #16]	@ (8001658 <main+0x74>)
 8001648:	f7ff fd1e 	bl	8001088 <ACC_Update>
        if (timer_flag) {
 800164c:	e7ea      	b.n	8001624 <main+0x40>
 800164e:	bf00      	nop
 8001650:	080039c4 	.word	0x080039c4
 8001654:	40011000 	.word	0x40011000
 8001658:	200001fc 	.word	0x200001fc
 800165c:	2000024c 	.word	0x2000024c

08001660 <Trigger_Ultrasonic_Measurements>:

/**
 * @brief Trigger ultrasonic measurements sequentially
 * Results will be received via the EXTI callbacks
 */
void Trigger_Ultrasonic_Measurements(void) {
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
    // Trigger front ultrasonic
    HAL_ULTRASONIC_StartMeasurement(&frontUltrasonic);
 8001666:	4818      	ldr	r0, [pc, #96]	@ (80016c8 <Trigger_Ultrasonic_Measurements+0x68>)
 8001668:	f000 ff2a 	bl	80024c0 <HAL_ULTRASONIC_StartMeasurement>
    
    // Small delay to avoid signal interference between sensors
    for (volatile uint32_t i = 0; i < 10000; i++);
 800166c:	2300      	movs	r3, #0
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	e002      	b.n	8001678 <Trigger_Ultrasonic_Measurements+0x18>
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	3301      	adds	r3, #1
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800167e:	4293      	cmp	r3, r2
 8001680:	d9f7      	bls.n	8001672 <Trigger_Ultrasonic_Measurements+0x12>
    
    // Trigger rear ultrasonic
    HAL_ULTRASONIC_StartMeasurement(&rearUltrasonic);
 8001682:	4812      	ldr	r0, [pc, #72]	@ (80016cc <Trigger_Ultrasonic_Measurements+0x6c>)
 8001684:	f000 ff1c 	bl	80024c0 <HAL_ULTRASONIC_StartMeasurement>
    
    // Small delay to avoid signal interference between sensors
    for (volatile uint32_t i = 0; i < 10000; i++);
 8001688:	2300      	movs	r3, #0
 800168a:	60bb      	str	r3, [r7, #8]
 800168c:	e002      	b.n	8001694 <Trigger_Ultrasonic_Measurements+0x34>
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	3301      	adds	r3, #1
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	f242 720f 	movw	r2, #9999	@ 0x270f
 800169a:	4293      	cmp	r3, r2
 800169c:	d9f7      	bls.n	800168e <Trigger_Ultrasonic_Measurements+0x2e>
    
    // Trigger left ultrasonic
    HAL_ULTRASONIC_StartMeasurement(&leftUltrasonic);
 800169e:	480c      	ldr	r0, [pc, #48]	@ (80016d0 <Trigger_Ultrasonic_Measurements+0x70>)
 80016a0:	f000 ff0e 	bl	80024c0 <HAL_ULTRASONIC_StartMeasurement>
    
    // Small delay to avoid signal interference between sensors
    for (volatile uint32_t i = 0; i < 10000; i++);
 80016a4:	2300      	movs	r3, #0
 80016a6:	607b      	str	r3, [r7, #4]
 80016a8:	e002      	b.n	80016b0 <Trigger_Ultrasonic_Measurements+0x50>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	3301      	adds	r3, #1
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d9f7      	bls.n	80016aa <Trigger_Ultrasonic_Measurements+0x4a>
    
    // Trigger right ultrasonic
    HAL_ULTRASONIC_StartMeasurement(&rightUltrasonic);
 80016ba:	4806      	ldr	r0, [pc, #24]	@ (80016d4 <Trigger_Ultrasonic_Measurements+0x74>)
 80016bc:	f000 ff00 	bl	80024c0 <HAL_ULTRASONIC_StartMeasurement>
}
 80016c0:	bf00      	nop
 80016c2:	3710      	adds	r7, #16
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	2000004c 	.word	0x2000004c
 80016cc:	20000084 	.word	0x20000084
 80016d0:	200000bc 	.word	0x200000bc
 80016d4:	200000f4 	.word	0x200000f4

080016d8 <Process_Obstacle_Detection>:

/**
 * @brief Process obstacle detection using ultrasonic sensor data
 */
void Process_Obstacle_Detection(void) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
    // Evaluate each direction and update obstacle zones
    obstacleState.front = Evaluate_Distance(frontUltrasonic.Distance);
 80016dc:	4b42      	ldr	r3, [pc, #264]	@ (80017e8 <Process_Obstacle_Detection+0x110>)
 80016de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 f88f 	bl	8001804 <Evaluate_Distance>
 80016e6:	4603      	mov	r3, r0
 80016e8:	461a      	mov	r2, r3
 80016ea:	4b40      	ldr	r3, [pc, #256]	@ (80017ec <Process_Obstacle_Detection+0x114>)
 80016ec:	701a      	strb	r2, [r3, #0]
    obstacleState.rear = Evaluate_Distance(rearUltrasonic.Distance);
 80016ee:	4b40      	ldr	r3, [pc, #256]	@ (80017f0 <Process_Obstacle_Detection+0x118>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f2:	4618      	mov	r0, r3
 80016f4:	f000 f886 	bl	8001804 <Evaluate_Distance>
 80016f8:	4603      	mov	r3, r0
 80016fa:	461a      	mov	r2, r3
 80016fc:	4b3b      	ldr	r3, [pc, #236]	@ (80017ec <Process_Obstacle_Detection+0x114>)
 80016fe:	705a      	strb	r2, [r3, #1]
    obstacleState.left = Evaluate_Distance(leftUltrasonic.Distance);
 8001700:	4b3c      	ldr	r3, [pc, #240]	@ (80017f4 <Process_Obstacle_Detection+0x11c>)
 8001702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001704:	4618      	mov	r0, r3
 8001706:	f000 f87d 	bl	8001804 <Evaluate_Distance>
 800170a:	4603      	mov	r3, r0
 800170c:	461a      	mov	r2, r3
 800170e:	4b37      	ldr	r3, [pc, #220]	@ (80017ec <Process_Obstacle_Detection+0x114>)
 8001710:	709a      	strb	r2, [r3, #2]
    obstacleState.right = Evaluate_Distance(rightUltrasonic.Distance);
 8001712:	4b39      	ldr	r3, [pc, #228]	@ (80017f8 <Process_Obstacle_Detection+0x120>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	4618      	mov	r0, r3
 8001718:	f000 f874 	bl	8001804 <Evaluate_Distance>
 800171c:	4603      	mov	r3, r0
 800171e:	461a      	mov	r2, r3
 8001720:	4b32      	ldr	r3, [pc, #200]	@ (80017ec <Process_Obstacle_Detection+0x114>)
 8001722:	70da      	strb	r2, [r3, #3]
    
    // Adjust ACC behavior based on obstacle detection
    switch (obstacleState.front) {
 8001724:	4b31      	ldr	r3, [pc, #196]	@ (80017ec <Process_Obstacle_Detection+0x114>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b04      	cmp	r3, #4
 800172a:	d82b      	bhi.n	8001784 <Process_Obstacle_Detection+0xac>
 800172c:	a201      	add	r2, pc, #4	@ (adr r2, 8001734 <Process_Obstacle_Detection+0x5c>)
 800172e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001732:	bf00      	nop
 8001734:	0800177b 	.word	0x0800177b
 8001738:	08001771 	.word	0x08001771
 800173c:	08001767 	.word	0x08001767
 8001740:	0800175d 	.word	0x0800175d
 8001744:	08001749 	.word	0x08001749
        case ZONE_CRITICAL:
            // Emergency stop
            ACC_EmergencyStop(&acc);
 8001748:	482c      	ldr	r0, [pc, #176]	@ (80017fc <Process_Obstacle_Detection+0x124>)
 800174a:	f7ff fc61 	bl	8001010 <ACC_EmergencyStop>
            // Flash LED rapidly to indicate emergency
            MCAL_GPIO_WritePin(LED_STATUS_PORT, LED_STATUS_PIN, GPIO_PIN_RESET);
 800174e:	2200      	movs	r2, #0
 8001750:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001754:	482a      	ldr	r0, [pc, #168]	@ (8001800 <Process_Obstacle_Detection+0x128>)
 8001756:	f001 fc01 	bl	8002f5c <MCAL_GPIO_WritePin>
            break;
 800175a:	e013      	b.n	8001784 <Process_Obstacle_Detection+0xac>
            
        case ZONE_DANGER:
            // Significant speed reduction or stop
            ACC_SetSpeedPercentage(&acc, 10);  // 10% of target speed
 800175c:	210a      	movs	r1, #10
 800175e:	4827      	ldr	r0, [pc, #156]	@ (80017fc <Process_Obstacle_Detection+0x124>)
 8001760:	f7ff fe3c 	bl	80013dc <ACC_SetSpeedPercentage>
            break;
 8001764:	e00e      	b.n	8001784 <Process_Obstacle_Detection+0xac>
            
        case ZONE_WARNING:
            // Moderate speed reduction
            ACC_SetSpeedPercentage(&acc, 50);  // 50% of target speed
 8001766:	2132      	movs	r1, #50	@ 0x32
 8001768:	4824      	ldr	r0, [pc, #144]	@ (80017fc <Process_Obstacle_Detection+0x124>)
 800176a:	f7ff fe37 	bl	80013dc <ACC_SetSpeedPercentage>
            break;
 800176e:	e009      	b.n	8001784 <Process_Obstacle_Detection+0xac>
            
        case ZONE_CAUTION:
            // Slight speed reduction
            ACC_SetSpeedPercentage(&acc, 70);  // 70% of target speed
 8001770:	2146      	movs	r1, #70	@ 0x46
 8001772:	4822      	ldr	r0, [pc, #136]	@ (80017fc <Process_Obstacle_Detection+0x124>)
 8001774:	f7ff fe32 	bl	80013dc <ACC_SetSpeedPercentage>
            break;
 8001778:	e004      	b.n	8001784 <Process_Obstacle_Detection+0xac>
            
        case ZONE_SAFE:
            // Maintain target speed
            ACC_SetSpeedPercentage(&acc, 100); // 100% of target speed
 800177a:	2164      	movs	r1, #100	@ 0x64
 800177c:	481f      	ldr	r0, [pc, #124]	@ (80017fc <Process_Obstacle_Detection+0x124>)
 800177e:	f7ff fe2d 	bl	80013dc <ACC_SetSpeedPercentage>
            break;
 8001782:	bf00      	nop
    }
    
    // Handle lateral obstacles (left and right)
    if (obstacleState.left == ZONE_DANGER || obstacleState.left == ZONE_CRITICAL) {
 8001784:	4b19      	ldr	r3, [pc, #100]	@ (80017ec <Process_Obstacle_Detection+0x114>)
 8001786:	789b      	ldrb	r3, [r3, #2]
 8001788:	2b03      	cmp	r3, #3
 800178a:	d003      	beq.n	8001794 <Process_Obstacle_Detection+0xbc>
 800178c:	4b17      	ldr	r3, [pc, #92]	@ (80017ec <Process_Obstacle_Detection+0x114>)
 800178e:	789b      	ldrb	r3, [r3, #2]
 8001790:	2b04      	cmp	r3, #4
 8001792:	d104      	bne.n	800179e <Process_Obstacle_Detection+0xc6>
        // Obstacle on left side - adjust trajectory right
        ACC_AdjustSteering(&acc, 20);  // Turn 20% right
 8001794:	2114      	movs	r1, #20
 8001796:	4819      	ldr	r0, [pc, #100]	@ (80017fc <Process_Obstacle_Detection+0x124>)
 8001798:	f7ff fe60 	bl	800145c <ACC_AdjustSteering>
 800179c:	e011      	b.n	80017c2 <Process_Obstacle_Detection+0xea>
    }
    else if (obstacleState.right == ZONE_DANGER || obstacleState.right == ZONE_CRITICAL) {
 800179e:	4b13      	ldr	r3, [pc, #76]	@ (80017ec <Process_Obstacle_Detection+0x114>)
 80017a0:	78db      	ldrb	r3, [r3, #3]
 80017a2:	2b03      	cmp	r3, #3
 80017a4:	d003      	beq.n	80017ae <Process_Obstacle_Detection+0xd6>
 80017a6:	4b11      	ldr	r3, [pc, #68]	@ (80017ec <Process_Obstacle_Detection+0x114>)
 80017a8:	78db      	ldrb	r3, [r3, #3]
 80017aa:	2b04      	cmp	r3, #4
 80017ac:	d105      	bne.n	80017ba <Process_Obstacle_Detection+0xe2>
        // Obstacle on right side - adjust trajectory left
        ACC_AdjustSteering(&acc, -20); // Turn 20% left
 80017ae:	f06f 0113 	mvn.w	r1, #19
 80017b2:	4812      	ldr	r0, [pc, #72]	@ (80017fc <Process_Obstacle_Detection+0x124>)
 80017b4:	f7ff fe52 	bl	800145c <ACC_AdjustSteering>
 80017b8:	e003      	b.n	80017c2 <Process_Obstacle_Detection+0xea>
    }
    else {
        // No lateral obstacles - maintain straight path
        ACC_AdjustSteering(&acc, 0);   // Keep straight
 80017ba:	2100      	movs	r1, #0
 80017bc:	480f      	ldr	r0, [pc, #60]	@ (80017fc <Process_Obstacle_Detection+0x124>)
 80017be:	f7ff fe4d 	bl	800145c <ACC_AdjustSteering>
    }
    
    // Handle rear obstacles
    if (obstacleState.rear == ZONE_DANGER || obstacleState.rear == ZONE_CRITICAL) {
 80017c2:	4b0a      	ldr	r3, [pc, #40]	@ (80017ec <Process_Obstacle_Detection+0x114>)
 80017c4:	785b      	ldrb	r3, [r3, #1]
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d003      	beq.n	80017d2 <Process_Obstacle_Detection+0xfa>
 80017ca:	4b08      	ldr	r3, [pc, #32]	@ (80017ec <Process_Obstacle_Detection+0x114>)
 80017cc:	785b      	ldrb	r3, [r3, #1]
 80017ce:	2b04      	cmp	r3, #4
 80017d0:	d103      	bne.n	80017da <Process_Obstacle_Detection+0x102>
        // Prevent reversing if there's an obstacle behind
        ACC_DisableReverse(&acc);
 80017d2:	480a      	ldr	r0, [pc, #40]	@ (80017fc <Process_Obstacle_Detection+0x124>)
 80017d4:	f7ff febc 	bl	8001550 <ACC_DisableReverse>
 80017d8:	e003      	b.n	80017e2 <Process_Obstacle_Detection+0x10a>
    }
    else {
        // Allow reversing if needed
        ACC_EnableReverse(&acc);
 80017da:	4808      	ldr	r0, [pc, #32]	@ (80017fc <Process_Obstacle_Detection+0x124>)
 80017dc:	f7ff fef5 	bl	80015ca <ACC_EnableReverse>
    }
}
 80017e0:	bf00      	nop
 80017e2:	bf00      	nop
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	2000004c 	.word	0x2000004c
 80017ec:	20000250 	.word	0x20000250
 80017f0:	20000084 	.word	0x20000084
 80017f4:	200000bc 	.word	0x200000bc
 80017f8:	200000f4 	.word	0x200000f4
 80017fc:	200001fc 	.word	0x200001fc
 8001800:	40011000 	.word	0x40011000

08001804 <Evaluate_Distance>:
/**
 * @brief Evaluate distance measurement and determine obstacle zone
 * @param distance: Distance measurement in mm
 * @return: Obstacle zone classification
 */
ObstacleZone_t Evaluate_Distance(uint32_t distance) {
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
    if (distance == 0) // Consider 0 distance (timeout/error) as critical
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d101      	bne.n	8001816 <Evaluate_Distance+0x12>
        return ZONE_CRITICAL;
 8001812:	2304      	movs	r3, #4
 8001814:	e017      	b.n	8001846 <Evaluate_Distance+0x42>
    if (distance < OBSTACLE_DIST_CRITICAL)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2b95      	cmp	r3, #149	@ 0x95
 800181a:	d801      	bhi.n	8001820 <Evaluate_Distance+0x1c>
        return ZONE_CRITICAL;
 800181c:	2304      	movs	r3, #4
 800181e:	e012      	b.n	8001846 <Evaluate_Distance+0x42>
    else if (distance < OBSTACLE_DIST_DANGER)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001826:	d201      	bcs.n	800182c <Evaluate_Distance+0x28>
        return ZONE_DANGER;
 8001828:	2303      	movs	r3, #3
 800182a:	e00c      	b.n	8001846 <Evaluate_Distance+0x42>
    else if (distance < OBSTACLE_DIST_WARNING)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8001832:	d201      	bcs.n	8001838 <Evaluate_Distance+0x34>
        return ZONE_WARNING;
 8001834:	2302      	movs	r3, #2
 8001836:	e006      	b.n	8001846 <Evaluate_Distance+0x42>
    else if (distance < OBSTACLE_DIST_CAUTION)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800183e:	d201      	bcs.n	8001844 <Evaluate_Distance+0x40>
        return ZONE_CAUTION;
 8001840:	2301      	movs	r3, #1
 8001842:	e000      	b.n	8001846 <Evaluate_Distance+0x42>
    else
        return ZONE_SAFE;
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr

08001850 <Generic_Ultrasonic_Callback>:

/**
 * @brief Generic ultrasonic sensor EXTI callback logic
 * @param sensor: Pointer to the specific Ultrasonic_t sensor instance
 */
static void Generic_Ultrasonic_Callback(Ultrasonic_t* sensor) {
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
    uint32_t current_time = MCAL_TIM_Base_GetCounter(ULTRASONIC_TIMER);
 8001858:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800185c:	f001 fc62 	bl	8003124 <MCAL_TIM_Base_GetCounter>
 8001860:	60b8      	str	r0, [r7, #8]
    
    if (MCAL_GPIO_ReadPin(sensor->EchoPort, sensor->EchoPin) == GPIO_PIN_SET) {
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	689a      	ldr	r2, [r3, #8]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	899b      	ldrh	r3, [r3, #12]
 800186a:	4619      	mov	r1, r3
 800186c:	4610      	mov	r0, r2
 800186e:	f001 fb61 	bl	8002f34 <MCAL_GPIO_ReadPin>
 8001872:	4603      	mov	r3, r0
 8001874:	2b01      	cmp	r3, #1
 8001876:	d107      	bne.n	8001888 <Generic_Ultrasonic_Callback+0x38>
        // Rising edge detected - record start time
        sensor->StartTime = current_time;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	68ba      	ldr	r2, [r7, #8]
 800187c:	625a      	str	r2, [r3, #36]	@ 0x24
        sensor->State = ULTRASONIC_STATE_WAITING_ECHO;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2202      	movs	r2, #2
 8001882:	f883 2020 	strb.w	r2, [r3, #32]
 8001886:	e04b      	b.n	8001920 <Generic_Ultrasonic_Callback+0xd0>
    } else {
        // Falling edge detected
        if (sensor->State == ULTRASONIC_STATE_WAITING_ECHO) {
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800188e:	2b02      	cmp	r3, #2
 8001890:	d146      	bne.n	8001920 <Generic_Ultrasonic_Callback+0xd0>
            sensor->EchoTime = current_time;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	68ba      	ldr	r2, [r7, #8]
 8001896:	62da      	str	r2, [r3, #44]	@ 0x2c
            uint32_t echo_duration_ticks;
            
            // Calculate echo duration, handling timer overflow
            if (sensor->EchoTime >= sensor->StartTime) {
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d306      	bcc.n	80018b2 <Generic_Ultrasonic_Callback+0x62>
                echo_duration_ticks = sensor->EchoTime - sensor->StartTime;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	e007      	b.n	80018c2 <Generic_Ultrasonic_Callback+0x72>
            } else {
                // Timer overflowed between rising and falling edge
                echo_duration_ticks = (ULTRASONIC_TIMER_PERIOD - sensor->StartTime) + sensor->EchoTime + 1;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80018c0:	60fb      	str	r3, [r7, #12]
            }
            
            // Check for plausible duration (avoid glitches, max range)
            if (echo_duration_ticks > 50 && echo_duration_ticks < ULTRASONIC_TIMEOUT_TICKS) { 
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	2b32      	cmp	r3, #50	@ 0x32
 80018c6:	d920      	bls.n	800190a <Generic_Ultrasonic_Callback+0xba>
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	f247 522f 	movw	r2, #29999	@ 0x752f
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d81b      	bhi.n	800190a <Generic_Ultrasonic_Callback+0xba>
                // Calculate distance: distance (mm) = time (us) * speed_of_sound (mm/us) / 2
                sensor->Distance = (uint32_t)((echo_duration_ticks * US_TIMER_TICK_US * SPEED_OF_SOUND_MM_PER_US) / 2.0);
 80018d2:	68f8      	ldr	r0, [r7, #12]
 80018d4:	f7fe fd8e 	bl	80003f4 <__aeabi_ui2d>
 80018d8:	a31f      	add	r3, pc, #124	@ (adr r3, 8001958 <Generic_Ultrasonic_Callback+0x108>)
 80018da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018de:	f7fe fe03 	bl	80004e8 <__aeabi_dmul>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	4610      	mov	r0, r2
 80018e8:	4619      	mov	r1, r3
 80018ea:	f04f 0200 	mov.w	r2, #0
 80018ee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80018f2:	f7fe ff23 	bl	800073c <__aeabi_ddiv>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	4610      	mov	r0, r2
 80018fc:	4619      	mov	r1, r3
 80018fe:	f7ff f805 	bl	800090c <__aeabi_d2uiz>
 8001902:	4602      	mov	r2, r0
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	631a      	str	r2, [r3, #48]	@ 0x30
 8001908:	e002      	b.n	8001910 <Generic_Ultrasonic_Callback+0xc0>
            } else {
                // Timeout or glitch - set distance to 0 or max
                sensor->Distance = 0; // Indicate error/timeout
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	631a      	str	r2, [r3, #48]	@ 0x30
            }
            sensor->IsReady = 1;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2201      	movs	r2, #1
 8001914:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            sensor->State = ULTRASONIC_STATE_IDLE;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2200      	movs	r2, #0
 800191c:	f883 2020 	strb.w	r2, [r3, #32]
        }
    }
    // Note: EXTI pending bit is cleared in the EXTI driver's ISR

    // In main loop or system timer handler:
    if (sensor->State == ULTRASONIC_STATE_WAITING_ECHO && 
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001926:	2b02      	cmp	r3, #2
 8001928:	d112      	bne.n	8001950 <Generic_Ultrasonic_Callback+0x100>
        (current_time - sensor->StartTime) > ULTRASONIC_TIMEOUT_TICKS) {
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800192e:	68ba      	ldr	r2, [r7, #8]
 8001930:	1ad3      	subs	r3, r2, r3
    if (sensor->State == ULTRASONIC_STATE_WAITING_ECHO && 
 8001932:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001936:	4293      	cmp	r3, r2
 8001938:	d90a      	bls.n	8001950 <Generic_Ultrasonic_Callback+0x100>
        sensor->State = ULTRASONIC_STATE_IDLE;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 2020 	strb.w	r2, [r3, #32]
        sensor->Distance = 0; // Indicate timeout
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2200      	movs	r2, #0
 8001946:	631a      	str	r2, [r3, #48]	@ 0x30
        sensor->IsReady = 1;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2201      	movs	r2, #1
 800194c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }
}
 8001950:	bf00      	nop
 8001952:	3710      	adds	r7, #16
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	45a1cac1 	.word	0x45a1cac1
 800195c:	3fd5f3b6 	.word	0x3fd5f3b6

08001960 <Front_Ultrasonic_Callback>:

/**
 * @brief Front ultrasonic sensor EXTI callback
 */
void Front_Ultrasonic_Callback(void) {
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
    Generic_Ultrasonic_Callback(&frontUltrasonic);
 8001964:	4802      	ldr	r0, [pc, #8]	@ (8001970 <Front_Ultrasonic_Callback+0x10>)
 8001966:	f7ff ff73 	bl	8001850 <Generic_Ultrasonic_Callback>
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	2000004c 	.word	0x2000004c

08001974 <Rear_Ultrasonic_Callback>:

/**
 * @brief Rear ultrasonic sensor EXTI callback
 */
void Rear_Ultrasonic_Callback(void) {
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
    Generic_Ultrasonic_Callback(&rearUltrasonic);
 8001978:	4802      	ldr	r0, [pc, #8]	@ (8001984 <Rear_Ultrasonic_Callback+0x10>)
 800197a:	f7ff ff69 	bl	8001850 <Generic_Ultrasonic_Callback>
}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000084 	.word	0x20000084

08001988 <Left_Ultrasonic_Callback>:

/**
 * @brief Left ultrasonic sensor EXTI callback
 */
void Left_Ultrasonic_Callback(void) {
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
    Generic_Ultrasonic_Callback(&leftUltrasonic);
 800198c:	4802      	ldr	r0, [pc, #8]	@ (8001998 <Left_Ultrasonic_Callback+0x10>)
 800198e:	f7ff ff5f 	bl	8001850 <Generic_Ultrasonic_Callback>
}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	200000bc 	.word	0x200000bc

0800199c <Right_Ultrasonic_Callback>:

/**
 * @brief Right ultrasonic sensor EXTI callback
 */
void Right_Ultrasonic_Callback(void) {
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
    Generic_Ultrasonic_Callback(&rightUltrasonic);
 80019a0:	4802      	ldr	r0, [pc, #8]	@ (80019ac <Right_Ultrasonic_Callback+0x10>)
 80019a2:	f7ff ff55 	bl	8001850 <Generic_Ultrasonic_Callback>
}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	200000f4 	.word	0x200000f4

080019b0 <Timer_Init>:
}

/**
 * @brief Initialize system timer (TIM4)
 */
void Timer_Init(void) {
 80019b0:	b590      	push	{r4, r7, lr}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
    // Configure TIM4 for a 50ms (control update rate) period
    TIM_TimeBase_Config_t sysTimerConfig = {
 80019b6:	4b15      	ldr	r3, [pc, #84]	@ (8001a0c <Timer_Init+0x5c>)
 80019b8:	463c      	mov	r4, r7
 80019ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        .CounterMode = TIM_COUNTERMODE_UP,
        .Period = SYSTEM_TIMER_PERIOD,           // 499 for 50ms period
        .ClockDivision = TIM_CLOCKDIVISION_DIV1,
        .RepetitionCounter = 0
    };
    MCAL_TIM_Base_Init(&sysTimerConfig);
 80019c0:	463b      	mov	r3, r7
 80019c2:	4618      	mov	r0, r3
 80019c4:	f001 fb58 	bl	8003078 <MCAL_TIM_Base_Init>
    MCAL_TIM_SetUpdateCallback(SYSTEM_TIMER, System_Timer_Callback);
 80019c8:	4911      	ldr	r1, [pc, #68]	@ (8001a10 <Timer_Init+0x60>)
 80019ca:	4812      	ldr	r0, [pc, #72]	@ (8001a14 <Timer_Init+0x64>)
 80019cc:	f001 fdd0 	bl	8003570 <MCAL_TIM_SetUpdateCallback>
    MCAL_TIM_EnableIT(SYSTEM_TIMER, TIM_IT_UPDATE);
 80019d0:	2101      	movs	r1, #1
 80019d2:	4810      	ldr	r0, [pc, #64]	@ (8001a14 <Timer_Init+0x64>)
 80019d4:	f001 fd78 	bl	80034c8 <MCAL_TIM_EnableIT>
    MCAL_TIM_Base_Start(SYSTEM_TIMER);
 80019d8:	480e      	ldr	r0, [pc, #56]	@ (8001a14 <Timer_Init+0x64>)
 80019da:	f001 fb87 	bl	80030ec <MCAL_TIM_Base_Start>

    // Use these instead of NVIC_SetPriority
    NVIC_IRQ28_TIM2_Enable;  // For ultrasonic timer
 80019de:	4b0e      	ldr	r3, [pc, #56]	@ (8001a18 <Timer_Init+0x68>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001a18 <Timer_Init+0x68>)
 80019e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019e8:	6013      	str	r3, [r2, #0]
    NVIC_IRQ29_TIM3_Enable;  // For speed sensor timer
 80019ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001a18 <Timer_Init+0x68>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001a18 <Timer_Init+0x68>)
 80019f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80019f4:	6013      	str	r3, [r2, #0]
    NVIC_IRQ30_TIM4_Enable;  // For system timer
 80019f6:	4b08      	ldr	r3, [pc, #32]	@ (8001a18 <Timer_Init+0x68>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a07      	ldr	r2, [pc, #28]	@ (8001a18 <Timer_Init+0x68>)
 80019fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001a00:	6013      	str	r3, [r2, #0]
}
 8001a02:	bf00      	nop
 8001a04:	3714      	adds	r7, #20
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd90      	pop	{r4, r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	080039d0 	.word	0x080039d0
 8001a10:	08001a1d 	.word	0x08001a1d
 8001a14:	40000800 	.word	0x40000800
 8001a18:	e000e100 	.word	0xe000e100

08001a1c <System_Timer_Callback>:

/**
 * @brief System timer (TIM4) update callback function
 */
void System_Timer_Callback(void) {
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
    // Set flag for main loop
    timer_flag = 1;
 8001a20:	4b03      	ldr	r3, [pc, #12]	@ (8001a30 <System_Timer_Callback+0x14>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	701a      	strb	r2, [r3, #0]
    // Note: Timer flag is cleared in TIM4_IRQHandler in driver
}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	2000024c 	.word	0x2000024c

08001a34 <Speed_Timer_Callback>:

/**
 * @brief Speed timer (TIM3) update callback function
 */
void Speed_Timer_Callback(void) {
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
    // Capture current pulse counts
    uint32_t currentLeftPulses = leftPulseCount;
 8001a3a:	4b21      	ldr	r3, [pc, #132]	@ (8001ac0 <Speed_Timer_Callback+0x8c>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	607b      	str	r3, [r7, #4]
    uint32_t currentRightPulses = rightPulseCount;
 8001a40:	4b20      	ldr	r3, [pc, #128]	@ (8001ac4 <Speed_Timer_Callback+0x90>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	603b      	str	r3, [r7, #0]
    
    // Reset pulse counters for the next interval
    leftPulseCount = 0;
 8001a46:	4b1e      	ldr	r3, [pc, #120]	@ (8001ac0 <Speed_Timer_Callback+0x8c>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
    rightPulseCount = 0;
 8001a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac4 <Speed_Timer_Callback+0x90>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]
    
    // Store pulse counts for later use
    leftSpeedSensor.PulseCount = currentLeftPulses;
 8001a52:	4a1d      	ldr	r2, [pc, #116]	@ (8001ac8 <Speed_Timer_Callback+0x94>)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6153      	str	r3, [r2, #20]
    rightSpeedSensor.PulseCount = currentRightPulses;
 8001a58:	4a1c      	ldr	r2, [pc, #112]	@ (8001acc <Speed_Timer_Callback+0x98>)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	6153      	str	r3, [r2, #20]
    
    // Calculate speed (mm/s)
    // Speed = (Pulses / Interval) * (mm / Pulse)
    leftSpeedSensor.Speed = (float)(currentLeftPulses / SPEED_TIMER_INTERVAL_S) * MM_PER_PULSE;
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f7fe fcc8 	bl	80003f4 <__aeabi_ui2d>
 8001a64:	4602      	mov	r2, r0
 8001a66:	460b      	mov	r3, r1
 8001a68:	4610      	mov	r0, r2
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	f7fe ff6e 	bl	800094c <__aeabi_d2f>
 8001a70:	4603      	mov	r3, r0
 8001a72:	4917      	ldr	r1, [pc, #92]	@ (8001ad0 <Speed_Timer_Callback+0x9c>)
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff f8c7 	bl	8000c08 <__aeabi_fmul>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4b12      	ldr	r3, [pc, #72]	@ (8001ac8 <Speed_Timer_Callback+0x94>)
 8001a80:	625a      	str	r2, [r3, #36]	@ 0x24
    rightSpeedSensor.Speed = (float)(currentRightPulses / SPEED_TIMER_INTERVAL_S) * MM_PER_PULSE;
 8001a82:	6838      	ldr	r0, [r7, #0]
 8001a84:	f7fe fcb6 	bl	80003f4 <__aeabi_ui2d>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	4610      	mov	r0, r2
 8001a8e:	4619      	mov	r1, r3
 8001a90:	f7fe ff5c 	bl	800094c <__aeabi_d2f>
 8001a94:	4603      	mov	r3, r0
 8001a96:	490e      	ldr	r1, [pc, #56]	@ (8001ad0 <Speed_Timer_Callback+0x9c>)
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff f8b5 	bl	8000c08 <__aeabi_fmul>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001acc <Speed_Timer_Callback+0x98>)
 8001aa4:	625a      	str	r2, [r3, #36]	@ 0x24
    
    leftSpeedSensor.IsReady = 1;
 8001aa6:	4b08      	ldr	r3, [pc, #32]	@ (8001ac8 <Speed_Timer_Callback+0x94>)
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    rightSpeedSensor.IsReady = 1;
 8001aae:	4b07      	ldr	r3, [pc, #28]	@ (8001acc <Speed_Timer_Callback+0x98>)
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    
    // Note: Timer flag is cleared in TIM3_IRQHandler in driver
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	20000184 	.word	0x20000184
 8001ac4:	20000188 	.word	0x20000188
 8001ac8:	2000012c 	.word	0x2000012c
 8001acc:	20000158 	.word	0x20000158
 8001ad0:	42040000 	.word	0x42040000

08001ad4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration - Set to 8MHz using HSI
 */
void SystemClock_Config(void) {
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
    // Ensure the HSI is on and ready
    RCC->CR |= RCC_CR_HSION;
 8001ad8:	4b2c      	ldr	r3, [pc, #176]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a2b      	ldr	r2, [pc, #172]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001ade:	f043 0301 	orr.w	r3, r3, #1
 8001ae2:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & RCC_CR_HSIRDY));
 8001ae4:	bf00      	nop
 8001ae6:	4b29      	ldr	r3, [pc, #164]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d0f9      	beq.n	8001ae6 <SystemClock_Config+0x12>
    
    // Select HSI as system clock
    RCC->CFGR &= ~RCC_CFGR_SW; // Clear SW bits
 8001af2:	4b26      	ldr	r3, [pc, #152]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	4a25      	ldr	r2, [pc, #148]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001af8:	f023 0303 	bic.w	r3, r3, #3
 8001afc:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= RCC_CFGR_SW_HSI; // Select HSI
 8001afe:	4b23      	ldr	r3, [pc, #140]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b00:	4a22      	ldr	r2, [pc, #136]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	6053      	str	r3, [r2, #4]
    while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI); // Wait for HSI to be system clock
 8001b06:	bf00      	nop
 8001b08:	4b20      	ldr	r3, [pc, #128]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f003 030c 	and.w	r3, r3, #12
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d1f9      	bne.n	8001b08 <SystemClock_Config+0x34>
    
    // Reset HSEON, CSSON and PLLON bits
    RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON);
 8001b14:	4b1d      	ldr	r3, [pc, #116]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a1c      	ldr	r2, [pc, #112]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b1a:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8001b1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b22:	6013      	str	r3, [r2, #0]
    
    // Reset PLL configuration
    RCC->CFGR &= ~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL);
 8001b24:	4b19      	ldr	r3, [pc, #100]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	4a18      	ldr	r2, [pc, #96]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b2a:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8001b2e:	6053      	str	r3, [r2, #4]
    
    // Disable all interrupts
    RCC->CIR = 0x00000000;
 8001b30:	4b16      	ldr	r3, [pc, #88]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	609a      	str	r2, [r3, #8]
    
    // Configure Flash: Enable Prefetch Buffer and set Latency to 0 (for 8 MHz)
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001b36:	4b16      	ldr	r3, [pc, #88]	@ (8001b90 <SystemClock_Config+0xbc>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a15      	ldr	r2, [pc, #84]	@ (8001b90 <SystemClock_Config+0xbc>)
 8001b3c:	f043 0310 	orr.w	r3, r3, #16
 8001b40:	6013      	str	r3, [r2, #0]
    FLASH->ACR &= ~FLASH_ACR_LATENCY;
 8001b42:	4b13      	ldr	r3, [pc, #76]	@ (8001b90 <SystemClock_Config+0xbc>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a12      	ldr	r2, [pc, #72]	@ (8001b90 <SystemClock_Config+0xbc>)
 8001b48:	f023 0307 	bic.w	r3, r3, #7
 8001b4c:	6013      	str	r3, [r2, #0]
    
    // Configure clock dividers: AHB=1, APB1=1, APB2=1
    RCC->CFGR &= ~(RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2);
 8001b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	4a0e      	ldr	r2, [pc, #56]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b54:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001b58:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001b5c:	6053      	str	r3, [r2, #4]
    
    // Enable peripheral clocks
    RCC->APB2ENR |= RCC_APB2ENR_AFIOEN | RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN | RCC_APB2ENR_IOPCEN;
 8001b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	4a0a      	ldr	r2, [pc, #40]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b64:	f043 031d 	orr.w	r3, r3, #29
 8001b68:	6193      	str	r3, [r2, #24]
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN | RCC_APB1ENR_TIM3EN | RCC_APB1ENR_TIM4EN;
 8001b6a:	4b08      	ldr	r3, [pc, #32]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	4a07      	ldr	r2, [pc, #28]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b70:	f043 0307 	orr.w	r3, r3, #7
 8001b74:	61d3      	str	r3, [r2, #28]
    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN; // Ensure TIM1 clock is enabled for PWM
 8001b76:	4b05      	ldr	r3, [pc, #20]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	4a04      	ldr	r2, [pc, #16]	@ (8001b8c <SystemClock_Config+0xb8>)
 8001b7c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b80:	6193      	str	r3, [r2, #24]
}
 8001b82:	bf00      	nop
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	40022000 	.word	0x40022000

08001b94 <Initialize_Sensors>:

/**
 * @brief Initialize all sensors
 */
void Initialize_Sensors(void) {
 8001b94:	b590      	push	{r4, r7, lr}
 8001b96:	b09b      	sub	sp, #108	@ 0x6c
 8001b98:	af00      	add	r7, sp, #0
    
    // --- Initialize Ultrasonic Sensors & Timer (TIM2) ---
    
    // Configure TIM2 for 1us tick (for ultrasonic echo measurement)
    TIM_TimeBase_Config_t usTimerConfig = {
 8001b9a:	4b64      	ldr	r3, [pc, #400]	@ (8001d2c <Initialize_Sensors+0x198>)
 8001b9c:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8001ba0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ba2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        .CounterMode = TIM_COUNTERMODE_UP,
        .Period = ULTRASONIC_TIMER_PERIOD,      // 0xFFFF (max count)
        .ClockDivision = TIM_CLOCKDIVISION_DIV1,
        .RepetitionCounter = 0
    };
    MCAL_TIM_Base_Init(&usTimerConfig);
 8001ba6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001baa:	4618      	mov	r0, r3
 8001bac:	f001 fa64 	bl	8003078 <MCAL_TIM_Base_Init>
    MCAL_TIM_Base_Start(ULTRASONIC_TIMER);
 8001bb0:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001bb4:	f001 fa9a 	bl	80030ec <MCAL_TIM_Base_Start>
    
    // Front ultrasonic
    frontUltrasonic.TrigPort = ULTRASONIC_FRONT_TRIG_PORT;
 8001bb8:	4b5d      	ldr	r3, [pc, #372]	@ (8001d30 <Initialize_Sensors+0x19c>)
 8001bba:	4a5e      	ldr	r2, [pc, #376]	@ (8001d34 <Initialize_Sensors+0x1a0>)
 8001bbc:	601a      	str	r2, [r3, #0]
    frontUltrasonic.TrigPin = ULTRASONIC_FRONT_TRIG_PIN;
 8001bbe:	4b5c      	ldr	r3, [pc, #368]	@ (8001d30 <Initialize_Sensors+0x19c>)
 8001bc0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001bc4:	809a      	strh	r2, [r3, #4]
    frontUltrasonic.EchoPort = ULTRASONIC_FRONT_ECHO_PORT;
 8001bc6:	4b5a      	ldr	r3, [pc, #360]	@ (8001d30 <Initialize_Sensors+0x19c>)
 8001bc8:	4a5a      	ldr	r2, [pc, #360]	@ (8001d34 <Initialize_Sensors+0x1a0>)
 8001bca:	609a      	str	r2, [r3, #8]
    frontUltrasonic.EchoPin = ULTRASONIC_FRONT_ECHO_PIN;
 8001bcc:	4b58      	ldr	r3, [pc, #352]	@ (8001d30 <Initialize_Sensors+0x19c>)
 8001bce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bd2:	819a      	strh	r2, [r3, #12]
    frontUltrasonic.EXTI_Mapping = ULTRASONIC_FRONT_EXTI;
 8001bd4:	4b56      	ldr	r3, [pc, #344]	@ (8001d30 <Initialize_Sensors+0x19c>)
 8001bd6:	4a58      	ldr	r2, [pc, #352]	@ (8001d38 <Initialize_Sensors+0x1a4>)
 8001bd8:	3310      	adds	r3, #16
 8001bda:	ca07      	ldmia	r2, {r0, r1, r2}
 8001bdc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    frontUltrasonic.Callback = Front_Ultrasonic_Callback; // Assign EXTI callback
 8001be0:	4b53      	ldr	r3, [pc, #332]	@ (8001d30 <Initialize_Sensors+0x19c>)
 8001be2:	4a56      	ldr	r2, [pc, #344]	@ (8001d3c <Initialize_Sensors+0x1a8>)
 8001be4:	61da      	str	r2, [r3, #28]
    HAL_ULTRASONIC_Init(&frontUltrasonic); // Configures GPIO, EXTI (rising/falling), registers callback
 8001be6:	4852      	ldr	r0, [pc, #328]	@ (8001d30 <Initialize_Sensors+0x19c>)
 8001be8:	f000 fc1a 	bl	8002420 <HAL_ULTRASONIC_Init>
    
    // Rear ultrasonic
    rearUltrasonic.TrigPort = ULTRASONIC_REAR_TRIG_PORT;
 8001bec:	4b54      	ldr	r3, [pc, #336]	@ (8001d40 <Initialize_Sensors+0x1ac>)
 8001bee:	4a51      	ldr	r2, [pc, #324]	@ (8001d34 <Initialize_Sensors+0x1a0>)
 8001bf0:	601a      	str	r2, [r3, #0]
    rearUltrasonic.TrigPin = ULTRASONIC_REAR_TRIG_PIN;
 8001bf2:	4b53      	ldr	r3, [pc, #332]	@ (8001d40 <Initialize_Sensors+0x1ac>)
 8001bf4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001bf8:	809a      	strh	r2, [r3, #4]
    rearUltrasonic.EchoPort = ULTRASONIC_REAR_ECHO_PORT;
 8001bfa:	4b51      	ldr	r3, [pc, #324]	@ (8001d40 <Initialize_Sensors+0x1ac>)
 8001bfc:	4a4d      	ldr	r2, [pc, #308]	@ (8001d34 <Initialize_Sensors+0x1a0>)
 8001bfe:	609a      	str	r2, [r3, #8]
    rearUltrasonic.EchoPin = ULTRASONIC_REAR_ECHO_PIN;
 8001c00:	4b4f      	ldr	r3, [pc, #316]	@ (8001d40 <Initialize_Sensors+0x1ac>)
 8001c02:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c06:	819a      	strh	r2, [r3, #12]
    rearUltrasonic.EXTI_Mapping = ULTRASONIC_REAR_EXTI;
 8001c08:	4b4d      	ldr	r3, [pc, #308]	@ (8001d40 <Initialize_Sensors+0x1ac>)
 8001c0a:	4a4e      	ldr	r2, [pc, #312]	@ (8001d44 <Initialize_Sensors+0x1b0>)
 8001c0c:	3310      	adds	r3, #16
 8001c0e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c10:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    rearUltrasonic.Callback = Rear_Ultrasonic_Callback;
 8001c14:	4b4a      	ldr	r3, [pc, #296]	@ (8001d40 <Initialize_Sensors+0x1ac>)
 8001c16:	4a4c      	ldr	r2, [pc, #304]	@ (8001d48 <Initialize_Sensors+0x1b4>)
 8001c18:	61da      	str	r2, [r3, #28]
    HAL_ULTRASONIC_Init(&rearUltrasonic);
 8001c1a:	4849      	ldr	r0, [pc, #292]	@ (8001d40 <Initialize_Sensors+0x1ac>)
 8001c1c:	f000 fc00 	bl	8002420 <HAL_ULTRASONIC_Init>
    
    // Left ultrasonic
    leftUltrasonic.TrigPort = ULTRASONIC_LEFT_TRIG_PORT;
 8001c20:	4b4a      	ldr	r3, [pc, #296]	@ (8001d4c <Initialize_Sensors+0x1b8>)
 8001c22:	4a44      	ldr	r2, [pc, #272]	@ (8001d34 <Initialize_Sensors+0x1a0>)
 8001c24:	601a      	str	r2, [r3, #0]
    leftUltrasonic.TrigPin = ULTRASONIC_LEFT_TRIG_PIN;
 8001c26:	4b49      	ldr	r3, [pc, #292]	@ (8001d4c <Initialize_Sensors+0x1b8>)
 8001c28:	2220      	movs	r2, #32
 8001c2a:	809a      	strh	r2, [r3, #4]
    leftUltrasonic.EchoPort = ULTRASONIC_LEFT_ECHO_PORT;
 8001c2c:	4b47      	ldr	r3, [pc, #284]	@ (8001d4c <Initialize_Sensors+0x1b8>)
 8001c2e:	4a48      	ldr	r2, [pc, #288]	@ (8001d50 <Initialize_Sensors+0x1bc>)
 8001c30:	609a      	str	r2, [r3, #8]
    leftUltrasonic.EchoPin = ULTRASONIC_LEFT_ECHO_PIN;
 8001c32:	4b46      	ldr	r3, [pc, #280]	@ (8001d4c <Initialize_Sensors+0x1b8>)
 8001c34:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c38:	819a      	strh	r2, [r3, #12]
    leftUltrasonic.EXTI_Mapping = ULTRASONIC_LEFT_EXTI;
 8001c3a:	4b44      	ldr	r3, [pc, #272]	@ (8001d4c <Initialize_Sensors+0x1b8>)
 8001c3c:	4a45      	ldr	r2, [pc, #276]	@ (8001d54 <Initialize_Sensors+0x1c0>)
 8001c3e:	3310      	adds	r3, #16
 8001c40:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c42:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    leftUltrasonic.Callback = Left_Ultrasonic_Callback;
 8001c46:	4b41      	ldr	r3, [pc, #260]	@ (8001d4c <Initialize_Sensors+0x1b8>)
 8001c48:	4a43      	ldr	r2, [pc, #268]	@ (8001d58 <Initialize_Sensors+0x1c4>)
 8001c4a:	61da      	str	r2, [r3, #28]
    HAL_ULTRASONIC_Init(&leftUltrasonic);
 8001c4c:	483f      	ldr	r0, [pc, #252]	@ (8001d4c <Initialize_Sensors+0x1b8>)
 8001c4e:	f000 fbe7 	bl	8002420 <HAL_ULTRASONIC_Init>
    
    // Right ultrasonic
    rightUltrasonic.TrigPort = ULTRASONIC_RIGHT_TRIG_PORT;
 8001c52:	4b42      	ldr	r3, [pc, #264]	@ (8001d5c <Initialize_Sensors+0x1c8>)
 8001c54:	4a3e      	ldr	r2, [pc, #248]	@ (8001d50 <Initialize_Sensors+0x1bc>)
 8001c56:	601a      	str	r2, [r3, #0]
    rightUltrasonic.TrigPin = ULTRASONIC_RIGHT_TRIG_PIN;
 8001c58:	4b40      	ldr	r3, [pc, #256]	@ (8001d5c <Initialize_Sensors+0x1c8>)
 8001c5a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c5e:	809a      	strh	r2, [r3, #4]
    rightUltrasonic.EchoPort = ULTRASONIC_RIGHT_ECHO_PORT;
 8001c60:	4b3e      	ldr	r3, [pc, #248]	@ (8001d5c <Initialize_Sensors+0x1c8>)
 8001c62:	4a3f      	ldr	r2, [pc, #252]	@ (8001d60 <Initialize_Sensors+0x1cc>)
 8001c64:	609a      	str	r2, [r3, #8]
    rightUltrasonic.EchoPin = ULTRASONIC_RIGHT_ECHO_PIN;
 8001c66:	4b3d      	ldr	r3, [pc, #244]	@ (8001d5c <Initialize_Sensors+0x1c8>)
 8001c68:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c6c:	819a      	strh	r2, [r3, #12]
    rightUltrasonic.EXTI_Mapping = ULTRASONIC_RIGHT_EXTI;
 8001c6e:	4b3b      	ldr	r3, [pc, #236]	@ (8001d5c <Initialize_Sensors+0x1c8>)
 8001c70:	4a3c      	ldr	r2, [pc, #240]	@ (8001d64 <Initialize_Sensors+0x1d0>)
 8001c72:	3310      	adds	r3, #16
 8001c74:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    rightUltrasonic.Callback = Right_Ultrasonic_Callback;
 8001c7a:	4b38      	ldr	r3, [pc, #224]	@ (8001d5c <Initialize_Sensors+0x1c8>)
 8001c7c:	4a3a      	ldr	r2, [pc, #232]	@ (8001d68 <Initialize_Sensors+0x1d4>)
 8001c7e:	61da      	str	r2, [r3, #28]
    HAL_ULTRASONIC_Init(&rightUltrasonic);
 8001c80:	4836      	ldr	r0, [pc, #216]	@ (8001d5c <Initialize_Sensors+0x1c8>)
 8001c82:	f000 fbcd 	bl	8002420 <HAL_ULTRASONIC_Init>
    
    // Initialize obstacle detection state
    obstacleState.front = ZONE_SAFE;
 8001c86:	4b39      	ldr	r3, [pc, #228]	@ (8001d6c <Initialize_Sensors+0x1d8>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
    obstacleState.rear = ZONE_SAFE;
 8001c8c:	4b37      	ldr	r3, [pc, #220]	@ (8001d6c <Initialize_Sensors+0x1d8>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	705a      	strb	r2, [r3, #1]
    obstacleState.left = ZONE_SAFE;
 8001c92:	4b36      	ldr	r3, [pc, #216]	@ (8001d6c <Initialize_Sensors+0x1d8>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	709a      	strb	r2, [r3, #2]
    obstacleState.right = ZONE_SAFE;
 8001c98:	4b34      	ldr	r3, [pc, #208]	@ (8001d6c <Initialize_Sensors+0x1d8>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	70da      	strb	r2, [r3, #3]
    
    // --- Initialize Speed Sensors & Timer (TIM3) ---
    
    // Configure TIM3 for 1s update interrupt (for speed calculation)
    TIM_TimeBase_Config_t speedTimerConfig = {
 8001c9e:	4b34      	ldr	r3, [pc, #208]	@ (8001d70 <Initialize_Sensors+0x1dc>)
 8001ca0:	f107 0418 	add.w	r4, r7, #24
 8001ca4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ca6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        .CounterMode = TIM_COUNTERMODE_UP,
        .Period = SPEED_SENSOR_PERIOD,          // 10000 for 1s period (10000 * 100us)
        .ClockDivision = TIM_CLOCKDIVISION_DIV1,
        .RepetitionCounter = 0
    };
    MCAL_TIM_Base_Init(&speedTimerConfig);
 8001caa:	f107 0318 	add.w	r3, r7, #24
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f001 f9e2 	bl	8003078 <MCAL_TIM_Base_Init>
    MCAL_TIM_SetUpdateCallback(SPEED_SENSOR_TIMER, Speed_Timer_Callback); // Register TIM3 update callback
 8001cb4:	492f      	ldr	r1, [pc, #188]	@ (8001d74 <Initialize_Sensors+0x1e0>)
 8001cb6:	4830      	ldr	r0, [pc, #192]	@ (8001d78 <Initialize_Sensors+0x1e4>)
 8001cb8:	f001 fc5a 	bl	8003570 <MCAL_TIM_SetUpdateCallback>
    MCAL_TIM_EnableIT(SPEED_SENSOR_TIMER, TIM_IT_UPDATE); // Enable TIM3 update interrupt
 8001cbc:	2101      	movs	r1, #1
 8001cbe:	482e      	ldr	r0, [pc, #184]	@ (8001d78 <Initialize_Sensors+0x1e4>)
 8001cc0:	f001 fc02 	bl	80034c8 <MCAL_TIM_EnableIT>
    MCAL_TIM_Base_Start(SPEED_SENSOR_TIMER);
 8001cc4:	482c      	ldr	r0, [pc, #176]	@ (8001d78 <Initialize_Sensors+0x1e4>)
 8001cc6:	f001 fa11 	bl	80030ec <MCAL_TIM_Base_Start>
    
    // For left speed sensor
    leftSpeedSensor.Port = SPEED_SENSOR_LEFT_PORT;
 8001cca:	4b2c      	ldr	r3, [pc, #176]	@ (8001d7c <Initialize_Sensors+0x1e8>)
 8001ccc:	4a24      	ldr	r2, [pc, #144]	@ (8001d60 <Initialize_Sensors+0x1cc>)
 8001cce:	601a      	str	r2, [r3, #0]
    leftSpeedSensor.Pin = SPEED_SENSOR_LEFT_PIN;
 8001cd0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d7c <Initialize_Sensors+0x1e8>)
 8001cd2:	2210      	movs	r2, #16
 8001cd4:	809a      	strh	r2, [r3, #4]
    leftSpeedSensor.EXTI_Mapping = SPEED_SENSOR_LEFT_EXTI;
 8001cd6:	4b29      	ldr	r3, [pc, #164]	@ (8001d7c <Initialize_Sensors+0x1e8>)
 8001cd8:	4a29      	ldr	r2, [pc, #164]	@ (8001d80 <Initialize_Sensors+0x1ec>)
 8001cda:	3308      	adds	r3, #8
 8001cdc:	ca07      	ldmia	r2, {r0, r1, r2}
 8001cde:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    leftSpeedSensor.PulseCount = 0;
 8001ce2:	4b26      	ldr	r3, [pc, #152]	@ (8001d7c <Initialize_Sensors+0x1e8>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	615a      	str	r2, [r3, #20]
    leftSpeedSensor.Speed = 0.0;
 8001ce8:	4b24      	ldr	r3, [pc, #144]	@ (8001d7c <Initialize_Sensors+0x1e8>)
 8001cea:	f04f 0200 	mov.w	r2, #0
 8001cee:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_SPEED_SENSOR_Init(&leftSpeedSensor);
 8001cf0:	4822      	ldr	r0, [pc, #136]	@ (8001d7c <Initialize_Sensors+0x1e8>)
 8001cf2:	f000 fb01 	bl	80022f8 <HAL_SPEED_SENSOR_Init>
    
    // For right speed sensor
    rightSpeedSensor.Port = SPEED_SENSOR_RIGHT_PORT;
 8001cf6:	4b23      	ldr	r3, [pc, #140]	@ (8001d84 <Initialize_Sensors+0x1f0>)
 8001cf8:	4a0e      	ldr	r2, [pc, #56]	@ (8001d34 <Initialize_Sensors+0x1a0>)
 8001cfa:	601a      	str	r2, [r3, #0]
    rightSpeedSensor.Pin = SPEED_SENSOR_RIGHT_PIN;
 8001cfc:	4b21      	ldr	r3, [pc, #132]	@ (8001d84 <Initialize_Sensors+0x1f0>)
 8001cfe:	2208      	movs	r2, #8
 8001d00:	809a      	strh	r2, [r3, #4]
    rightSpeedSensor.EXTI_Mapping = SPEED_SENSOR_RIGHT_EXTI;
 8001d02:	4b20      	ldr	r3, [pc, #128]	@ (8001d84 <Initialize_Sensors+0x1f0>)
 8001d04:	4a20      	ldr	r2, [pc, #128]	@ (8001d88 <Initialize_Sensors+0x1f4>)
 8001d06:	3308      	adds	r3, #8
 8001d08:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d0a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    rightSpeedSensor.PulseCount = 0;
 8001d0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001d84 <Initialize_Sensors+0x1f0>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	615a      	str	r2, [r3, #20]
    rightSpeedSensor.Speed = 0.0;
 8001d14:	4b1b      	ldr	r3, [pc, #108]	@ (8001d84 <Initialize_Sensors+0x1f0>)
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_SPEED_SENSOR_Init(&rightSpeedSensor);
 8001d1c:	4819      	ldr	r0, [pc, #100]	@ (8001d84 <Initialize_Sensors+0x1f0>)
 8001d1e:	f000 faeb 	bl	80022f8 <HAL_SPEED_SENSOR_Init>
}
 8001d22:	bf00      	nop
 8001d24:	376c      	adds	r7, #108	@ 0x6c
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd90      	pop	{r4, r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	080039e0 	.word	0x080039e0
 8001d30:	2000004c 	.word	0x2000004c
 8001d34:	40010c00 	.word	0x40010c00
 8001d38:	080039f0 	.word	0x080039f0
 8001d3c:	08001961 	.word	0x08001961
 8001d40:	20000084 	.word	0x20000084
 8001d44:	080039fc 	.word	0x080039fc
 8001d48:	08001975 	.word	0x08001975
 8001d4c:	200000bc 	.word	0x200000bc
 8001d50:	40011000 	.word	0x40011000
 8001d54:	08003a08 	.word	0x08003a08
 8001d58:	08001989 	.word	0x08001989
 8001d5c:	200000f4 	.word	0x200000f4
 8001d60:	40010800 	.word	0x40010800
 8001d64:	08003a14 	.word	0x08003a14
 8001d68:	0800199d 	.word	0x0800199d
 8001d6c:	20000250 	.word	0x20000250
 8001d70:	08003a20 	.word	0x08003a20
 8001d74:	08001a35 	.word	0x08001a35
 8001d78:	40000400 	.word	0x40000400
 8001d7c:	2000012c 	.word	0x2000012c
 8001d80:	08003a30 	.word	0x08003a30
 8001d84:	20000158 	.word	0x20000158
 8001d88:	08003a3c 	.word	0x08003a3c

08001d8c <Initialize_Motors>:

/**
 * @brief Initialize all motors (Placeholder - Assumes HAL does the work)
 */
void Initialize_Motors(void) {
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
    // Initialize the motor control system
    HAL_MOTOR_Init();
 8001d90:	f000 f8b0 	bl	8001ef4 <HAL_MOTOR_Init>
    
    // Configure front left motor
    frontLeftMotor.DirectionPort = MOTOR_FL_PORT_FWD;
 8001d94:	4b33      	ldr	r3, [pc, #204]	@ (8001e64 <Initialize_Motors+0xd8>)
 8001d96:	4a34      	ldr	r2, [pc, #208]	@ (8001e68 <Initialize_Motors+0xdc>)
 8001d98:	601a      	str	r2, [r3, #0]
    frontLeftMotor.DirectionPin_Forward = MOTOR_FL_PIN_FWD;
 8001d9a:	4b32      	ldr	r3, [pc, #200]	@ (8001e64 <Initialize_Motors+0xd8>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	809a      	strh	r2, [r3, #4]
    frontLeftMotor.DirectionPin_Backward = MOTOR_FL_PIN_BWD;
 8001da0:	4b30      	ldr	r3, [pc, #192]	@ (8001e64 <Initialize_Motors+0xd8>)
 8001da2:	2202      	movs	r2, #2
 8001da4:	80da      	strh	r2, [r3, #6]
    frontLeftMotor.PWMPort = MOTOR_FL_PWM_PORT;
 8001da6:	4b2f      	ldr	r3, [pc, #188]	@ (8001e64 <Initialize_Motors+0xd8>)
 8001da8:	4a2f      	ldr	r2, [pc, #188]	@ (8001e68 <Initialize_Motors+0xdc>)
 8001daa:	609a      	str	r2, [r3, #8]
    frontLeftMotor.PWMPin = MOTOR_FL_PWM_PIN;
 8001dac:	4b2d      	ldr	r3, [pc, #180]	@ (8001e64 <Initialize_Motors+0xd8>)
 8001dae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001db2:	819a      	strh	r2, [r3, #12]
    // Remove ID field reference, as it's not part of the Motor_t struct
    HAL_MOTOR_Config(&frontLeftMotor, MOTOR_PWM_TIMER, MOTOR_FL_PWM_CHANNEL);
 8001db4:	2201      	movs	r2, #1
 8001db6:	492d      	ldr	r1, [pc, #180]	@ (8001e6c <Initialize_Motors+0xe0>)
 8001db8:	482a      	ldr	r0, [pc, #168]	@ (8001e64 <Initialize_Motors+0xd8>)
 8001dba:	f000 f8af 	bl	8001f1c <HAL_MOTOR_Config>
    HAL_MOTOR_Enable(&frontLeftMotor, 1);
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	4828      	ldr	r0, [pc, #160]	@ (8001e64 <Initialize_Motors+0xd8>)
 8001dc2:	f000 f954 	bl	800206e <HAL_MOTOR_Enable>
    
    // Configure front right motor
    frontRightMotor.DirectionPort = MOTOR_FR_PORT_FWD;
 8001dc6:	4b2a      	ldr	r3, [pc, #168]	@ (8001e70 <Initialize_Motors+0xe4>)
 8001dc8:	4a27      	ldr	r2, [pc, #156]	@ (8001e68 <Initialize_Motors+0xdc>)
 8001dca:	601a      	str	r2, [r3, #0]
    frontRightMotor.DirectionPin_Forward = MOTOR_FR_PIN_FWD;
 8001dcc:	4b28      	ldr	r3, [pc, #160]	@ (8001e70 <Initialize_Motors+0xe4>)
 8001dce:	2204      	movs	r2, #4
 8001dd0:	809a      	strh	r2, [r3, #4]
    frontRightMotor.DirectionPin_Backward = MOTOR_FR_PIN_BWD;
 8001dd2:	4b27      	ldr	r3, [pc, #156]	@ (8001e70 <Initialize_Motors+0xe4>)
 8001dd4:	2208      	movs	r2, #8
 8001dd6:	80da      	strh	r2, [r3, #6]
    frontRightMotor.PWMPort = MOTOR_FR_PWM_PORT;
 8001dd8:	4b25      	ldr	r3, [pc, #148]	@ (8001e70 <Initialize_Motors+0xe4>)
 8001dda:	4a23      	ldr	r2, [pc, #140]	@ (8001e68 <Initialize_Motors+0xdc>)
 8001ddc:	609a      	str	r2, [r3, #8]
    frontRightMotor.PWMPin = MOTOR_FR_PWM_PIN;
 8001dde:	4b24      	ldr	r3, [pc, #144]	@ (8001e70 <Initialize_Motors+0xe4>)
 8001de0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001de4:	819a      	strh	r2, [r3, #12]
    // Remove ID field reference
    HAL_MOTOR_Config(&frontRightMotor, MOTOR_PWM_TIMER, MOTOR_FR_PWM_CHANNEL);
 8001de6:	2202      	movs	r2, #2
 8001de8:	4920      	ldr	r1, [pc, #128]	@ (8001e6c <Initialize_Motors+0xe0>)
 8001dea:	4821      	ldr	r0, [pc, #132]	@ (8001e70 <Initialize_Motors+0xe4>)
 8001dec:	f000 f896 	bl	8001f1c <HAL_MOTOR_Config>
    HAL_MOTOR_Enable(&frontRightMotor, 1);
 8001df0:	2101      	movs	r1, #1
 8001df2:	481f      	ldr	r0, [pc, #124]	@ (8001e70 <Initialize_Motors+0xe4>)
 8001df4:	f000 f93b 	bl	800206e <HAL_MOTOR_Enable>
    
    // Configure rear left motor
    rearLeftMotor.DirectionPort = MOTOR_RL_PORT_FWD;
 8001df8:	4b1e      	ldr	r3, [pc, #120]	@ (8001e74 <Initialize_Motors+0xe8>)
 8001dfa:	4a1f      	ldr	r2, [pc, #124]	@ (8001e78 <Initialize_Motors+0xec>)
 8001dfc:	601a      	str	r2, [r3, #0]
    rearLeftMotor.DirectionPin_Forward = MOTOR_RL_PIN_FWD;
 8001dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8001e74 <Initialize_Motors+0xe8>)
 8001e00:	2201      	movs	r2, #1
 8001e02:	809a      	strh	r2, [r3, #4]
    rearLeftMotor.DirectionPin_Backward = MOTOR_RL_PIN_BWD;
 8001e04:	4b1b      	ldr	r3, [pc, #108]	@ (8001e74 <Initialize_Motors+0xe8>)
 8001e06:	2202      	movs	r2, #2
 8001e08:	80da      	strh	r2, [r3, #6]
    rearLeftMotor.PWMPort = MOTOR_RL_PWM_PORT;
 8001e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e74 <Initialize_Motors+0xe8>)
 8001e0c:	4a16      	ldr	r2, [pc, #88]	@ (8001e68 <Initialize_Motors+0xdc>)
 8001e0e:	609a      	str	r2, [r3, #8]
    rearLeftMotor.PWMPin = MOTOR_RL_PWM_PIN;
 8001e10:	4b18      	ldr	r3, [pc, #96]	@ (8001e74 <Initialize_Motors+0xe8>)
 8001e12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e16:	819a      	strh	r2, [r3, #12]
    // Remove ID field reference
    HAL_MOTOR_Config(&rearLeftMotor, MOTOR_PWM_TIMER, MOTOR_RL_PWM_CHANNEL);
 8001e18:	2203      	movs	r2, #3
 8001e1a:	4914      	ldr	r1, [pc, #80]	@ (8001e6c <Initialize_Motors+0xe0>)
 8001e1c:	4815      	ldr	r0, [pc, #84]	@ (8001e74 <Initialize_Motors+0xe8>)
 8001e1e:	f000 f87d 	bl	8001f1c <HAL_MOTOR_Config>
    HAL_MOTOR_Enable(&rearLeftMotor, 1);
 8001e22:	2101      	movs	r1, #1
 8001e24:	4813      	ldr	r0, [pc, #76]	@ (8001e74 <Initialize_Motors+0xe8>)
 8001e26:	f000 f922 	bl	800206e <HAL_MOTOR_Enable>
    
    // Configure rear right motor
    rearRightMotor.DirectionPort = MOTOR_RR_PORT_FWD;
 8001e2a:	4b14      	ldr	r3, [pc, #80]	@ (8001e7c <Initialize_Motors+0xf0>)
 8001e2c:	4a12      	ldr	r2, [pc, #72]	@ (8001e78 <Initialize_Motors+0xec>)
 8001e2e:	601a      	str	r2, [r3, #0]
    rearRightMotor.DirectionPin_Forward = MOTOR_RR_PIN_FWD;
 8001e30:	4b12      	ldr	r3, [pc, #72]	@ (8001e7c <Initialize_Motors+0xf0>)
 8001e32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e36:	809a      	strh	r2, [r3, #4]
    rearRightMotor.DirectionPin_Backward = MOTOR_RR_PIN_BWD;
 8001e38:	4b10      	ldr	r3, [pc, #64]	@ (8001e7c <Initialize_Motors+0xf0>)
 8001e3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e3e:	80da      	strh	r2, [r3, #6]
    rearRightMotor.PWMPort = MOTOR_RR_PWM_PORT;
 8001e40:	4b0e      	ldr	r3, [pc, #56]	@ (8001e7c <Initialize_Motors+0xf0>)
 8001e42:	4a09      	ldr	r2, [pc, #36]	@ (8001e68 <Initialize_Motors+0xdc>)
 8001e44:	609a      	str	r2, [r3, #8]
    rearRightMotor.PWMPin = MOTOR_RR_PWM_PIN;
 8001e46:	4b0d      	ldr	r3, [pc, #52]	@ (8001e7c <Initialize_Motors+0xf0>)
 8001e48:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e4c:	819a      	strh	r2, [r3, #12]
    // Remove ID field reference
    HAL_MOTOR_Config(&rearRightMotor, MOTOR_PWM_TIMER, MOTOR_RR_PWM_CHANNEL);
 8001e4e:	2204      	movs	r2, #4
 8001e50:	4906      	ldr	r1, [pc, #24]	@ (8001e6c <Initialize_Motors+0xe0>)
 8001e52:	480a      	ldr	r0, [pc, #40]	@ (8001e7c <Initialize_Motors+0xf0>)
 8001e54:	f000 f862 	bl	8001f1c <HAL_MOTOR_Config>
    HAL_MOTOR_Enable(&rearRightMotor, 1);
 8001e58:	2101      	movs	r1, #1
 8001e5a:	4808      	ldr	r0, [pc, #32]	@ (8001e7c <Initialize_Motors+0xf0>)
 8001e5c:	f000 f907 	bl	800206e <HAL_MOTOR_Enable>
}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	2000018c 	.word	0x2000018c
 8001e68:	40010800 	.word	0x40010800
 8001e6c:	40012c00 	.word	0x40012c00
 8001e70:	200001a8 	.word	0x200001a8
 8001e74:	200001c4 	.word	0x200001c4
 8001e78:	40010c00 	.word	0x40010c00
 8001e7c:	200001e0 	.word	0x200001e0

08001e80 <Initialize_ACC>:

/**
 * @brief Initialize ACC system (Placeholder - Assumes HAL/Logic exists)
 */
void Initialize_ACC(void) {
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
    // Link sensors and motors to ACC instance
    acc.FrontUltrasonic = &frontUltrasonic;
 8001e84:	4b10      	ldr	r3, [pc, #64]	@ (8001ec8 <Initialize_ACC+0x48>)
 8001e86:	4a11      	ldr	r2, [pc, #68]	@ (8001ecc <Initialize_ACC+0x4c>)
 8001e88:	601a      	str	r2, [r3, #0]
    acc.RearUltrasonic = &rearUltrasonic;
 8001e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec8 <Initialize_ACC+0x48>)
 8001e8c:	4a10      	ldr	r2, [pc, #64]	@ (8001ed0 <Initialize_ACC+0x50>)
 8001e8e:	605a      	str	r2, [r3, #4]
    acc.LeftUltrasonic = &leftUltrasonic;
 8001e90:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec8 <Initialize_ACC+0x48>)
 8001e92:	4a10      	ldr	r2, [pc, #64]	@ (8001ed4 <Initialize_ACC+0x54>)
 8001e94:	609a      	str	r2, [r3, #8]
    acc.RightUltrasonic = &rightUltrasonic;
 8001e96:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec8 <Initialize_ACC+0x48>)
 8001e98:	4a0f      	ldr	r2, [pc, #60]	@ (8001ed8 <Initialize_ACC+0x58>)
 8001e9a:	60da      	str	r2, [r3, #12]
    
    acc.LeftSpeedSensor = &leftSpeedSensor;
 8001e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec8 <Initialize_ACC+0x48>)
 8001e9e:	4a0f      	ldr	r2, [pc, #60]	@ (8001edc <Initialize_ACC+0x5c>)
 8001ea0:	611a      	str	r2, [r3, #16]
    acc.RightSpeedSensor = &rightSpeedSensor;
 8001ea2:	4b09      	ldr	r3, [pc, #36]	@ (8001ec8 <Initialize_ACC+0x48>)
 8001ea4:	4a0e      	ldr	r2, [pc, #56]	@ (8001ee0 <Initialize_ACC+0x60>)
 8001ea6:	615a      	str	r2, [r3, #20]
    
    acc.FrontLeftMotor = &frontLeftMotor;
 8001ea8:	4b07      	ldr	r3, [pc, #28]	@ (8001ec8 <Initialize_ACC+0x48>)
 8001eaa:	4a0e      	ldr	r2, [pc, #56]	@ (8001ee4 <Initialize_ACC+0x64>)
 8001eac:	619a      	str	r2, [r3, #24]
    acc.FrontRightMotor = &frontRightMotor;
 8001eae:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <Initialize_ACC+0x48>)
 8001eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ee8 <Initialize_ACC+0x68>)
 8001eb2:	61da      	str	r2, [r3, #28]
    acc.RearLeftMotor = &rearLeftMotor;
 8001eb4:	4b04      	ldr	r3, [pc, #16]	@ (8001ec8 <Initialize_ACC+0x48>)
 8001eb6:	4a0d      	ldr	r2, [pc, #52]	@ (8001eec <Initialize_ACC+0x6c>)
 8001eb8:	621a      	str	r2, [r3, #32]
    acc.RearRightMotor = &rearRightMotor;
 8001eba:	4b03      	ldr	r3, [pc, #12]	@ (8001ec8 <Initialize_ACC+0x48>)
 8001ebc:	4a0c      	ldr	r2, [pc, #48]	@ (8001ef0 <Initialize_ACC+0x70>)
 8001ebe:	625a      	str	r2, [r3, #36]	@ 0x24
    
    // Configure ACC parameters (Example values - adjust as needed)
    // ACC_SetTargetSpeed(&acc, 500); // mm/s
    // ACC_SetSafeDistance(&acc, 500); // mm
    // ACC_SetPIDConstants(&acc, 1.0, 0.1, 0.01);
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr
 8001ec8:	200001fc 	.word	0x200001fc
 8001ecc:	2000004c 	.word	0x2000004c
 8001ed0:	20000084 	.word	0x20000084
 8001ed4:	200000bc 	.word	0x200000bc
 8001ed8:	200000f4 	.word	0x200000f4
 8001edc:	2000012c 	.word	0x2000012c
 8001ee0:	20000158 	.word	0x20000158
 8001ee4:	2000018c 	.word	0x2000018c
 8001ee8:	200001a8 	.word	0x200001a8
 8001eec:	200001c4 	.word	0x200001c4
 8001ef0:	200001e0 	.word	0x200001e0

08001ef4 <HAL_MOTOR_Init>:
};

/**
 * @brief Initialize the motor control module
 */
void HAL_MOTOR_Init(void) {
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
    // Initialize PWM timer
    MCAL_TIM_Base_Init(&PWM_Timer_Config);
 8001ef8:	4806      	ldr	r0, [pc, #24]	@ (8001f14 <HAL_MOTOR_Init+0x20>)
 8001efa:	f001 f8bd 	bl	8003078 <MCAL_TIM_Base_Init>
    
    // For TIM1 (Advanced timer), we need to enable the main output
    if (MOTOR_PWM_TIMER == TIM1) {
        // Enable Main Output
        TIM1->BDTR |= (1 << 15); // MOE: Main Output Enable
 8001efe:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <HAL_MOTOR_Init+0x24>)
 8001f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f02:	4a05      	ldr	r2, [pc, #20]	@ (8001f18 <HAL_MOTOR_Init+0x24>)
 8001f04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f08:	6453      	str	r3, [r2, #68]	@ 0x44
    }
    
    // Start the timer
    MCAL_TIM_Base_Start(MOTOR_PWM_TIMER);
 8001f0a:	4803      	ldr	r0, [pc, #12]	@ (8001f18 <HAL_MOTOR_Init+0x24>)
 8001f0c:	f001 f8ee 	bl	80030ec <MCAL_TIM_Base_Start>
}
 8001f10:	bf00      	nop
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	20000000 	.word	0x20000000
 8001f18:	40012c00 	.word	0x40012c00

08001f1c <HAL_MOTOR_Config>:
 * @brief Configure a specific motor
 * @param motor: Pointer to motor structure
 * @param timer: Timer for PWM generation
 * @param channel: Timer channel for this motor
 */
void HAL_MOTOR_Config(Motor_t* motor, TIM_TypeDef* timer, uint16_t channel) {
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b08e      	sub	sp, #56	@ 0x38
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	4613      	mov	r3, r2
 8001f28:	80fb      	strh	r3, [r7, #6]
    // Saving motor instance for global control
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001f30:	e012      	b.n	8001f58 <HAL_MOTOR_Config+0x3c>
        if (Motors[i] == NULL) {
 8001f32:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f36:	4a3c      	ldr	r2, [pc, #240]	@ (8002028 <HAL_MOTOR_Config+0x10c>)
 8001f38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d106      	bne.n	8001f4e <HAL_MOTOR_Config+0x32>
            Motors[i] = motor;
 8001f40:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f44:	4938      	ldr	r1, [pc, #224]	@ (8002028 <HAL_MOTOR_Config+0x10c>)
 8001f46:	68fa      	ldr	r2, [r7, #12]
 8001f48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            break;
 8001f4c:	e008      	b.n	8001f60 <HAL_MOTOR_Config+0x44>
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8001f4e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f52:	3301      	adds	r3, #1
 8001f54:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001f58:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f5c:	2b03      	cmp	r3, #3
 8001f5e:	d9e8      	bls.n	8001f32 <HAL_MOTOR_Config+0x16>
        }
    }
    
    // Configure direction pins as outputs
    GPIO_PinConfig_t dirPinConfig = {
        .GPIO_PinNumber = motor->DirectionPin_Forward,
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	889b      	ldrh	r3, [r3, #4]
    GPIO_PinConfig_t dirPinConfig = {
 8001f64:	853b      	strh	r3, [r7, #40]	@ 0x28
 8001f66:	2304      	movs	r3, #4
 8001f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	633b      	str	r3, [r7, #48]	@ 0x30
        .GPIO_Mode = GPIO_Mode_Out_push_pull,
        .GPIO_Speed = GPIO_Speed_10MHz
    };
    MCAL_GPIO_Init(motor->DirectionPort, &dirPinConfig);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001f76:	4611      	mov	r1, r2
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f000 ff37 	bl	8002dec <MCAL_GPIO_Init>
    
    dirPinConfig.GPIO_PinNumber = motor->DirectionPin_Backward;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	88db      	ldrh	r3, [r3, #6]
 8001f82:	853b      	strh	r3, [r7, #40]	@ 0x28
    MCAL_GPIO_Init(motor->DirectionPort, &dirPinConfig);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001f8c:	4611      	mov	r1, r2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 ff2c 	bl	8002dec <MCAL_GPIO_Init>
    
    // Set initial direction to stop
    MOTOR_SET_STOP(motor);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	6818      	ldr	r0, [r3, #0]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	889b      	ldrh	r3, [r3, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	f000 ffdc 	bl	8002f5c <MCAL_GPIO_WritePin>
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6818      	ldr	r0, [r3, #0]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	88db      	ldrh	r3, [r3, #6]
 8001fac:	2200      	movs	r2, #0
 8001fae:	4619      	mov	r1, r3
 8001fb0:	f000 ffd4 	bl	8002f5c <MCAL_GPIO_WritePin>
    
    // Configure PWM pin as alternate function output
    GPIO_PinConfig_t pwmPinConfig = {
        .GPIO_PinNumber = motor->PWMPin,
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	899b      	ldrh	r3, [r3, #12]
    GPIO_PinConfig_t pwmPinConfig = {
 8001fb8:	83bb      	strh	r3, [r7, #28]
 8001fba:	2306      	movs	r3, #6
 8001fbc:	623b      	str	r3, [r7, #32]
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	627b      	str	r3, [r7, #36]	@ 0x24
        .GPIO_Mode = GPIO_Mode_Out_AF_push_pull,
        .GPIO_Speed = GPIO_Speed_50MHz
    };
    MCAL_GPIO_Init(motor->PWMPort, &pwmPinConfig);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f107 021c 	add.w	r2, r7, #28
 8001fca:	4611      	mov	r1, r2
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f000 ff0d 	bl	8002dec <MCAL_GPIO_Init>
    
    // Configure PWM output
    TIM_OC_Config_t pwmConfig = {
 8001fd2:	2360      	movs	r3, #96	@ 0x60
 8001fd4:	823b      	strh	r3, [r7, #16]
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	827b      	strh	r3, [r7, #18]
 8001fda:	2300      	movs	r3, #0
 8001fdc:	82bb      	strh	r3, [r7, #20]
 8001fde:	2300      	movs	r3, #0
 8001fe0:	82fb      	strh	r3, [r7, #22]
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	833b      	strh	r3, [r7, #24]
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	837b      	strh	r3, [r7, #26]
        .OCIdleState = TIM_OCIDLESTATE_RESET,
        .OCNIdleState = TIM_OCNIDLESTATE_RESET
    };
    
    // Initialize PWM for this channel
    MCAL_TIM_PWM_Init(timer, channel, &pwmConfig);
 8001fea:	f107 0210 	add.w	r2, r7, #16
 8001fee:	88fb      	ldrh	r3, [r7, #6]
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	68b8      	ldr	r0, [r7, #8]
 8001ff4:	f001 f8a2 	bl	800313c <MCAL_TIM_PWM_Init>
    MCAL_TIM_PWM_Start(timer, channel);
 8001ff8:	88fb      	ldrh	r3, [r7, #6]
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	68b8      	ldr	r0, [r7, #8]
 8001ffe:	f001 f9fb 	bl	80033f8 <MCAL_TIM_PWM_Start>
    
    // Save timer and channel in motor structure
    motor->PWMTimer = timer;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	68ba      	ldr	r2, [r7, #8]
 8002006:	611a      	str	r2, [r3, #16]
    motor->PWMChannel = channel;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	88fa      	ldrh	r2, [r7, #6]
 800200c:	829a      	strh	r2, [r3, #20]
    
    // Initialize motor state
    motor->Direction = MOTOR_DIR_STOP;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2200      	movs	r2, #0
 8002012:	759a      	strb	r2, [r3, #22]
    motor->Speed = 0;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2200      	movs	r2, #0
 8002018:	75da      	strb	r2, [r3, #23]
    motor->Enabled = 0;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2200      	movs	r2, #0
 800201e:	761a      	strb	r2, [r3, #24]
}
 8002020:	bf00      	nop
 8002022:	3738      	adds	r7, #56	@ 0x38
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20000254 	.word	0x20000254

0800202c <HAL_MOTOR_SetDirection>:
/**
 * @brief Set motor direction
 * @param motor: Pointer to motor structure
 * @param direction: Direction (FORWARD, BACKWARD, STOP)
 */
void HAL_MOTOR_SetDirection(Motor_t* motor, Motor_Direction_t direction) {
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	460b      	mov	r3, r1
 8002036:	70fb      	strb	r3, [r7, #3]
    motor->Direction = direction;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	78fa      	ldrb	r2, [r7, #3]
 800203c:	759a      	strb	r2, [r3, #22]
}
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr

08002048 <HAL_MOTOR_SetSpeed>:
/**
 * @brief Set motor speed (0-100%)
 * @param motor: Pointer to motor structure
 * @param speed: Speed percentage (0-100)
 */
void HAL_MOTOR_SetSpeed(Motor_t* motor, uint8_t speed) {
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	460b      	mov	r3, r1
 8002052:	70fb      	strb	r3, [r7, #3]
    // Limit speed to valid range
    if (speed > MOTOR_MAX_SPEED) {
 8002054:	78fb      	ldrb	r3, [r7, #3]
 8002056:	2b64      	cmp	r3, #100	@ 0x64
 8002058:	d901      	bls.n	800205e <HAL_MOTOR_SetSpeed+0x16>
        speed = MOTOR_MAX_SPEED;
 800205a:	2364      	movs	r3, #100	@ 0x64
 800205c:	70fb      	strb	r3, [r7, #3]
    }
    
    motor->Speed = speed;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	78fa      	ldrb	r2, [r7, #3]
 8002062:	75da      	strb	r2, [r3, #23]
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	bc80      	pop	{r7}
 800206c:	4770      	bx	lr

0800206e <HAL_MOTOR_Enable>:
/**
 * @brief Enable/disable motor
 * @param motor: Pointer to motor structure
 * @param enable: 1 to enable, 0 to disable
 */
void HAL_MOTOR_Enable(Motor_t* motor, uint8_t enable) {
 800206e:	b480      	push	{r7}
 8002070:	b083      	sub	sp, #12
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
 8002076:	460b      	mov	r3, r1
 8002078:	70fb      	strb	r3, [r7, #3]
    motor->Enabled = enable;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	78fa      	ldrb	r2, [r7, #3]
 800207e:	761a      	strb	r2, [r3, #24]
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	bc80      	pop	{r7}
 8002088:	4770      	bx	lr

0800208a <HAL_MOTOR_Update>:

/**
 * @brief Update motor state (applies direction and speed)
 * @param motor: Pointer to motor structure
 */
void HAL_MOTOR_Update(Motor_t* motor) {
 800208a:	b580      	push	{r7, lr}
 800208c:	b082      	sub	sp, #8
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
    // If motor is disabled, stop it
    if (!motor->Enabled) {
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	7e1b      	ldrb	r3, [r3, #24]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d118      	bne.n	80020cc <HAL_MOTOR_Update+0x42>
        MOTOR_SET_STOP(motor);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6818      	ldr	r0, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	889b      	ldrh	r3, [r3, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	4619      	mov	r1, r3
 80020a6:	f000 ff59 	bl	8002f5c <MCAL_GPIO_WritePin>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6818      	ldr	r0, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	88db      	ldrh	r3, [r3, #6]
 80020b2:	2200      	movs	r2, #0
 80020b4:	4619      	mov	r1, r3
 80020b6:	f000 ff51 	bl	8002f5c <MCAL_GPIO_WritePin>
        MCAL_TIM_PWM_SetDutyCycle(motor->PWMTimer, motor->PWMChannel, 0);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6918      	ldr	r0, [r3, #16]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	8a9b      	ldrh	r3, [r3, #20]
 80020c2:	2200      	movs	r2, #0
 80020c4:	4619      	mov	r1, r3
 80020c6:	f001 f9b3 	bl	8003430 <MCAL_TIM_PWM_SetDutyCycle>
        return;
 80020ca:	e04f      	b.n	800216c <HAL_MOTOR_Update+0xe2>
    }
    
    // Set direction
    switch (motor->Direction) {
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	7d9b      	ldrb	r3, [r3, #22]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d002      	beq.n	80020da <HAL_MOTOR_Update+0x50>
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d011      	beq.n	80020fc <HAL_MOTOR_Update+0x72>
 80020d8:	e021      	b.n	800211e <HAL_MOTOR_Update+0x94>
        case MOTOR_DIR_FORWARD:
            MOTOR_SET_FORWARD(motor);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6818      	ldr	r0, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	889b      	ldrh	r3, [r3, #4]
 80020e2:	2201      	movs	r2, #1
 80020e4:	4619      	mov	r1, r3
 80020e6:	f000 ff39 	bl	8002f5c <MCAL_GPIO_WritePin>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6818      	ldr	r0, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	88db      	ldrh	r3, [r3, #6]
 80020f2:	2200      	movs	r2, #0
 80020f4:	4619      	mov	r1, r3
 80020f6:	f000 ff31 	bl	8002f5c <MCAL_GPIO_WritePin>
            break;
 80020fa:	e021      	b.n	8002140 <HAL_MOTOR_Update+0xb6>
        
        case MOTOR_DIR_BACKWARD:
            MOTOR_SET_BACKWARD(motor);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6818      	ldr	r0, [r3, #0]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	889b      	ldrh	r3, [r3, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	4619      	mov	r1, r3
 8002108:	f000 ff28 	bl	8002f5c <MCAL_GPIO_WritePin>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6818      	ldr	r0, [r3, #0]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	88db      	ldrh	r3, [r3, #6]
 8002114:	2201      	movs	r2, #1
 8002116:	4619      	mov	r1, r3
 8002118:	f000 ff20 	bl	8002f5c <MCAL_GPIO_WritePin>
            break;
 800211c:	e010      	b.n	8002140 <HAL_MOTOR_Update+0xb6>
        
        case MOTOR_DIR_STOP:
        default:
            MOTOR_SET_STOP(motor);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6818      	ldr	r0, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	889b      	ldrh	r3, [r3, #4]
 8002126:	2200      	movs	r2, #0
 8002128:	4619      	mov	r1, r3
 800212a:	f000 ff17 	bl	8002f5c <MCAL_GPIO_WritePin>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6818      	ldr	r0, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	88db      	ldrh	r3, [r3, #6]
 8002136:	2200      	movs	r2, #0
 8002138:	4619      	mov	r1, r3
 800213a:	f000 ff0f 	bl	8002f5c <MCAL_GPIO_WritePin>
            break;
 800213e:	bf00      	nop
    }
    
    // Apply speed (PWM duty cycle)
    if (motor->Direction == MOTOR_DIR_STOP) {
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	7d9b      	ldrb	r3, [r3, #22]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d108      	bne.n	800215a <HAL_MOTOR_Update+0xd0>
        MCAL_TIM_PWM_SetDutyCycle(motor->PWMTimer, motor->PWMChannel, 0);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6918      	ldr	r0, [r3, #16]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	8a9b      	ldrh	r3, [r3, #20]
 8002150:	2200      	movs	r2, #0
 8002152:	4619      	mov	r1, r3
 8002154:	f001 f96c 	bl	8003430 <MCAL_TIM_PWM_SetDutyCycle>
 8002158:	e008      	b.n	800216c <HAL_MOTOR_Update+0xe2>
    } else {
        MCAL_TIM_PWM_SetDutyCycle(motor->PWMTimer, motor->PWMChannel, motor->Speed);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6918      	ldr	r0, [r3, #16]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	8a99      	ldrh	r1, [r3, #20]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	7ddb      	ldrb	r3, [r3, #23]
 8002166:	461a      	mov	r2, r3
 8002168:	f001 f962 	bl	8003430 <MCAL_TIM_PWM_SetDutyCycle>
    }
}
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
	...

08002174 <HAL_MOTOR_StopAll>:

/**
 * @brief Stop all motors
 */
void HAL_MOTOR_StopAll(void) {
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 800217a:	2300      	movs	r3, #0
 800217c:	71fb      	strb	r3, [r7, #7]
 800217e:	e017      	b.n	80021b0 <HAL_MOTOR_StopAll+0x3c>
        if (Motors[i] != NULL) {
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	4a0f      	ldr	r2, [pc, #60]	@ (80021c0 <HAL_MOTOR_StopAll+0x4c>)
 8002184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d00e      	beq.n	80021aa <HAL_MOTOR_StopAll+0x36>
            HAL_MOTOR_SetDirection(Motors[i], MOTOR_DIR_STOP);
 800218c:	79fb      	ldrb	r3, [r7, #7]
 800218e:	4a0c      	ldr	r2, [pc, #48]	@ (80021c0 <HAL_MOTOR_StopAll+0x4c>)
 8002190:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002194:	2100      	movs	r1, #0
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff ff48 	bl	800202c <HAL_MOTOR_SetDirection>
            HAL_MOTOR_Update(Motors[i]);
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	4a08      	ldr	r2, [pc, #32]	@ (80021c0 <HAL_MOTOR_StopAll+0x4c>)
 80021a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff ff70 	bl	800208a <HAL_MOTOR_Update>
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	3301      	adds	r3, #1
 80021ae:	71fb      	strb	r3, [r7, #7]
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	2b03      	cmp	r3, #3
 80021b4:	d9e4      	bls.n	8002180 <HAL_MOTOR_StopAll+0xc>
        }
    }
} 
 80021b6:	bf00      	nop
 80021b8:	bf00      	nop
 80021ba:	3708      	adds	r7, #8
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	20000254 	.word	0x20000254
 80021c4:	00000000 	.word	0x00000000

080021c8 <Speed_Sensor_Pulse_Callback>:

/**
 * @brief EXTI callback function for speed sensor pulses
 * @param None: Uses global array to retrieve instance
 */
static void Speed_Sensor_Pulse_Callback(void) {
 80021c8:	b590      	push	{r4, r7, lr}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < SPEED_SENSOR_COUNT; i++) {
 80021ce:	2300      	movs	r3, #0
 80021d0:	71fb      	strb	r3, [r7, #7]
 80021d2:	e07e      	b.n	80022d2 <Speed_Sensor_Pulse_Callback+0x10a>
        if (SpeedSensorInstances[i] != NULL) {
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	4a46      	ldr	r2, [pc, #280]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 80021d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d075      	beq.n	80022cc <Speed_Sensor_Pulse_Callback+0x104>
            // Update pulse information
            SpeedSensorInstances[i]->LastPulseTime = SpeedSensorInstances[i]->CurrentPulseTime;
 80021e0:	79fb      	ldrb	r3, [r7, #7]
 80021e2:	4a43      	ldr	r2, [pc, #268]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 80021e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80021e8:	79fb      	ldrb	r3, [r7, #7]
 80021ea:	4941      	ldr	r1, [pc, #260]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 80021ec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80021f0:	69d2      	ldr	r2, [r2, #28]
 80021f2:	619a      	str	r2, [r3, #24]
            SpeedSensorInstances[i]->CurrentPulseTime = MCAL_TIM_Base_GetCounter(SPEED_SENSOR_TIMER);
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	4a3e      	ldr	r2, [pc, #248]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 80021f8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80021fc:	483d      	ldr	r0, [pc, #244]	@ (80022f4 <Speed_Sensor_Pulse_Callback+0x12c>)
 80021fe:	f000 ff91 	bl	8003124 <MCAL_TIM_Base_GetCounter>
 8002202:	4603      	mov	r3, r0
 8002204:	61e3      	str	r3, [r4, #28]
            
            // Calculate pulse period (accounting for timer overflow)
            if (SpeedSensorInstances[i]->CurrentPulseTime >= SpeedSensorInstances[i]->LastPulseTime) {
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	4a39      	ldr	r2, [pc, #228]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 800220a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800220e:	69da      	ldr	r2, [r3, #28]
 8002210:	79fb      	ldrb	r3, [r7, #7]
 8002212:	4937      	ldr	r1, [pc, #220]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 8002214:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	429a      	cmp	r2, r3
 800221c:	d310      	bcc.n	8002240 <Speed_Sensor_Pulse_Callback+0x78>
                SpeedSensorInstances[i]->PulsePeriod = SpeedSensorInstances[i]->CurrentPulseTime - SpeedSensorInstances[i]->LastPulseTime;
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	4a33      	ldr	r2, [pc, #204]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 8002222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002226:	69d9      	ldr	r1, [r3, #28]
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	4a31      	ldr	r2, [pc, #196]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 800222c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002230:	699a      	ldr	r2, [r3, #24]
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	482e      	ldr	r0, [pc, #184]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 8002236:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800223a:	1a8a      	subs	r2, r1, r2
 800223c:	621a      	str	r2, [r3, #32]
 800223e:	e011      	b.n	8002264 <Speed_Sensor_Pulse_Callback+0x9c>
            } else {
                // Timer overflow occurred
                SpeedSensorInstances[i]->PulsePeriod = (SPEED_SENSOR_PERIOD - SpeedSensorInstances[i]->LastPulseTime) + 
                                                       SpeedSensorInstances[i]->CurrentPulseTime + 1;
 8002240:	79fb      	ldrb	r3, [r7, #7]
 8002242:	4a2b      	ldr	r2, [pc, #172]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 8002244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002248:	69da      	ldr	r2, [r3, #28]
                SpeedSensorInstances[i]->PulsePeriod = (SPEED_SENSOR_PERIOD - SpeedSensorInstances[i]->LastPulseTime) + 
 800224a:	79fb      	ldrb	r3, [r7, #7]
 800224c:	4928      	ldr	r1, [pc, #160]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 800224e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	1ad2      	subs	r2, r2, r3
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	4925      	ldr	r1, [pc, #148]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 800225a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                                                       SpeedSensorInstances[i]->CurrentPulseTime + 1;
 800225e:	f502 727a 	add.w	r2, r2, #1000	@ 0x3e8
                SpeedSensorInstances[i]->PulsePeriod = (SPEED_SENSOR_PERIOD - SpeedSensorInstances[i]->LastPulseTime) + 
 8002262:	621a      	str	r2, [r3, #32]
            }
            
            // Increment pulse count
            SpeedSensorInstances[i]->PulseCount++;
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	4a22      	ldr	r2, [pc, #136]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 8002268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800226c:	695a      	ldr	r2, [r3, #20]
 800226e:	3201      	adds	r2, #1
 8002270:	615a      	str	r2, [r3, #20]
            
            // Calculate speed (cm/s)
            if (SpeedSensorInstances[i]->PulsePeriod > 0) {
 8002272:	79fb      	ldrb	r3, [r7, #7]
 8002274:	4a1e      	ldr	r2, [pc, #120]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 8002276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800227a:	6a1b      	ldr	r3, [r3, #32]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d01e      	beq.n	80022be <Speed_Sensor_Pulse_Callback+0xf6>
                SpeedSensorInstances[i]->Speed = SPEED_CALCULATION_FACTOR / (float)SpeedSensorInstances[i]->PulsePeriod;
 8002280:	79fb      	ldrb	r3, [r7, #7]
 8002282:	4a1b      	ldr	r2, [pc, #108]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 8002284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002288:	6a1b      	ldr	r3, [r3, #32]
 800228a:	4618      	mov	r0, r3
 800228c:	f7fe fc64 	bl	8000b58 <__aeabi_ui2f>
 8002290:	4603      	mov	r3, r0
 8002292:	4618      	mov	r0, r3
 8002294:	f7fe f8d0 	bl	8000438 <__aeabi_f2d>
 8002298:	4602      	mov	r2, r0
 800229a:	460b      	mov	r3, r1
 800229c:	a112      	add	r1, pc, #72	@ (adr r1, 80022e8 <Speed_Sensor_Pulse_Callback+0x120>)
 800229e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80022a2:	f7fe fa4b 	bl	800073c <__aeabi_ddiv>
 80022a6:	4602      	mov	r2, r0
 80022a8:	460b      	mov	r3, r1
 80022aa:	4610      	mov	r0, r2
 80022ac:	4619      	mov	r1, r3
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	4a0f      	ldr	r2, [pc, #60]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 80022b2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80022b6:	f7fe fb49 	bl	800094c <__aeabi_d2f>
 80022ba:	4603      	mov	r3, r0
 80022bc:	6263      	str	r3, [r4, #36]	@ 0x24
            }
            
            // Set ready flag
            SpeedSensorInstances[i]->IsReady = 1;
 80022be:	79fb      	ldrb	r3, [r7, #7]
 80022c0:	4a0b      	ldr	r2, [pc, #44]	@ (80022f0 <Speed_Sensor_Pulse_Callback+0x128>)
 80022c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022c6:	2201      	movs	r2, #1
 80022c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    for (uint8_t i = 0; i < SPEED_SENSOR_COUNT; i++) {
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	3301      	adds	r3, #1
 80022d0:	71fb      	strb	r3, [r7, #7]
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	f67f af7d 	bls.w	80021d4 <Speed_Sensor_Pulse_Callback+0xc>
        }
    }
}
 80022da:	bf00      	nop
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd90      	pop	{r4, r7, pc}
 80022e4:	f3af 8000 	nop.w
 80022e8:	7d400000 	.word	0x7d400000
 80022ec:	40c3f115 	.word	0x40c3f115
 80022f0:	20000264 	.word	0x20000264
 80022f4:	40000400 	.word	0x40000400

080022f8 <HAL_SPEED_SENSOR_Init>:

/**
 * @brief Initialize speed sensor
 * @param sensor: Pointer to speed sensor structure
 */
void HAL_SPEED_SENSOR_Init(Speed_Sensor_t* sensor) {
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b088      	sub	sp, #32
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
    // Save instance in static array for callback handling
    for (uint8_t i = 0; i < SPEED_SENSOR_COUNT; i++) {
 8002300:	2300      	movs	r3, #0
 8002302:	77fb      	strb	r3, [r7, #31]
 8002304:	e00e      	b.n	8002324 <HAL_SPEED_SENSOR_Init+0x2c>
        if (SpeedSensorInstances[i] == NULL) {
 8002306:	7ffb      	ldrb	r3, [r7, #31]
 8002308:	4a23      	ldr	r2, [pc, #140]	@ (8002398 <HAL_SPEED_SENSOR_Init+0xa0>)
 800230a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d105      	bne.n	800231e <HAL_SPEED_SENSOR_Init+0x26>
            SpeedSensorInstances[i] = sensor;
 8002312:	7ffb      	ldrb	r3, [r7, #31]
 8002314:	4920      	ldr	r1, [pc, #128]	@ (8002398 <HAL_SPEED_SENSOR_Init+0xa0>)
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            break;
 800231c:	e005      	b.n	800232a <HAL_SPEED_SENSOR_Init+0x32>
    for (uint8_t i = 0; i < SPEED_SENSOR_COUNT; i++) {
 800231e:	7ffb      	ldrb	r3, [r7, #31]
 8002320:	3301      	adds	r3, #1
 8002322:	77fb      	strb	r3, [r7, #31]
 8002324:	7ffb      	ldrb	r3, [r7, #31]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d9ed      	bls.n	8002306 <HAL_SPEED_SENSOR_Init+0xe>
        }
    }
    
    // Initialize common timer (only once)
    static uint8_t timerInitialized = 0;
    if (!timerInitialized) {
 800232a:	4b1c      	ldr	r3, [pc, #112]	@ (800239c <HAL_SPEED_SENSOR_Init+0xa4>)
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d108      	bne.n	8002344 <HAL_SPEED_SENSOR_Init+0x4c>
        MCAL_TIM_Base_Init(&Speed_Timer_Config);
 8002332:	481b      	ldr	r0, [pc, #108]	@ (80023a0 <HAL_SPEED_SENSOR_Init+0xa8>)
 8002334:	f000 fea0 	bl	8003078 <MCAL_TIM_Base_Init>
        MCAL_TIM_Base_Start(SPEED_SENSOR_TIMER);
 8002338:	481a      	ldr	r0, [pc, #104]	@ (80023a4 <HAL_SPEED_SENSOR_Init+0xac>)
 800233a:	f000 fed7 	bl	80030ec <MCAL_TIM_Base_Start>
        timerInitialized = 1;
 800233e:	4b17      	ldr	r3, [pc, #92]	@ (800239c <HAL_SPEED_SENSOR_Init+0xa4>)
 8002340:	2201      	movs	r2, #1
 8002342:	701a      	strb	r2, [r3, #0]
    }
    
    // Configure EXTI for speed sensor pin (rising edge)
    EXTI_PINCONFIG_t extiConfig = {
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	f107 0308 	add.w	r3, r7, #8
 800234a:	3208      	adds	r2, #8
 800234c:	ca07      	ldmia	r2, {r0, r1, r2}
 800234e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002352:	2300      	movs	r3, #0
 8002354:	753b      	strb	r3, [r7, #20]
 8002356:	2301      	movs	r3, #1
 8002358:	757b      	strb	r3, [r7, #21]
 800235a:	4b13      	ldr	r3, [pc, #76]	@ (80023a8 <HAL_SPEED_SENSOR_Init+0xb0>)
 800235c:	61bb      	str	r3, [r7, #24]
        .EXTI_Map_Pin = sensor->EXTI_Mapping,
        .EXTI_Trigger_State = EXTI_Rising_Trigger,
        .IRQ_EN = EXTI_IRQ_ENABLE,
        .PF_IRQ_CALLBACK = Speed_Sensor_Pulse_Callback
    };
    MCAL_EXTI_Init(&extiConfig);
 800235e:	f107 0308 	add.w	r3, r7, #8
 8002362:	4618      	mov	r0, r3
 8002364:	f000 fa60 	bl	8002828 <MCAL_EXTI_Init>
    
    // Initialize speed sensor state
    sensor->PulseCount = 0;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	615a      	str	r2, [r3, #20]
    sensor->LastPulseTime = 0;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	619a      	str	r2, [r3, #24]
    sensor->CurrentPulseTime = 0;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	61da      	str	r2, [r3, #28]
    sensor->PulsePeriod = 0;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	621a      	str	r2, [r3, #32]
    sensor->Speed = 0.0f;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f04f 0200 	mov.w	r2, #0
 8002386:	625a      	str	r2, [r3, #36]	@ 0x24
    sensor->IsReady = 0;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 8002390:	bf00      	nop
 8002392:	3720      	adds	r7, #32
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	20000264 	.word	0x20000264
 800239c:	2000026c 	.word	0x2000026c
 80023a0:	20000010 	.word	0x20000010
 80023a4:	40000400 	.word	0x40000400
 80023a8:	080021c9 	.word	0x080021c9

080023ac <HAL_SPEED_SENSOR_GetSpeed>:
/**
 * @brief Get the current speed
 * @param sensor: Pointer to speed sensor structure
 * @return Speed in cm/s
 */
float HAL_SPEED_SENSOR_GetSpeed(Speed_Sensor_t* sensor) {
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
    // Check if speed should be zeroed due to timeout
    if ((MCAL_TIM_Base_GetCounter(SPEED_SENSOR_TIMER) - sensor->CurrentPulseTime) > SPEED_SENSOR_TIMEOUT) {
 80023b4:	480a      	ldr	r0, [pc, #40]	@ (80023e0 <HAL_SPEED_SENSOR_GetSpeed+0x34>)
 80023b6:	f000 feb5 	bl	8003124 <MCAL_TIM_Base_GetCounter>
 80023ba:	4602      	mov	r2, r0
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	69db      	ldr	r3, [r3, #28]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d903      	bls.n	80023d2 <HAL_SPEED_SENSOR_GetSpeed+0x26>
        sensor->Speed = 0.0f;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f04f 0200 	mov.w	r2, #0
 80023d0:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    
    return sensor->Speed;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3708      	adds	r7, #8
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	40000400 	.word	0x40000400

080023e4 <HAL_SPEED_SENSOR_Update>:

/**
 * @brief Update speed calculation (call periodically)
 * @param sensor: Pointer to speed sensor structure
 */
void HAL_SPEED_SENSOR_Update(Speed_Sensor_t* sensor) {
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
    // Check if there has been no pulse for the timeout duration
    if ((MCAL_TIM_Base_GetCounter(SPEED_SENSOR_TIMER) - sensor->CurrentPulseTime) > SPEED_SENSOR_TIMEOUT) {
 80023ec:	480b      	ldr	r0, [pc, #44]	@ (800241c <HAL_SPEED_SENSOR_Update+0x38>)
 80023ee:	f000 fe99 	bl	8003124 <MCAL_TIM_Base_GetCounter>
 80023f2:	4602      	mov	r2, r0
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	69db      	ldr	r3, [r3, #28]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80023fe:	4293      	cmp	r3, r2
 8002400:	d907      	bls.n	8002412 <HAL_SPEED_SENSOR_Update+0x2e>
        // If timeout occurred, set speed to zero
        sensor->Speed = 0.0f;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f04f 0200 	mov.w	r2, #0
 8002408:	625a      	str	r2, [r3, #36]	@ 0x24
        sensor->IsReady = 1; // Mark as updated (with zero speed)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    }
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40000400 	.word	0x40000400

08002420 <HAL_ULTRASONIC_Init>:

/**
 * @brief Initialize ultrasonic sensor
 * @param ultrasonic: Pointer to ultrasonic sensor structure
 */
void HAL_ULTRASONIC_Init(Ultrasonic_t* ultrasonic) {
 8002420:	b580      	push	{r7, lr}
 8002422:	b08a      	sub	sp, #40	@ 0x28
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
    // Initialize common timer (only once)
    static uint8_t timerInitialized = 0;
    if (!timerInitialized) {
 8002428:	4b23      	ldr	r3, [pc, #140]	@ (80024b8 <HAL_ULTRASONIC_Init+0x98>)
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d109      	bne.n	8002444 <HAL_ULTRASONIC_Init+0x24>
        MCAL_TIM_Base_Init(&US_Timer_Config);
 8002430:	4822      	ldr	r0, [pc, #136]	@ (80024bc <HAL_ULTRASONIC_Init+0x9c>)
 8002432:	f000 fe21 	bl	8003078 <MCAL_TIM_Base_Init>
        MCAL_TIM_Base_Start(ULTRASONIC_TIMER);
 8002436:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800243a:	f000 fe57 	bl	80030ec <MCAL_TIM_Base_Start>
        timerInitialized = 1;
 800243e:	4b1e      	ldr	r3, [pc, #120]	@ (80024b8 <HAL_ULTRASONIC_Init+0x98>)
 8002440:	2201      	movs	r2, #1
 8002442:	701a      	strb	r2, [r3, #0]
    }
    
    // Configure Trigger pin as output
    GPIO_PinConfig_t trigConfig = {
        .GPIO_PinNumber = ultrasonic->TrigPin,
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	889b      	ldrh	r3, [r3, #4]
    GPIO_PinConfig_t trigConfig = {
 8002448:	83bb      	strh	r3, [r7, #28]
 800244a:	2304      	movs	r3, #4
 800244c:	623b      	str	r3, [r7, #32]
 800244e:	2301      	movs	r3, #1
 8002450:	627b      	str	r3, [r7, #36]	@ 0x24
        .GPIO_Mode = GPIO_Mode_Out_push_pull,
        .GPIO_Speed = GPIO_Speed_10MHz
    };
    MCAL_GPIO_Init(ultrasonic->TrigPort, &trigConfig);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f107 021c 	add.w	r2, r7, #28
 800245a:	4611      	mov	r1, r2
 800245c:	4618      	mov	r0, r3
 800245e:	f000 fcc5 	bl	8002dec <MCAL_GPIO_Init>
    MCAL_GPIO_WritePin(ultrasonic->TrigPort, ultrasonic->TrigPin, GPIO_PIN_RESET);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6818      	ldr	r0, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	889b      	ldrh	r3, [r3, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	4619      	mov	r1, r3
 800246e:	f000 fd75 	bl	8002f5c <MCAL_GPIO_WritePin>
    
    // Configure EXTI for Echo pin (both rising and falling edges)
    // The single callback provided (ultrasonic->Callback) will handle edge detection internally.
    EXTI_PINCONFIG_t extiConfig = {
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	f107 0308 	add.w	r3, r7, #8
 8002478:	3210      	adds	r2, #16
 800247a:	ca07      	ldmia	r2, {r0, r1, r2}
 800247c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002480:	2302      	movs	r3, #2
 8002482:	753b      	strb	r3, [r7, #20]
 8002484:	2301      	movs	r3, #1
 8002486:	757b      	strb	r3, [r7, #21]
        .EXTI_Map_Pin = ultrasonic->EXTI_Mapping,       // From sensor struct
        .EXTI_Trigger_State = EXTI_Rising_Falling_Trigger, // Trigger on both edges
        .IRQ_EN = EXTI_IRQ_ENABLE,                       // Enable the interrupt
        .PF_IRQ_CALLBACK = ultrasonic->Callback          // Assign the specific callback (e.g., Front_Ultrasonic_Callback)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	69db      	ldr	r3, [r3, #28]
    EXTI_PINCONFIG_t extiConfig = {
 800248c:	61bb      	str	r3, [r7, #24]
    };
    MCAL_EXTI_Init(&extiConfig); // Initialize EXTI ONLY ONCE per pin
 800248e:	f107 0308 	add.w	r3, r7, #8
 8002492:	4618      	mov	r0, r3
 8002494:	f000 f9c8 	bl	8002828 <MCAL_EXTI_Init>
    
    // Initialize ultrasonic state
    ultrasonic->State = ULTRASONIC_STATE_IDLE;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 2020 	strb.w	r2, [r3, #32]
    ultrasonic->Distance = 0;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	631a      	str	r2, [r3, #48]	@ 0x30
    ultrasonic->IsReady = 0;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
}
 80024ae:	bf00      	nop
 80024b0:	3728      	adds	r7, #40	@ 0x28
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	2000026d 	.word	0x2000026d
 80024bc:	20000020 	.word	0x20000020

080024c0 <HAL_ULTRASONIC_StartMeasurement>:

/**
 * @brief Start a new ultrasonic measurement
 * @param ultrasonic: Pointer to ultrasonic sensor structure
 */
void HAL_ULTRASONIC_StartMeasurement(Ultrasonic_t* ultrasonic) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b088      	sub	sp, #32
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
    // Reset state
    ultrasonic->State = ULTRASONIC_STATE_TRIGGERING;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2020 	strb.w	r2, [r3, #32]
    ultrasonic->IsReady = 0;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    // Flash LED three times rapidly to indicate trigger start
    GPIO_TypedDef* debugPort = LED_STATUS_PORT;
 80024d8:	4b2b      	ldr	r3, [pc, #172]	@ (8002588 <HAL_ULTRASONIC_StartMeasurement+0xc8>)
 80024da:	61bb      	str	r3, [r7, #24]
    uint16_t debugPin = LED_STATUS_PIN;
 80024dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024e0:	82fb      	strh	r3, [r7, #22]
    
    for (int i = 0; i < 3; i++) {
 80024e2:	2300      	movs	r3, #0
 80024e4:	61fb      	str	r3, [r7, #28]
 80024e6:	e022      	b.n	800252e <HAL_ULTRASONIC_StartMeasurement+0x6e>
        MCAL_GPIO_WritePin(debugPort, debugPin, GPIO_PIN_RESET); // LED on
 80024e8:	8afb      	ldrh	r3, [r7, #22]
 80024ea:	2200      	movs	r2, #0
 80024ec:	4619      	mov	r1, r3
 80024ee:	69b8      	ldr	r0, [r7, #24]
 80024f0:	f000 fd34 	bl	8002f5c <MCAL_GPIO_WritePin>
        for (volatile uint32_t j = 0; j < 2000; j++); // Small delay
 80024f4:	2300      	movs	r3, #0
 80024f6:	613b      	str	r3, [r7, #16]
 80024f8:	e002      	b.n	8002500 <HAL_ULTRASONIC_StartMeasurement+0x40>
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	3301      	adds	r3, #1
 80024fe:	613b      	str	r3, [r7, #16]
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002506:	d3f8      	bcc.n	80024fa <HAL_ULTRASONIC_StartMeasurement+0x3a>
        MCAL_GPIO_WritePin(debugPort, debugPin, GPIO_PIN_SET);  // LED off
 8002508:	8afb      	ldrh	r3, [r7, #22]
 800250a:	2201      	movs	r2, #1
 800250c:	4619      	mov	r1, r3
 800250e:	69b8      	ldr	r0, [r7, #24]
 8002510:	f000 fd24 	bl	8002f5c <MCAL_GPIO_WritePin>
        for (volatile uint32_t j = 0; j < 2000; j++); // Small delay
 8002514:	2300      	movs	r3, #0
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	e002      	b.n	8002520 <HAL_ULTRASONIC_StartMeasurement+0x60>
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	3301      	adds	r3, #1
 800251e:	60fb      	str	r3, [r7, #12]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002526:	d3f8      	bcc.n	800251a <HAL_ULTRASONIC_StartMeasurement+0x5a>
    for (int i = 0; i < 3; i++) {
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	3301      	adds	r3, #1
 800252c:	61fb      	str	r3, [r7, #28]
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	2b02      	cmp	r3, #2
 8002532:	ddd9      	ble.n	80024e8 <HAL_ULTRASONIC_StartMeasurement+0x28>
    }
    
    // Generate 10s trigger pulse
    MCAL_GPIO_WritePin(ultrasonic->TrigPort, ultrasonic->TrigPin, GPIO_PIN_SET);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6818      	ldr	r0, [r3, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	889b      	ldrh	r3, [r3, #4]
 800253c:	2201      	movs	r2, #1
 800253e:	4619      	mov	r1, r3
 8002540:	f000 fd0c 	bl	8002f5c <MCAL_GPIO_WritePin>
    
    // Reset timer counter for accurate timing
    MCAL_TIM_Base_SetCounter(ULTRASONIC_TIMER, 0);
 8002544:	2100      	movs	r1, #0
 8002546:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800254a:	f000 fdde 	bl	800310a <MCAL_TIM_Base_SetCounter>
    
    // Wait for 10s
    while (MCAL_TIM_Base_GetCounter(ULTRASONIC_TIMER) < ULTRASONIC_TRIGGER_TIME);
 800254e:	bf00      	nop
 8002550:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002554:	f000 fde6 	bl	8003124 <MCAL_TIM_Base_GetCounter>
 8002558:	4603      	mov	r3, r0
 800255a:	2b09      	cmp	r3, #9
 800255c:	d9f8      	bls.n	8002550 <HAL_ULTRASONIC_StartMeasurement+0x90>
    
    // End trigger pulse
    MCAL_GPIO_WritePin(ultrasonic->TrigPort, ultrasonic->TrigPin, GPIO_PIN_RESET);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6818      	ldr	r0, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	889b      	ldrh	r3, [r3, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	4619      	mov	r1, r3
 800256a:	f000 fcf7 	bl	8002f5c <MCAL_GPIO_WritePin>
    
    // Update state to wait for echo
    ultrasonic->State = ULTRASONIC_STATE_WAITING_ECHO;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2202      	movs	r2, #2
 8002572:	f883 2020 	strb.w	r2, [r3, #32]
    
    // Start timeout timer
    MCAL_TIM_Base_SetCounter(ULTRASONIC_TIMER, 0);
 8002576:	2100      	movs	r1, #0
 8002578:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800257c:	f000 fdc5 	bl	800310a <MCAL_TIM_Base_SetCounter>
}
 8002580:	bf00      	nop
 8002582:	3720      	adds	r7, #32
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	40011000 	.word	0x40011000

0800258c <HAL_ULTRASONIC_GetDistance>:
/**
 * @brief Get the last measured distance
 * @param ultrasonic: Pointer to ultrasonic sensor structure
 * @return Distance in mm, 0 if no valid measurement
 */
uint32_t HAL_ULTRASONIC_GetDistance(Ultrasonic_t* ultrasonic) {
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
    // Check for timeout if still waiting for echo
    if (ultrasonic->State == ULTRASONIC_STATE_WAITING_ECHO) {
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f893 3020 	ldrb.w	r3, [r3, #32]
 800259a:	2b02      	cmp	r3, #2
 800259c:	d112      	bne.n	80025c4 <HAL_ULTRASONIC_GetDistance+0x38>
        if (MCAL_TIM_Base_GetCounter(ULTRASONIC_TIMER) > ULTRASONIC_TIMEOUT) {
 800259e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80025a2:	f000 fdbf 	bl	8003124 <MCAL_TIM_Base_GetCounter>
 80025a6:	4603      	mov	r3, r0
 80025a8:	f247 5230 	movw	r2, #30000	@ 0x7530
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d909      	bls.n	80025c4 <HAL_ULTRASONIC_GetDistance+0x38>
            ultrasonic->State = ULTRASONIC_STATE_TIMEOUT;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2204      	movs	r2, #4
 80025b4:	f883 2020 	strb.w	r2, [r3, #32]
            ultrasonic->IsReady = 1;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2201      	movs	r2, #1
 80025bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            return 0; // Timeout, no valid distance
 80025c0:	2300      	movs	r3, #0
 80025c2:	e016      	b.n	80025f2 <HAL_ULTRASONIC_GetDistance+0x66>
        }
    }
    
    // Return last measured distance
    if (ultrasonic->State == ULTRASONIC_STATE_ECHO_RECEIVED) {
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025ca:	2b03      	cmp	r3, #3
 80025cc:	d110      	bne.n	80025f0 <HAL_ULTRASONIC_GetDistance+0x64>
        // Check if distance is within valid range
        if (ultrasonic->Distance > ULTRASONIC_MAX_DISTANCE) {
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80025d6:	d902      	bls.n	80025de <HAL_ULTRASONIC_GetDistance+0x52>
            return ULTRASONIC_MAX_DISTANCE; // Cap at maximum distance
 80025d8:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80025dc:	e009      	b.n	80025f2 <HAL_ULTRASONIC_GetDistance+0x66>
        } else if (ultrasonic->Distance < ULTRASONIC_MIN_DISTANCE) {
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e2:	2b13      	cmp	r3, #19
 80025e4:	d801      	bhi.n	80025ea <HAL_ULTRASONIC_GetDistance+0x5e>
            return ULTRASONIC_MIN_DISTANCE; // Cap at minimum distance
 80025e6:	2314      	movs	r3, #20
 80025e8:	e003      	b.n	80025f2 <HAL_ULTRASONIC_GetDistance+0x66>
        } else {
            return ultrasonic->Distance;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ee:	e000      	b.n	80025f2 <HAL_ULTRASONIC_GetDistance+0x66>
        }
    }
    
    return 0; // No valid measurement
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
	...

080025fc <NVIC__EXTI_IRQ_ENABLE>:
 * @retval -none
 * Note-.....
 */

void NVIC__EXTI_IRQ_ENABLE(EXTI_PINCONFIG_t* EXTI_Config)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
	EXTI->IMR |= (1 << EXTI_Config->EXTI_Map_Pin.EXTI_Line_Number);
 8002604:	4b3f      	ldr	r3, [pc, #252]	@ (8002704 <NVIC__EXTI_IRQ_ENABLE+0x108>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	8812      	ldrh	r2, [r2, #0]
 800260c:	4611      	mov	r1, r2
 800260e:	2201      	movs	r2, #1
 8002610:	408a      	lsls	r2, r1
 8002612:	4611      	mov	r1, r2
 8002614:	4a3b      	ldr	r2, [pc, #236]	@ (8002704 <NVIC__EXTI_IRQ_ENABLE+0x108>)
 8002616:	430b      	orrs	r3, r1
 8002618:	6013      	str	r3, [r2, #0]
	
	// Use if-else instead of switch for groups that share the same IRQ number
	if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI0_IRQ)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	7a9b      	ldrb	r3, [r3, #10]
 800261e:	2b06      	cmp	r3, #6
 8002620:	d106      	bne.n	8002630 <NVIC__EXTI_IRQ_ENABLE+0x34>
	{
		NVIC_IRQ6_EXTI0_Enable;
 8002622:	4b39      	ldr	r3, [pc, #228]	@ (8002708 <NVIC__EXTI_IRQ_ENABLE+0x10c>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a38      	ldr	r2, [pc, #224]	@ (8002708 <NVIC__EXTI_IRQ_ENABLE+0x10c>)
 8002628:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800262c:	6013      	str	r3, [r2, #0]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI14_IRQ ||
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI15_IRQ)
	{
		NVIC_IRQ40_EXTI10_15_Enable;
	}
}
 800262e:	e064      	b.n	80026fa <NVIC__EXTI_IRQ_ENABLE+0xfe>
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI1_IRQ)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	7a9b      	ldrb	r3, [r3, #10]
 8002634:	2b07      	cmp	r3, #7
 8002636:	d106      	bne.n	8002646 <NVIC__EXTI_IRQ_ENABLE+0x4a>
		NVIC_IRQ7_EXTI1_Enable;
 8002638:	4b33      	ldr	r3, [pc, #204]	@ (8002708 <NVIC__EXTI_IRQ_ENABLE+0x10c>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a32      	ldr	r2, [pc, #200]	@ (8002708 <NVIC__EXTI_IRQ_ENABLE+0x10c>)
 800263e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002642:	6013      	str	r3, [r2, #0]
}
 8002644:	e059      	b.n	80026fa <NVIC__EXTI_IRQ_ENABLE+0xfe>
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI2_IRQ)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	7a9b      	ldrb	r3, [r3, #10]
 800264a:	2b08      	cmp	r3, #8
 800264c:	d106      	bne.n	800265c <NVIC__EXTI_IRQ_ENABLE+0x60>
		NVIC_IRQ8_EXTI2_Enable;
 800264e:	4b2e      	ldr	r3, [pc, #184]	@ (8002708 <NVIC__EXTI_IRQ_ENABLE+0x10c>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a2d      	ldr	r2, [pc, #180]	@ (8002708 <NVIC__EXTI_IRQ_ENABLE+0x10c>)
 8002654:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002658:	6013      	str	r3, [r2, #0]
}
 800265a:	e04e      	b.n	80026fa <NVIC__EXTI_IRQ_ENABLE+0xfe>
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI3_IRQ)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	7a9b      	ldrb	r3, [r3, #10]
 8002660:	2b09      	cmp	r3, #9
 8002662:	d106      	bne.n	8002672 <NVIC__EXTI_IRQ_ENABLE+0x76>
		NVIC_IRQ9_EXTI3_Enable;
 8002664:	4b28      	ldr	r3, [pc, #160]	@ (8002708 <NVIC__EXTI_IRQ_ENABLE+0x10c>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a27      	ldr	r2, [pc, #156]	@ (8002708 <NVIC__EXTI_IRQ_ENABLE+0x10c>)
 800266a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800266e:	6013      	str	r3, [r2, #0]
}
 8002670:	e043      	b.n	80026fa <NVIC__EXTI_IRQ_ENABLE+0xfe>
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI4_IRQ)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	7a9b      	ldrb	r3, [r3, #10]
 8002676:	2b0a      	cmp	r3, #10
 8002678:	d106      	bne.n	8002688 <NVIC__EXTI_IRQ_ENABLE+0x8c>
		NVIC_IRQ10_EXTI4_Enable;
 800267a:	4b23      	ldr	r3, [pc, #140]	@ (8002708 <NVIC__EXTI_IRQ_ENABLE+0x10c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a22      	ldr	r2, [pc, #136]	@ (8002708 <NVIC__EXTI_IRQ_ENABLE+0x10c>)
 8002680:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002684:	6013      	str	r3, [r2, #0]
}
 8002686:	e038      	b.n	80026fa <NVIC__EXTI_IRQ_ENABLE+0xfe>
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI5_IRQ ||
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	7a9b      	ldrb	r3, [r3, #10]
 800268c:	2b17      	cmp	r3, #23
 800268e:	d00f      	beq.n	80026b0 <NVIC__EXTI_IRQ_ENABLE+0xb4>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI6_IRQ ||
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	7a9b      	ldrb	r3, [r3, #10]
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI5_IRQ ||
 8002694:	2b17      	cmp	r3, #23
 8002696:	d00b      	beq.n	80026b0 <NVIC__EXTI_IRQ_ENABLE+0xb4>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI7_IRQ ||
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI6_IRQ ||
 800269c:	2b17      	cmp	r3, #23
 800269e:	d007      	beq.n	80026b0 <NVIC__EXTI_IRQ_ENABLE+0xb4>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI8_IRQ ||
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI7_IRQ ||
 80026a4:	2b17      	cmp	r3, #23
 80026a6:	d003      	beq.n	80026b0 <NVIC__EXTI_IRQ_ENABLE+0xb4>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI9_IRQ)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI8_IRQ ||
 80026ac:	2b17      	cmp	r3, #23
 80026ae:	d106      	bne.n	80026be <NVIC__EXTI_IRQ_ENABLE+0xc2>
		NVIC_IRQ23_EXTI5_9_Enable;
 80026b0:	4b15      	ldr	r3, [pc, #84]	@ (8002708 <NVIC__EXTI_IRQ_ENABLE+0x10c>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a14      	ldr	r2, [pc, #80]	@ (8002708 <NVIC__EXTI_IRQ_ENABLE+0x10c>)
 80026b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80026ba:	6013      	str	r3, [r2, #0]
}
 80026bc:	e01d      	b.n	80026fa <NVIC__EXTI_IRQ_ENABLE+0xfe>
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI10_IRQ ||
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	7a9b      	ldrb	r3, [r3, #10]
 80026c2:	2b28      	cmp	r3, #40	@ 0x28
 80026c4:	d013      	beq.n	80026ee <NVIC__EXTI_IRQ_ENABLE+0xf2>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI11_IRQ ||
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	7a9b      	ldrb	r3, [r3, #10]
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI10_IRQ ||
 80026ca:	2b28      	cmp	r3, #40	@ 0x28
 80026cc:	d00f      	beq.n	80026ee <NVIC__EXTI_IRQ_ENABLE+0xf2>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI12_IRQ ||
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI11_IRQ ||
 80026d2:	2b28      	cmp	r3, #40	@ 0x28
 80026d4:	d00b      	beq.n	80026ee <NVIC__EXTI_IRQ_ENABLE+0xf2>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI13_IRQ ||
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI12_IRQ ||
 80026da:	2b28      	cmp	r3, #40	@ 0x28
 80026dc:	d007      	beq.n	80026ee <NVIC__EXTI_IRQ_ENABLE+0xf2>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI14_IRQ ||
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI13_IRQ ||
 80026e2:	2b28      	cmp	r3, #40	@ 0x28
 80026e4:	d003      	beq.n	80026ee <NVIC__EXTI_IRQ_ENABLE+0xf2>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI15_IRQ)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI14_IRQ ||
 80026ea:	2b28      	cmp	r3, #40	@ 0x28
 80026ec:	d105      	bne.n	80026fa <NVIC__EXTI_IRQ_ENABLE+0xfe>
		NVIC_IRQ40_EXTI10_15_Enable;
 80026ee:	4b07      	ldr	r3, [pc, #28]	@ (800270c <NVIC__EXTI_IRQ_ENABLE+0x110>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a06      	ldr	r2, [pc, #24]	@ (800270c <NVIC__EXTI_IRQ_ENABLE+0x110>)
 80026f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026f8:	6013      	str	r3, [r2, #0]
}
 80026fa:	bf00      	nop
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr
 8002704:	40010400 	.word	0x40010400
 8002708:	e000e100 	.word	0xe000e100
 800270c:	e000e104 	.word	0xe000e104

08002710 <NVIC__EXTI_IRQ_DISABLE>:
 * Note-.....
 */


void NVIC__EXTI_IRQ_DISABLE(EXTI_PINCONFIG_t* EXTI_Config)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
	EXTI->IMR &= ~(1 << EXTI_Config->EXTI_Map_Pin.EXTI_Line_Number);
 8002718:	4b40      	ldr	r3, [pc, #256]	@ (800281c <NVIC__EXTI_IRQ_DISABLE+0x10c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	8812      	ldrh	r2, [r2, #0]
 8002720:	4611      	mov	r1, r2
 8002722:	2201      	movs	r2, #1
 8002724:	408a      	lsls	r2, r1
 8002726:	43d2      	mvns	r2, r2
 8002728:	4611      	mov	r1, r2
 800272a:	4a3c      	ldr	r2, [pc, #240]	@ (800281c <NVIC__EXTI_IRQ_DISABLE+0x10c>)
 800272c:	400b      	ands	r3, r1
 800272e:	6013      	str	r3, [r2, #0]
	
	// Use if-else instead of switch for groups that share the same IRQ number
	if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI0_IRQ)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	7a9b      	ldrb	r3, [r3, #10]
 8002734:	2b06      	cmp	r3, #6
 8002736:	d106      	bne.n	8002746 <NVIC__EXTI_IRQ_DISABLE+0x36>
	{
		NVIC_IRQ6_EXTI0_Disable;
 8002738:	4b39      	ldr	r3, [pc, #228]	@ (8002820 <NVIC__EXTI_IRQ_DISABLE+0x110>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a38      	ldr	r2, [pc, #224]	@ (8002820 <NVIC__EXTI_IRQ_DISABLE+0x110>)
 800273e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002742:	6013      	str	r3, [r2, #0]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI14_IRQ ||
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI15_IRQ)
	{
		NVIC_IRQ40_EXTI10_15_Disable;
	}
}
 8002744:	e064      	b.n	8002810 <NVIC__EXTI_IRQ_DISABLE+0x100>
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI1_IRQ)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	7a9b      	ldrb	r3, [r3, #10]
 800274a:	2b07      	cmp	r3, #7
 800274c:	d106      	bne.n	800275c <NVIC__EXTI_IRQ_DISABLE+0x4c>
		NVIC_IRQ7_EXTI1_Disable;
 800274e:	4b34      	ldr	r3, [pc, #208]	@ (8002820 <NVIC__EXTI_IRQ_DISABLE+0x110>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a33      	ldr	r2, [pc, #204]	@ (8002820 <NVIC__EXTI_IRQ_DISABLE+0x110>)
 8002754:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002758:	6013      	str	r3, [r2, #0]
}
 800275a:	e059      	b.n	8002810 <NVIC__EXTI_IRQ_DISABLE+0x100>
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI2_IRQ)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	7a9b      	ldrb	r3, [r3, #10]
 8002760:	2b08      	cmp	r3, #8
 8002762:	d106      	bne.n	8002772 <NVIC__EXTI_IRQ_DISABLE+0x62>
		NVIC_IRQ8_EXTI2_Disable;
 8002764:	4b2e      	ldr	r3, [pc, #184]	@ (8002820 <NVIC__EXTI_IRQ_DISABLE+0x110>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a2d      	ldr	r2, [pc, #180]	@ (8002820 <NVIC__EXTI_IRQ_DISABLE+0x110>)
 800276a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800276e:	6013      	str	r3, [r2, #0]
}
 8002770:	e04e      	b.n	8002810 <NVIC__EXTI_IRQ_DISABLE+0x100>
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI3_IRQ)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	7a9b      	ldrb	r3, [r3, #10]
 8002776:	2b09      	cmp	r3, #9
 8002778:	d106      	bne.n	8002788 <NVIC__EXTI_IRQ_DISABLE+0x78>
		NVIC_IRQ9_EXTI3_Disable;
 800277a:	4b29      	ldr	r3, [pc, #164]	@ (8002820 <NVIC__EXTI_IRQ_DISABLE+0x110>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a28      	ldr	r2, [pc, #160]	@ (8002820 <NVIC__EXTI_IRQ_DISABLE+0x110>)
 8002780:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002784:	6013      	str	r3, [r2, #0]
}
 8002786:	e043      	b.n	8002810 <NVIC__EXTI_IRQ_DISABLE+0x100>
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI4_IRQ)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	7a9b      	ldrb	r3, [r3, #10]
 800278c:	2b0a      	cmp	r3, #10
 800278e:	d106      	bne.n	800279e <NVIC__EXTI_IRQ_DISABLE+0x8e>
		NVIC_IRQ10_EXTI4_Disable;
 8002790:	4b23      	ldr	r3, [pc, #140]	@ (8002820 <NVIC__EXTI_IRQ_DISABLE+0x110>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a22      	ldr	r2, [pc, #136]	@ (8002820 <NVIC__EXTI_IRQ_DISABLE+0x110>)
 8002796:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800279a:	6013      	str	r3, [r2, #0]
}
 800279c:	e038      	b.n	8002810 <NVIC__EXTI_IRQ_DISABLE+0x100>
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI5_IRQ ||
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	7a9b      	ldrb	r3, [r3, #10]
 80027a2:	2b17      	cmp	r3, #23
 80027a4:	d00f      	beq.n	80027c6 <NVIC__EXTI_IRQ_DISABLE+0xb6>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI6_IRQ ||
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	7a9b      	ldrb	r3, [r3, #10]
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI5_IRQ ||
 80027aa:	2b17      	cmp	r3, #23
 80027ac:	d00b      	beq.n	80027c6 <NVIC__EXTI_IRQ_DISABLE+0xb6>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI7_IRQ ||
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI6_IRQ ||
 80027b2:	2b17      	cmp	r3, #23
 80027b4:	d007      	beq.n	80027c6 <NVIC__EXTI_IRQ_DISABLE+0xb6>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI8_IRQ ||
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI7_IRQ ||
 80027ba:	2b17      	cmp	r3, #23
 80027bc:	d003      	beq.n	80027c6 <NVIC__EXTI_IRQ_DISABLE+0xb6>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI9_IRQ)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI8_IRQ ||
 80027c2:	2b17      	cmp	r3, #23
 80027c4:	d106      	bne.n	80027d4 <NVIC__EXTI_IRQ_DISABLE+0xc4>
		NVIC_IRQ23_EXTI5_9_Disable;
 80027c6:	4b16      	ldr	r3, [pc, #88]	@ (8002820 <NVIC__EXTI_IRQ_DISABLE+0x110>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a15      	ldr	r2, [pc, #84]	@ (8002820 <NVIC__EXTI_IRQ_DISABLE+0x110>)
 80027cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80027d0:	6013      	str	r3, [r2, #0]
}
 80027d2:	e01d      	b.n	8002810 <NVIC__EXTI_IRQ_DISABLE+0x100>
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI10_IRQ ||
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	7a9b      	ldrb	r3, [r3, #10]
 80027d8:	2b28      	cmp	r3, #40	@ 0x28
 80027da:	d013      	beq.n	8002804 <NVIC__EXTI_IRQ_DISABLE+0xf4>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI11_IRQ ||
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	7a9b      	ldrb	r3, [r3, #10]
	else if(EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI10_IRQ ||
 80027e0:	2b28      	cmp	r3, #40	@ 0x28
 80027e2:	d00f      	beq.n	8002804 <NVIC__EXTI_IRQ_DISABLE+0xf4>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI12_IRQ ||
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI11_IRQ ||
 80027e8:	2b28      	cmp	r3, #40	@ 0x28
 80027ea:	d00b      	beq.n	8002804 <NVIC__EXTI_IRQ_DISABLE+0xf4>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI13_IRQ ||
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI12_IRQ ||
 80027f0:	2b28      	cmp	r3, #40	@ 0x28
 80027f2:	d007      	beq.n	8002804 <NVIC__EXTI_IRQ_DISABLE+0xf4>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI14_IRQ ||
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI13_IRQ ||
 80027f8:	2b28      	cmp	r3, #40	@ 0x28
 80027fa:	d003      	beq.n	8002804 <NVIC__EXTI_IRQ_DISABLE+0xf4>
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI15_IRQ)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	7a9b      	ldrb	r3, [r3, #10]
			EXTI_Config->EXTI_Map_Pin.IVT_EXTI_IRQn == EXTI14_IRQ ||
 8002800:	2b28      	cmp	r3, #40	@ 0x28
 8002802:	d105      	bne.n	8002810 <NVIC__EXTI_IRQ_DISABLE+0x100>
		NVIC_IRQ40_EXTI10_15_Disable;
 8002804:	4b07      	ldr	r3, [pc, #28]	@ (8002824 <NVIC__EXTI_IRQ_DISABLE+0x114>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a06      	ldr	r2, [pc, #24]	@ (8002824 <NVIC__EXTI_IRQ_DISABLE+0x114>)
 800280a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800280e:	6013      	str	r3, [r2, #0]
}
 8002810:	bf00      	nop
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	bc80      	pop	{r7}
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	40010400 	.word	0x40010400
 8002820:	e000e180 	.word	0xe000e180
 8002824:	e000e184 	.word	0xe000e184

08002828 <MCAL_EXTI_Init>:
 * @param [in] - EXTI_PINCONFIG_t* EXTI_Config
 * @retval -none
 * Note-.....
 */
void MCAL_EXTI_Init(EXTI_PINCONFIG_t* EXTI_Config)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]

	// Configure GPIO PIN As FLOATING Input PIN
	GPIO_PinConfig_t GPIO_EXTI_Config;
	GPIO_EXTI_Config.GPIO_PinNumber=EXTI_Config->EXTI_Map_Pin.EXTI_Pin_Number;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	891b      	ldrh	r3, [r3, #8]
 8002834:	813b      	strh	r3, [r7, #8]
	GPIO_EXTI_Config.GPIO_Mode=GPIO_Mode_Inp_Floating;
 8002836:	2301      	movs	r3, #1
 8002838:	60fb      	str	r3, [r7, #12]
	GPIO_EXTI_Config.GPIO_Speed= GPIO_Speed_Reset_State;
 800283a:	2300      	movs	r3, #0
 800283c:	613b      	str	r3, [r7, #16]
	MCAL_GPIO_Init(EXTI_Config->EXTI_Map_Pin.GPIOX,&GPIO_EXTI_Config);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f107 0208 	add.w	r2, r7, #8
 8002846:	4611      	mov	r1, r2
 8002848:	4618      	mov	r0, r3
 800284a:	f000 facf 	bl	8002dec <MCAL_GPIO_Init>
	MCAL_GPIO_Enable_ClocK(EXTI_Config->EXTI_Map_Pin.GPIOX);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	4618      	mov	r0, r3
 8002854:	f000 f9d4 	bl	8002c00 <MCAL_GPIO_Enable_ClocK>

	// Mapping Between GPIO AND EXTI by AFIO



	uint8_t AFIO_EXTICR_Index=EXTI_Config->EXTI_Map_Pin.EXTI_Line_Number/4;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	881b      	ldrh	r3, [r3, #0]
 800285c:	089b      	lsrs	r3, r3, #2
 800285e:	b29b      	uxth	r3, r3
 8002860:	75fb      	strb	r3, [r7, #23]
	uint8_t EXTIx_Position= (EXTI_Config->EXTI_Map_Pin.EXTI_Line_Number % 4)*4;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	881b      	ldrh	r3, [r3, #0]
 8002866:	b2db      	uxtb	r3, r3
 8002868:	f003 0303 	and.w	r3, r3, #3
 800286c:	b2db      	uxtb	r3, r3
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	75bb      	strb	r3, [r7, #22]
	AFIO->EXTICR[AFIO_EXTICR_Index] &= ~ (0xF <<EXTIx_Position) ;
 8002872:	4a54      	ldr	r2, [pc, #336]	@ (80029c4 <MCAL_EXTI_Init+0x19c>)
 8002874:	7dfb      	ldrb	r3, [r7, #23]
 8002876:	3302      	adds	r3, #2
 8002878:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800287c:	7dbb      	ldrb	r3, [r7, #22]
 800287e:	210f      	movs	r1, #15
 8002880:	fa01 f303 	lsl.w	r3, r1, r3
 8002884:	43db      	mvns	r3, r3
 8002886:	4618      	mov	r0, r3
 8002888:	494e      	ldr	r1, [pc, #312]	@ (80029c4 <MCAL_EXTI_Init+0x19c>)
 800288a:	7dfb      	ldrb	r3, [r7, #23]
 800288c:	4002      	ands	r2, r0
 800288e:	3302      	adds	r3, #2
 8002890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	AFIO->EXTICR[AFIO_EXTICR_Index] |= ((EXTI_GPIOx(EXTI_Config->EXTI_Map_Pin.GPIOX) & 0xF ) << EXTIx_Position);
 8002894:	4a4b      	ldr	r2, [pc, #300]	@ (80029c4 <MCAL_EXTI_Init+0x19c>)
 8002896:	7dfb      	ldrb	r3, [r7, #23]
 8002898:	3302      	adds	r3, #2
 800289a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	4949      	ldr	r1, [pc, #292]	@ (80029c8 <MCAL_EXTI_Init+0x1a0>)
 80028a4:	428b      	cmp	r3, r1
 80028a6:	d016      	beq.n	80028d6 <MCAL_EXTI_Init+0xae>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	4947      	ldr	r1, [pc, #284]	@ (80029cc <MCAL_EXTI_Init+0x1a4>)
 80028ae:	428b      	cmp	r3, r1
 80028b0:	d00f      	beq.n	80028d2 <MCAL_EXTI_Init+0xaa>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	4946      	ldr	r1, [pc, #280]	@ (80029d0 <MCAL_EXTI_Init+0x1a8>)
 80028b8:	428b      	cmp	r3, r1
 80028ba:	d008      	beq.n	80028ce <MCAL_EXTI_Init+0xa6>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	4944      	ldr	r1, [pc, #272]	@ (80029d4 <MCAL_EXTI_Init+0x1ac>)
 80028c2:	428b      	cmp	r3, r1
 80028c4:	d101      	bne.n	80028ca <MCAL_EXTI_Init+0xa2>
 80028c6:	2303      	movs	r3, #3
 80028c8:	e006      	b.n	80028d8 <MCAL_EXTI_Init+0xb0>
 80028ca:	2300      	movs	r3, #0
 80028cc:	e004      	b.n	80028d8 <MCAL_EXTI_Init+0xb0>
 80028ce:	2302      	movs	r3, #2
 80028d0:	e002      	b.n	80028d8 <MCAL_EXTI_Init+0xb0>
 80028d2:	2301      	movs	r3, #1
 80028d4:	e000      	b.n	80028d8 <MCAL_EXTI_Init+0xb0>
 80028d6:	2300      	movs	r3, #0
 80028d8:	7db9      	ldrb	r1, [r7, #22]
 80028da:	408b      	lsls	r3, r1
 80028dc:	4618      	mov	r0, r3
 80028de:	4939      	ldr	r1, [pc, #228]	@ (80029c4 <MCAL_EXTI_Init+0x19c>)
 80028e0:	7dfb      	ldrb	r3, [r7, #23]
 80028e2:	4302      	orrs	r2, r0
 80028e4:	3302      	adds	r3, #2
 80028e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	EXTI->RTSR &= ~(1 << EXTI_Config->EXTI_Map_Pin.EXTI_Line_Number);
 80028ea:	4b3b      	ldr	r3, [pc, #236]	@ (80029d8 <MCAL_EXTI_Init+0x1b0>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	8812      	ldrh	r2, [r2, #0]
 80028f2:	4611      	mov	r1, r2
 80028f4:	2201      	movs	r2, #1
 80028f6:	408a      	lsls	r2, r1
 80028f8:	43d2      	mvns	r2, r2
 80028fa:	4611      	mov	r1, r2
 80028fc:	4a36      	ldr	r2, [pc, #216]	@ (80029d8 <MCAL_EXTI_Init+0x1b0>)
 80028fe:	400b      	ands	r3, r1
 8002900:	6093      	str	r3, [r2, #8]
	EXTI->FTSR &= ~(1 << EXTI_Config->EXTI_Map_Pin.EXTI_Line_Number);
 8002902:	4b35      	ldr	r3, [pc, #212]	@ (80029d8 <MCAL_EXTI_Init+0x1b0>)
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	8812      	ldrh	r2, [r2, #0]
 800290a:	4611      	mov	r1, r2
 800290c:	2201      	movs	r2, #1
 800290e:	408a      	lsls	r2, r1
 8002910:	43d2      	mvns	r2, r2
 8002912:	4611      	mov	r1, r2
 8002914:	4a30      	ldr	r2, [pc, #192]	@ (80029d8 <MCAL_EXTI_Init+0x1b0>)
 8002916:	400b      	ands	r3, r1
 8002918:	60d3      	str	r3, [r2, #12]

	//Configuration of EXTI
	if(EXTI_Config->EXTI_Trigger_State == EXTI_Rising_Trigger)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	7b1b      	ldrb	r3, [r3, #12]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d10b      	bne.n	800293a <MCAL_EXTI_Init+0x112>
	{
		EXTI->RTSR |= (1 << EXTI_Config->EXTI_Map_Pin.EXTI_Line_Number);
 8002922:	4b2d      	ldr	r3, [pc, #180]	@ (80029d8 <MCAL_EXTI_Init+0x1b0>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	8812      	ldrh	r2, [r2, #0]
 800292a:	4611      	mov	r1, r2
 800292c:	2201      	movs	r2, #1
 800292e:	408a      	lsls	r2, r1
 8002930:	4611      	mov	r1, r2
 8002932:	4a29      	ldr	r2, [pc, #164]	@ (80029d8 <MCAL_EXTI_Init+0x1b0>)
 8002934:	430b      	orrs	r3, r1
 8002936:	6093      	str	r3, [r2, #8]
 8002938:	e029      	b.n	800298e <MCAL_EXTI_Init+0x166>
	}
	else if(EXTI_Config->EXTI_Trigger_State == EXTI_Falling_Trigger)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	7b1b      	ldrb	r3, [r3, #12]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d10b      	bne.n	800295a <MCAL_EXTI_Init+0x132>
	{
		EXTI->FTSR |= (1 << EXTI_Config->EXTI_Map_Pin.EXTI_Line_Number);
 8002942:	4b25      	ldr	r3, [pc, #148]	@ (80029d8 <MCAL_EXTI_Init+0x1b0>)
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	8812      	ldrh	r2, [r2, #0]
 800294a:	4611      	mov	r1, r2
 800294c:	2201      	movs	r2, #1
 800294e:	408a      	lsls	r2, r1
 8002950:	4611      	mov	r1, r2
 8002952:	4a21      	ldr	r2, [pc, #132]	@ (80029d8 <MCAL_EXTI_Init+0x1b0>)
 8002954:	430b      	orrs	r3, r1
 8002956:	60d3      	str	r3, [r2, #12]
 8002958:	e019      	b.n	800298e <MCAL_EXTI_Init+0x166>
	}
	else if(EXTI_Config->EXTI_Trigger_State == EXTI_Rising_Falling_Trigger)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	7b1b      	ldrb	r3, [r3, #12]
 800295e:	2b02      	cmp	r3, #2
 8002960:	d115      	bne.n	800298e <MCAL_EXTI_Init+0x166>
	{
		EXTI->RTSR |= (1 << EXTI_Config->EXTI_Map_Pin.EXTI_Line_Number);
 8002962:	4b1d      	ldr	r3, [pc, #116]	@ (80029d8 <MCAL_EXTI_Init+0x1b0>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	8812      	ldrh	r2, [r2, #0]
 800296a:	4611      	mov	r1, r2
 800296c:	2201      	movs	r2, #1
 800296e:	408a      	lsls	r2, r1
 8002970:	4611      	mov	r1, r2
 8002972:	4a19      	ldr	r2, [pc, #100]	@ (80029d8 <MCAL_EXTI_Init+0x1b0>)
 8002974:	430b      	orrs	r3, r1
 8002976:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |= (1 << EXTI_Config->EXTI_Map_Pin.EXTI_Line_Number);
 8002978:	4b17      	ldr	r3, [pc, #92]	@ (80029d8 <MCAL_EXTI_Init+0x1b0>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	8812      	ldrh	r2, [r2, #0]
 8002980:	4611      	mov	r1, r2
 8002982:	2201      	movs	r2, #1
 8002984:	408a      	lsls	r2, r1
 8002986:	4611      	mov	r1, r2
 8002988:	4a13      	ldr	r2, [pc, #76]	@ (80029d8 <MCAL_EXTI_Init+0x1b0>)
 800298a:	430b      	orrs	r3, r1
 800298c:	60d3      	str	r3, [r2, #12]
	}

	//CallBack Function.
	GP_FuncCallBack[EXTI_Config->EXTI_Map_Pin.EXTI_Line_Number]= EXTI_Config->PF_IRQ_CALLBACK;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	881b      	ldrh	r3, [r3, #0]
 8002992:	4619      	mov	r1, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	4a10      	ldr	r2, [pc, #64]	@ (80029dc <MCAL_EXTI_Init+0x1b4>)
 800299a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	//Enable OR Disable EXTIx & NVIC
	if(EXTI_Config->IRQ_EN == EXTI_IRQ_ENABLE)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	7b5b      	ldrb	r3, [r3, #13]
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d103      	bne.n	80029ae <MCAL_EXTI_Init+0x186>
	{
		NVIC__EXTI_IRQ_ENABLE(EXTI_Config);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7ff fe28 	bl	80025fc <NVIC__EXTI_IRQ_ENABLE>
	else if(EXTI_Config->IRQ_EN == EXTI_IRQ_DISABLE)
	{
		NVIC__EXTI_IRQ_DISABLE(EXTI_Config);
	}

}
 80029ac:	e006      	b.n	80029bc <MCAL_EXTI_Init+0x194>
	else if(EXTI_Config->IRQ_EN == EXTI_IRQ_DISABLE)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	7b5b      	ldrb	r3, [r3, #13]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d102      	bne.n	80029bc <MCAL_EXTI_Init+0x194>
		NVIC__EXTI_IRQ_DISABLE(EXTI_Config);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f7ff feaa 	bl	8002710 <NVIC__EXTI_IRQ_DISABLE>
}
 80029bc:	bf00      	nop
 80029be:	3718      	adds	r7, #24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	40010000 	.word	0x40010000
 80029c8:	40010800 	.word	0x40010800
 80029cc:	40010c00 	.word	0x40010c00
 80029d0:	40011000 	.word	0x40011000
 80029d4:	40011400 	.word	0x40011400
 80029d8:	40010400 	.word	0x40010400
 80029dc:	20000270 	.word	0x20000270

080029e0 <EXTI0_IRQHandler>:


void EXTI0_IRQHandler(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
	GP_FuncCallBack[0]();
 80029e4:	4b05      	ldr	r3, [pc, #20]	@ (80029fc <EXTI0_IRQHandler+0x1c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4798      	blx	r3
	EXTI->PR |= (1 << 0);
 80029ea:	4b05      	ldr	r3, [pc, #20]	@ (8002a00 <EXTI0_IRQHandler+0x20>)
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	4a04      	ldr	r2, [pc, #16]	@ (8002a00 <EXTI0_IRQHandler+0x20>)
 80029f0:	f043 0301 	orr.w	r3, r3, #1
 80029f4:	6153      	str	r3, [r2, #20]

}
 80029f6:	bf00      	nop
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	20000270 	.word	0x20000270
 8002a00:	40010400 	.word	0x40010400

08002a04 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
	GP_FuncCallBack[1]();
 8002a08:	4b05      	ldr	r3, [pc, #20]	@ (8002a20 <EXTI1_IRQHandler+0x1c>)
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	4798      	blx	r3
	EXTI->PR |= (1 << 1);
 8002a0e:	4b05      	ldr	r3, [pc, #20]	@ (8002a24 <EXTI1_IRQHandler+0x20>)
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	4a04      	ldr	r2, [pc, #16]	@ (8002a24 <EXTI1_IRQHandler+0x20>)
 8002a14:	f043 0302 	orr.w	r3, r3, #2
 8002a18:	6153      	str	r3, [r2, #20]

}
 8002a1a:	bf00      	nop
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	20000270 	.word	0x20000270
 8002a24:	40010400 	.word	0x40010400

08002a28 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
	GP_FuncCallBack[2]();
 8002a2c:	4b05      	ldr	r3, [pc, #20]	@ (8002a44 <EXTI2_IRQHandler+0x1c>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	4798      	blx	r3
	EXTI->PR |= (1 << 2);
 8002a32:	4b05      	ldr	r3, [pc, #20]	@ (8002a48 <EXTI2_IRQHandler+0x20>)
 8002a34:	695b      	ldr	r3, [r3, #20]
 8002a36:	4a04      	ldr	r2, [pc, #16]	@ (8002a48 <EXTI2_IRQHandler+0x20>)
 8002a38:	f043 0304 	orr.w	r3, r3, #4
 8002a3c:	6153      	str	r3, [r2, #20]


}
 8002a3e:	bf00      	nop
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	20000270 	.word	0x20000270
 8002a48:	40010400 	.word	0x40010400

08002a4c <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
	GP_FuncCallBack[3]();
 8002a50:	4b05      	ldr	r3, [pc, #20]	@ (8002a68 <EXTI3_IRQHandler+0x1c>)
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	4798      	blx	r3
	EXTI->PR |= (1 << 3);
 8002a56:	4b05      	ldr	r3, [pc, #20]	@ (8002a6c <EXTI3_IRQHandler+0x20>)
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	4a04      	ldr	r2, [pc, #16]	@ (8002a6c <EXTI3_IRQHandler+0x20>)
 8002a5c:	f043 0308 	orr.w	r3, r3, #8
 8002a60:	6153      	str	r3, [r2, #20]

}
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000270 	.word	0x20000270
 8002a6c:	40010400 	.word	0x40010400

08002a70 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
	GP_FuncCallBack[4]();
 8002a74:	4b05      	ldr	r3, [pc, #20]	@ (8002a8c <EXTI4_IRQHandler+0x1c>)
 8002a76:	691b      	ldr	r3, [r3, #16]
 8002a78:	4798      	blx	r3
	EXTI->PR |= (1 << 4);
 8002a7a:	4b05      	ldr	r3, [pc, #20]	@ (8002a90 <EXTI4_IRQHandler+0x20>)
 8002a7c:	695b      	ldr	r3, [r3, #20]
 8002a7e:	4a04      	ldr	r2, [pc, #16]	@ (8002a90 <EXTI4_IRQHandler+0x20>)
 8002a80:	f043 0310 	orr.w	r3, r3, #16
 8002a84:	6153      	str	r3, [r2, #20]

}
 8002a86:	bf00      	nop
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	20000270 	.word	0x20000270
 8002a90:	40010400 	.word	0x40010400

08002a94 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
	if(EXTI->PR & (1<<5)) { GP_FuncCallBack[5]();   EXTI->PR |= (1 << 5); }
 8002a98:	4b26      	ldr	r3, [pc, #152]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002a9a:	695b      	ldr	r3, [r3, #20]
 8002a9c:	f003 0320 	and.w	r3, r3, #32
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d008      	beq.n	8002ab6 <EXTI9_5_IRQHandler+0x22>
 8002aa4:	4b24      	ldr	r3, [pc, #144]	@ (8002b38 <EXTI9_5_IRQHandler+0xa4>)
 8002aa6:	695b      	ldr	r3, [r3, #20]
 8002aa8:	4798      	blx	r3
 8002aaa:	4b22      	ldr	r3, [pc, #136]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	4a21      	ldr	r2, [pc, #132]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002ab0:	f043 0320 	orr.w	r3, r3, #32
 8002ab4:	6153      	str	r3, [r2, #20]
	if(EXTI->PR & (1<<6)) { GP_FuncCallBack[6]();   EXTI->PR |= (1 << 6); }
 8002ab6:	4b1f      	ldr	r3, [pc, #124]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d008      	beq.n	8002ad4 <EXTI9_5_IRQHandler+0x40>
 8002ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b38 <EXTI9_5_IRQHandler+0xa4>)
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	4798      	blx	r3
 8002ac8:	4b1a      	ldr	r3, [pc, #104]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	4a19      	ldr	r2, [pc, #100]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002ace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ad2:	6153      	str	r3, [r2, #20]
	if(EXTI->PR & (1<<7)) { GP_FuncCallBack[7]();   EXTI->PR |= (1 << 7); }
 8002ad4:	4b17      	ldr	r3, [pc, #92]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002ad6:	695b      	ldr	r3, [r3, #20]
 8002ad8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d008      	beq.n	8002af2 <EXTI9_5_IRQHandler+0x5e>
 8002ae0:	4b15      	ldr	r3, [pc, #84]	@ (8002b38 <EXTI9_5_IRQHandler+0xa4>)
 8002ae2:	69db      	ldr	r3, [r3, #28]
 8002ae4:	4798      	blx	r3
 8002ae6:	4b13      	ldr	r3, [pc, #76]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	4a12      	ldr	r2, [pc, #72]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002aec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002af0:	6153      	str	r3, [r2, #20]
	if(EXTI->PR & (1<<8)) { GP_FuncCallBack[8]();   EXTI->PR |= (1 << 8); }
 8002af2:	4b10      	ldr	r3, [pc, #64]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d008      	beq.n	8002b10 <EXTI9_5_IRQHandler+0x7c>
 8002afe:	4b0e      	ldr	r3, [pc, #56]	@ (8002b38 <EXTI9_5_IRQHandler+0xa4>)
 8002b00:	6a1b      	ldr	r3, [r3, #32]
 8002b02:	4798      	blx	r3
 8002b04:	4b0b      	ldr	r3, [pc, #44]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002b06:	695b      	ldr	r3, [r3, #20]
 8002b08:	4a0a      	ldr	r2, [pc, #40]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002b0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b0e:	6153      	str	r3, [r2, #20]
	if(EXTI->PR & (1<<9)) { GP_FuncCallBack[9]();   EXTI->PR |= (1 << 9); }
 8002b10:	4b08      	ldr	r3, [pc, #32]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d008      	beq.n	8002b2e <EXTI9_5_IRQHandler+0x9a>
 8002b1c:	4b06      	ldr	r3, [pc, #24]	@ (8002b38 <EXTI9_5_IRQHandler+0xa4>)
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b20:	4798      	blx	r3
 8002b22:	4b04      	ldr	r3, [pc, #16]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	4a03      	ldr	r2, [pc, #12]	@ (8002b34 <EXTI9_5_IRQHandler+0xa0>)
 8002b28:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b2c:	6153      	str	r3, [r2, #20]
}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40010400 	.word	0x40010400
 8002b38:	20000270 	.word	0x20000270

08002b3c <EXTI15_10_IRQHandler>:


void EXTI15_10_IRQHandler(void)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	af00      	add	r7, sp, #0
	if(EXTI->PR & (1<<10)) { GP_FuncCallBack[10]();   EXTI->PR |= (1 << 10); }
 8002b40:	4b2d      	ldr	r3, [pc, #180]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002b42:	695b      	ldr	r3, [r3, #20]
 8002b44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d008      	beq.n	8002b5e <EXTI15_10_IRQHandler+0x22>
 8002b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002bfc <EXTI15_10_IRQHandler+0xc0>)
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b50:	4798      	blx	r3
 8002b52:	4b29      	ldr	r3, [pc, #164]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	4a28      	ldr	r2, [pc, #160]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002b58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b5c:	6153      	str	r3, [r2, #20]
	if(EXTI->PR & (1<<11)) { GP_FuncCallBack[11]();   EXTI->PR |= (1 << 11); }
 8002b5e:	4b26      	ldr	r3, [pc, #152]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002b60:	695b      	ldr	r3, [r3, #20]
 8002b62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d008      	beq.n	8002b7c <EXTI15_10_IRQHandler+0x40>
 8002b6a:	4b24      	ldr	r3, [pc, #144]	@ (8002bfc <EXTI15_10_IRQHandler+0xc0>)
 8002b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b6e:	4798      	blx	r3
 8002b70:	4b21      	ldr	r3, [pc, #132]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002b72:	695b      	ldr	r3, [r3, #20]
 8002b74:	4a20      	ldr	r2, [pc, #128]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002b76:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b7a:	6153      	str	r3, [r2, #20]
	if(EXTI->PR & (1<<12)) { GP_FuncCallBack[12]();   EXTI->PR |= (1 << 12); }
 8002b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002b7e:	695b      	ldr	r3, [r3, #20]
 8002b80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d008      	beq.n	8002b9a <EXTI15_10_IRQHandler+0x5e>
 8002b88:	4b1c      	ldr	r3, [pc, #112]	@ (8002bfc <EXTI15_10_IRQHandler+0xc0>)
 8002b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8c:	4798      	blx	r3
 8002b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	4a19      	ldr	r2, [pc, #100]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002b94:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b98:	6153      	str	r3, [r2, #20]
	if(EXTI->PR & (1<<13)) { GP_FuncCallBack[13]();   EXTI->PR |= (1 << 13); }
 8002b9a:	4b17      	ldr	r3, [pc, #92]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002b9c:	695b      	ldr	r3, [r3, #20]
 8002b9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d008      	beq.n	8002bb8 <EXTI15_10_IRQHandler+0x7c>
 8002ba6:	4b15      	ldr	r3, [pc, #84]	@ (8002bfc <EXTI15_10_IRQHandler+0xc0>)
 8002ba8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002baa:	4798      	blx	r3
 8002bac:	4b12      	ldr	r3, [pc, #72]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002bae:	695b      	ldr	r3, [r3, #20]
 8002bb0:	4a11      	ldr	r2, [pc, #68]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002bb2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002bb6:	6153      	str	r3, [r2, #20]
	if(EXTI->PR & (1<<14)) { GP_FuncCallBack[14]();   EXTI->PR |= (1 << 14); }
 8002bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002bba:	695b      	ldr	r3, [r3, #20]
 8002bbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d008      	beq.n	8002bd6 <EXTI15_10_IRQHandler+0x9a>
 8002bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8002bfc <EXTI15_10_IRQHandler+0xc0>)
 8002bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bc8:	4798      	blx	r3
 8002bca:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	4a0a      	ldr	r2, [pc, #40]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002bd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bd4:	6153      	str	r3, [r2, #20]
	if(EXTI->PR & (1<<15)) { GP_FuncCallBack[15]();   EXTI->PR |= (1 << 15); }
 8002bd6:	4b08      	ldr	r3, [pc, #32]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d008      	beq.n	8002bf4 <EXTI15_10_IRQHandler+0xb8>
 8002be2:	4b06      	ldr	r3, [pc, #24]	@ (8002bfc <EXTI15_10_IRQHandler+0xc0>)
 8002be4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002be6:	4798      	blx	r3
 8002be8:	4b03      	ldr	r3, [pc, #12]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002bea:	695b      	ldr	r3, [r3, #20]
 8002bec:	4a02      	ldr	r2, [pc, #8]	@ (8002bf8 <EXTI15_10_IRQHandler+0xbc>)
 8002bee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bf2:	6153      	str	r3, [r2, #20]

}
 8002bf4:	bf00      	nop
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	40010400 	.word	0x40010400
 8002bfc:	20000270 	.word	0x20000270

08002c00 <MCAL_GPIO_Enable_ClocK>:
 * @retval -Not
 * Note-.....
 */

void MCAL_GPIO_Enable_ClocK(GPIO_TypedDef* GPIOx)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
	//GPIOx Clock Enable
	if(GPIOx==GPIOA)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a17      	ldr	r2, [pc, #92]	@ (8002c68 <MCAL_GPIO_Enable_ClocK+0x68>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d106      	bne.n	8002c1e <MCAL_GPIO_Enable_ClocK+0x1e>
	{
		GPIOA_CLOCK_ENABLE();
 8002c10:	4b16      	ldr	r3, [pc, #88]	@ (8002c6c <MCAL_GPIO_Enable_ClocK+0x6c>)
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	4a15      	ldr	r2, [pc, #84]	@ (8002c6c <MCAL_GPIO_Enable_ClocK+0x6c>)
 8002c16:	f043 0304 	orr.w	r3, r3, #4
 8002c1a:	6193      	str	r3, [r2, #24]
	}
	else if(GPIOx==GPIOD)
	{
		GPIOD_CLOCK_ENABLE();
	}
}
 8002c1c:	e01f      	b.n	8002c5e <MCAL_GPIO_Enable_ClocK+0x5e>
	else if(GPIOx==GPIOB)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a13      	ldr	r2, [pc, #76]	@ (8002c70 <MCAL_GPIO_Enable_ClocK+0x70>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d106      	bne.n	8002c34 <MCAL_GPIO_Enable_ClocK+0x34>
		GPIOB_CLOCK_ENABLE();
 8002c26:	4b11      	ldr	r3, [pc, #68]	@ (8002c6c <MCAL_GPIO_Enable_ClocK+0x6c>)
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	4a10      	ldr	r2, [pc, #64]	@ (8002c6c <MCAL_GPIO_Enable_ClocK+0x6c>)
 8002c2c:	f043 0308 	orr.w	r3, r3, #8
 8002c30:	6193      	str	r3, [r2, #24]
}
 8002c32:	e014      	b.n	8002c5e <MCAL_GPIO_Enable_ClocK+0x5e>
	else if(GPIOx==GPIOC)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	4a0f      	ldr	r2, [pc, #60]	@ (8002c74 <MCAL_GPIO_Enable_ClocK+0x74>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d106      	bne.n	8002c4a <MCAL_GPIO_Enable_ClocK+0x4a>
		GPIOC_CLOCK_ENABLE();
 8002c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c6c <MCAL_GPIO_Enable_ClocK+0x6c>)
 8002c3e:	699b      	ldr	r3, [r3, #24]
 8002c40:	4a0a      	ldr	r2, [pc, #40]	@ (8002c6c <MCAL_GPIO_Enable_ClocK+0x6c>)
 8002c42:	f043 0310 	orr.w	r3, r3, #16
 8002c46:	6193      	str	r3, [r2, #24]
}
 8002c48:	e009      	b.n	8002c5e <MCAL_GPIO_Enable_ClocK+0x5e>
	else if(GPIOx==GPIOD)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8002c78 <MCAL_GPIO_Enable_ClocK+0x78>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d105      	bne.n	8002c5e <MCAL_GPIO_Enable_ClocK+0x5e>
		GPIOD_CLOCK_ENABLE();
 8002c52:	4b06      	ldr	r3, [pc, #24]	@ (8002c6c <MCAL_GPIO_Enable_ClocK+0x6c>)
 8002c54:	699b      	ldr	r3, [r3, #24]
 8002c56:	4a05      	ldr	r2, [pc, #20]	@ (8002c6c <MCAL_GPIO_Enable_ClocK+0x6c>)
 8002c58:	f043 0320 	orr.w	r3, r3, #32
 8002c5c:	6193      	str	r3, [r2, #24]
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr
 8002c68:	40010800 	.word	0x40010800
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	40010c00 	.word	0x40010c00
 8002c74:	40011000 	.word	0x40011000
 8002c78:	40011400 	.word	0x40011400

08002c7c <Get_Pos_CRLH>:
 * @param [in] - PinNumber >>>>>> based on @ref GPIO_PINS_Define in header of gpio
 * @retval -Suitable Pos for Config_Register [uint8_t]
 * */

uint8_t Get_Pos_CRLH(uint16_t PinNumber)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	80fb      	strh	r3, [r7, #6]
	switch(PinNumber)
 8002c86:	88fb      	ldrh	r3, [r7, #6]
 8002c88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c8c:	f000 80a5 	beq.w	8002dda <Get_Pos_CRLH+0x15e>
 8002c90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c94:	f300 80a3 	bgt.w	8002dde <Get_Pos_CRLH+0x162>
 8002c98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c9c:	f000 809b 	beq.w	8002dd6 <Get_Pos_CRLH+0x15a>
 8002ca0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ca4:	f300 809b 	bgt.w	8002dde <Get_Pos_CRLH+0x162>
 8002ca8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cac:	f000 8091 	beq.w	8002dd2 <Get_Pos_CRLH+0x156>
 8002cb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cb4:	f300 8093 	bgt.w	8002dde <Get_Pos_CRLH+0x162>
 8002cb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cbc:	f000 8087 	beq.w	8002dce <Get_Pos_CRLH+0x152>
 8002cc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cc4:	f300 808b 	bgt.w	8002dde <Get_Pos_CRLH+0x162>
 8002cc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ccc:	d07d      	beq.n	8002dca <Get_Pos_CRLH+0x14e>
 8002cce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002cd2:	f300 8084 	bgt.w	8002dde <Get_Pos_CRLH+0x162>
 8002cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cda:	d074      	beq.n	8002dc6 <Get_Pos_CRLH+0x14a>
 8002cdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ce0:	dc7d      	bgt.n	8002dde <Get_Pos_CRLH+0x162>
 8002ce2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ce6:	d06c      	beq.n	8002dc2 <Get_Pos_CRLH+0x146>
 8002ce8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cec:	dc77      	bgt.n	8002dde <Get_Pos_CRLH+0x162>
 8002cee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cf2:	d064      	beq.n	8002dbe <Get_Pos_CRLH+0x142>
 8002cf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cf8:	dc71      	bgt.n	8002dde <Get_Pos_CRLH+0x162>
 8002cfa:	2b80      	cmp	r3, #128	@ 0x80
 8002cfc:	d05d      	beq.n	8002dba <Get_Pos_CRLH+0x13e>
 8002cfe:	2b80      	cmp	r3, #128	@ 0x80
 8002d00:	dc6d      	bgt.n	8002dde <Get_Pos_CRLH+0x162>
 8002d02:	2b20      	cmp	r3, #32
 8002d04:	dc48      	bgt.n	8002d98 <Get_Pos_CRLH+0x11c>
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	dd69      	ble.n	8002dde <Get_Pos_CRLH+0x162>
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	2b1f      	cmp	r3, #31
 8002d0e:	d866      	bhi.n	8002dde <Get_Pos_CRLH+0x162>
 8002d10:	a201      	add	r2, pc, #4	@ (adr r2, 8002d18 <Get_Pos_CRLH+0x9c>)
 8002d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d16:	bf00      	nop
 8002d18:	08002d9f 	.word	0x08002d9f
 8002d1c:	08002da3 	.word	0x08002da3
 8002d20:	08002ddf 	.word	0x08002ddf
 8002d24:	08002da7 	.word	0x08002da7
 8002d28:	08002ddf 	.word	0x08002ddf
 8002d2c:	08002ddf 	.word	0x08002ddf
 8002d30:	08002ddf 	.word	0x08002ddf
 8002d34:	08002dab 	.word	0x08002dab
 8002d38:	08002ddf 	.word	0x08002ddf
 8002d3c:	08002ddf 	.word	0x08002ddf
 8002d40:	08002ddf 	.word	0x08002ddf
 8002d44:	08002ddf 	.word	0x08002ddf
 8002d48:	08002ddf 	.word	0x08002ddf
 8002d4c:	08002ddf 	.word	0x08002ddf
 8002d50:	08002ddf 	.word	0x08002ddf
 8002d54:	08002daf 	.word	0x08002daf
 8002d58:	08002ddf 	.word	0x08002ddf
 8002d5c:	08002ddf 	.word	0x08002ddf
 8002d60:	08002ddf 	.word	0x08002ddf
 8002d64:	08002ddf 	.word	0x08002ddf
 8002d68:	08002ddf 	.word	0x08002ddf
 8002d6c:	08002ddf 	.word	0x08002ddf
 8002d70:	08002ddf 	.word	0x08002ddf
 8002d74:	08002ddf 	.word	0x08002ddf
 8002d78:	08002ddf 	.word	0x08002ddf
 8002d7c:	08002ddf 	.word	0x08002ddf
 8002d80:	08002ddf 	.word	0x08002ddf
 8002d84:	08002ddf 	.word	0x08002ddf
 8002d88:	08002ddf 	.word	0x08002ddf
 8002d8c:	08002ddf 	.word	0x08002ddf
 8002d90:	08002ddf 	.word	0x08002ddf
 8002d94:	08002db3 	.word	0x08002db3
 8002d98:	2b40      	cmp	r3, #64	@ 0x40
 8002d9a:	d00c      	beq.n	8002db6 <Get_Pos_CRLH+0x13a>
 8002d9c:	e01f      	b.n	8002dde <Get_Pos_CRLH+0x162>
	{
	case GPIO_PIN_0:
		return 0;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	e01e      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_1:
		return 4;
 8002da2:	2304      	movs	r3, #4
 8002da4:	e01c      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_2:
		return 8;
 8002da6:	2308      	movs	r3, #8
 8002da8:	e01a      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_3:
		return 12;
 8002daa:	230c      	movs	r3, #12
 8002dac:	e018      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_4:
		return 16;
 8002dae:	2310      	movs	r3, #16
 8002db0:	e016      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_5:
		return 20;
 8002db2:	2314      	movs	r3, #20
 8002db4:	e014      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_6:
		return 24;
 8002db6:	2318      	movs	r3, #24
 8002db8:	e012      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_7:
		return 28;
 8002dba:	231c      	movs	r3, #28
 8002dbc:	e010      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_8:
		return 0;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	e00e      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_9 :
		return 4;
 8002dc2:	2304      	movs	r3, #4
 8002dc4:	e00c      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_10:
		return 8;
 8002dc6:	2308      	movs	r3, #8
 8002dc8:	e00a      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_11:
		return 12;
 8002dca:	230c      	movs	r3, #12
 8002dcc:	e008      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_12:
		return 16;
 8002dce:	2310      	movs	r3, #16
 8002dd0:	e006      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_13:
		return 20;
 8002dd2:	2314      	movs	r3, #20
 8002dd4:	e004      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_14:
		return 24;
 8002dd6:	2318      	movs	r3, #24
 8002dd8:	e002      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;
	case GPIO_PIN_15:
		return 28;
 8002dda:	231c      	movs	r3, #28
 8002ddc:	e000      	b.n	8002de0 <Get_Pos_CRLH+0x164>
		break;

	default:
		return 0;
 8002dde:	2300      	movs	r3, #0


	}

}
 8002de0:	4618      	mov	r0, r3
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bc80      	pop	{r7}
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop

08002dec <MCAL_GPIO_Init>:
 * Note-You must Create Instant from "GPIO_PinConfig_t" Structure,
 * Before using This func "MCAL_GPIO_Init" and pass it to @param [in] -Address of the PinConfig
 */

void MCAL_GPIO_Init(GPIO_TypedDef* GPIOx, GPIO_PinConfig_t* PinConfig )
{
 8002dec:	b590      	push	{r4, r7, lr}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]

	volatile uint32_t* Reg_Config= NULL;
 8002df6:	2300      	movs	r3, #0
 8002df8:	60fb      	str	r3, [r7, #12]

	Reg_Config = (PinConfig->GPIO_PinNumber < GPIO_PIN_8) ?  &(GPIOx->CRL):  &(GPIOx->CRH) ;
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	881b      	ldrh	r3, [r3, #0]
 8002dfe:	2bff      	cmp	r3, #255	@ 0xff
 8002e00:	d801      	bhi.n	8002e06 <MCAL_GPIO_Init+0x1a>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	e001      	b.n	8002e0a <MCAL_GPIO_Init+0x1e>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	3304      	adds	r3, #4
 8002e0a:	60fb      	str	r3, [r7, #12]
	*Reg_Config &= ~(0xF << Get_Pos_CRLH(PinConfig->GPIO_PinNumber) );
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	881b      	ldrh	r3, [r3, #0]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7ff ff33 	bl	8002c7c <Get_Pos_CRLH>
 8002e16:	4603      	mov	r3, r0
 8002e18:	461a      	mov	r2, r3
 8002e1a:	230f      	movs	r3, #15
 8002e1c:	4093      	lsls	r3, r2
 8002e1e:	43da      	mvns	r2, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	401a      	ands	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	601a      	str	r2, [r3, #0]


	if(PinConfig->GPIO_Mode == GPIO_Mode_Out_push_pull ||  PinConfig->GPIO_Mode == GPIO_Mode_Out_Open_drain ||
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	d00b      	beq.n	8002e4a <MCAL_GPIO_Init+0x5e>
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	2b05      	cmp	r3, #5
 8002e38:	d007      	beq.n	8002e4a <MCAL_GPIO_Init+0x5e>
			PinConfig->GPIO_Mode == GPIO_Mode_Out_AF_push_pull ||  PinConfig->GPIO_Mode == GPIO_Mode_Out_AF_Open_drain )
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
	if(PinConfig->GPIO_Mode == GPIO_Mode_Out_push_pull ||  PinConfig->GPIO_Mode == GPIO_Mode_Out_Open_drain ||
 8002e3e:	2b06      	cmp	r3, #6
 8002e40:	d003      	beq.n	8002e4a <MCAL_GPIO_Init+0x5e>
			PinConfig->GPIO_Mode == GPIO_Mode_Out_AF_push_pull ||  PinConfig->GPIO_Mode == GPIO_Mode_Out_AF_Open_drain )
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b07      	cmp	r3, #7
 8002e48:	d117      	bne.n	8002e7a <MCAL_GPIO_Init+0x8e>
	{
		*Reg_Config |= (((((PinConfig->GPIO_Mode - 4) << 2) |(PinConfig->GPIO_Speed)) & (0x0F)) << Get_Pos_CRLH(PinConfig->GPIO_PinNumber));
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	3b04      	subs	r3, #4
 8002e50:	009a      	lsls	r2, r3, #2
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	f003 040f 	and.w	r4, r3, #15
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	881b      	ldrh	r3, [r3, #0]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff ff0b 	bl	8002c7c <Get_Pos_CRLH>
 8002e66:	4603      	mov	r3, r0
 8002e68:	fa04 f203 	lsl.w	r2, r4, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	431a      	orrs	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	bf00      	nop

		}

	}

}
 8002e78:	e058      	b.n	8002f2c <MCAL_GPIO_Init+0x140>
		if(PinConfig->GPIO_Mode == GPIO_Mode_Inp_pull_up )
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d11c      	bne.n	8002ebc <MCAL_GPIO_Init+0xd0>
			GPIOx->ODR |= PinConfig->GPIO_PinNumber;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	683a      	ldr	r2, [r7, #0]
 8002e88:	8812      	ldrh	r2, [r2, #0]
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	60da      	str	r2, [r3, #12]
			*Reg_Config |= (((((PinConfig->GPIO_Mode) << 2) |(PinConfig->GPIO_Speed)) & (0x0F)) << Get_Pos_CRLH(PinConfig->GPIO_PinNumber));
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	009a      	lsls	r2, r3, #2
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	f003 040f 	and.w	r4, r3, #15
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	881b      	ldrh	r3, [r3, #0]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff fee9 	bl	8002c7c <Get_Pos_CRLH>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	fa04 f203 	lsl.w	r2, r4, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	601a      	str	r2, [r3, #0]
}
 8002eba:	e037      	b.n	8002f2c <MCAL_GPIO_Init+0x140>
		else if (PinConfig->GPIO_Mode == GPIO_Mode_Inp_pull_down)
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	2b03      	cmp	r3, #3
 8002ec2:	d11e      	bne.n	8002f02 <MCAL_GPIO_Init+0x116>
			GPIOx->ODR &= ~(PinConfig->GPIO_PinNumber) ;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	8812      	ldrh	r2, [r2, #0]
 8002ecc:	43d2      	mvns	r2, r2
 8002ece:	401a      	ands	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	60da      	str	r2, [r3, #12]
			*Reg_Config |= (((((PinConfig->GPIO_Mode - 1) << 2) |(PinConfig->GPIO_Speed)) & (0x0F)) << Get_Pos_CRLH(PinConfig->GPIO_PinNumber));
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	009a      	lsls	r2, r3, #2
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	f003 040f 	and.w	r4, r3, #15
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	881b      	ldrh	r3, [r3, #0]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff fec6 	bl	8002c7c <Get_Pos_CRLH>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	fa04 f203 	lsl.w	r2, r4, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	431a      	orrs	r2, r3
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	601a      	str	r2, [r3, #0]
}
 8002f00:	e014      	b.n	8002f2c <MCAL_GPIO_Init+0x140>
			*Reg_Config |= (((((PinConfig->GPIO_Mode) << 2) |(PinConfig->GPIO_Speed)) & (0x0F)) << Get_Pos_CRLH(PinConfig->GPIO_PinNumber));
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	009a      	lsls	r2, r3, #2
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	f003 040f 	and.w	r4, r3, #15
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	881b      	ldrh	r3, [r3, #0]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7ff feb0 	bl	8002c7c <Get_Pos_CRLH>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	fa04 f203 	lsl.w	r2, r4, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	431a      	orrs	r2, r3
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	601a      	str	r2, [r3, #0]
}
 8002f2c:	bf00      	nop
 8002f2e:	3714      	adds	r7, #20
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd90      	pop	{r4, r7, pc}

08002f34 <MCAL_GPIO_ReadPin>:
 * @param [in] - PinNumber >>>>>> based on @ref GPIO_PINS_Define in header of gpio,
 * @retval -State of Pin, 0 or 1
 * Note-..........................................................
 */
uint8_t  MCAL_GPIO_ReadPin(GPIO_TypedDef* GPIOx,uint16_t PinNumber )
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	807b      	strh	r3, [r7, #2]
	if((GPIOx->IDR & PinNumber) != (uint32_t)GPIO_PIN_RESET) return (uint8_t)GPIO_PIN_SET;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	887b      	ldrh	r3, [r7, #2]
 8002f46:	4013      	ands	r3, r2
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d001      	beq.n	8002f50 <MCAL_GPIO_ReadPin+0x1c>
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e000      	b.n	8002f52 <MCAL_GPIO_ReadPin+0x1e>
	else return (uint8_t)GPIO_PIN_RESET;
 8002f50:	2300      	movs	r3, #0

}
 8002f52:	4618      	mov	r0, r3
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bc80      	pop	{r7}
 8002f5a:	4770      	bx	lr

08002f5c <MCAL_GPIO_WritePin>:
 * @param [in] - Set "Value" which is 0 or 1,
 * @retval -NOT......
 * Note-..........................................................
 */
void MCAL_GPIO_WritePin(GPIO_TypedDef* GPIOx,uint16_t PinNumber , uint8_t Value)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	460b      	mov	r3, r1
 8002f66:	807b      	strh	r3, [r7, #2]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	707b      	strb	r3, [r7, #1]

	if(Value == (uint8_t) GPIO_PIN_SET)
 8002f6c:	787b      	ldrb	r3, [r7, #1]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d103      	bne.n	8002f7a <MCAL_GPIO_WritePin+0x1e>
	{
		//Bits 15:0 BSy: Port x Set bit y (y= 0 .. 15), you do not need any or "|" with Atomic Bit Register BSRR
		GPIOx->BSRR = (uint32_t)PinNumber;
 8002f72:	887a      	ldrh	r2, [r7, #2]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	611a      	str	r2, [r3, #16]
	else
	{
		//Bits 31:16 BRy: Port x Reset bit y (y= 0 .. 15),  you do not need any or "|" with Atomic Bit Register BSRR
		GPIOx->BSRR = (uint32_t)(PinNumber << 16);
	}
}
 8002f78:	e003      	b.n	8002f82 <MCAL_GPIO_WritePin+0x26>
		GPIOx->BSRR = (uint32_t)(PinNumber << 16);
 8002f7a:	887b      	ldrh	r3, [r7, #2]
 8002f7c:	041a      	lsls	r2, r3, #16
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	611a      	str	r2, [r3, #16]
}
 8002f82:	bf00      	nop
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bc80      	pop	{r7}
 8002f8a:	4770      	bx	lr

08002f8c <MCAL_GPIO_TogglePin>:
 * @param [in] - PinNumber >>>>>> based on @ref GPIO_PINS_Define in header of gpio,
 * @retval -Not
 * Note-..........................................................
 */
void MCAL_GPIO_TogglePin(GPIO_TypedDef* GPIOx,uint16_t PinNumber)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	460b      	mov	r3, r1
 8002f96:	807b      	strh	r3, [r7, #2]
	GPIOx->ODR ^= (uint32_t)PinNumber;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	68da      	ldr	r2, [r3, #12]
 8002f9c:	887b      	ldrh	r3, [r7, #2]
 8002f9e:	405a      	eors	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	60da      	str	r2, [r3, #12]
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bc80      	pop	{r7}
 8002fac:	4770      	bx	lr
	...

08002fb0 <TIM_EnableClock>:

/**
 * @brief Enable clock for the specified timer
 * @param TIMx: Timer instance
 */
static void TIM_EnableClock(TIM_TypeDef* TIMx) {
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
    if (TIMx == TIM1) {
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a17      	ldr	r2, [pc, #92]	@ (8003018 <TIM_EnableClock+0x68>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d106      	bne.n	8002fce <TIM_EnableClock+0x1e>
        RCC->APB2ENR |= (1 << 11); // TIM1 clock enable
 8002fc0:	4b16      	ldr	r3, [pc, #88]	@ (800301c <TIM_EnableClock+0x6c>)
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	4a15      	ldr	r2, [pc, #84]	@ (800301c <TIM_EnableClock+0x6c>)
 8002fc6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002fca:	6193      	str	r3, [r2, #24]
    } else if (TIMx == TIM3) {
        RCC->APB1ENR |= (1 << 1);  // TIM3 clock enable
    } else if (TIMx == TIM4) {
        RCC->APB1ENR |= (1 << 2);  // TIM4 clock enable
    }
}
 8002fcc:	e01f      	b.n	800300e <TIM_EnableClock+0x5e>
    } else if (TIMx == TIM2) {
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fd4:	d106      	bne.n	8002fe4 <TIM_EnableClock+0x34>
        RCC->APB1ENR |= (1 << 0);  // TIM2 clock enable
 8002fd6:	4b11      	ldr	r3, [pc, #68]	@ (800301c <TIM_EnableClock+0x6c>)
 8002fd8:	69db      	ldr	r3, [r3, #28]
 8002fda:	4a10      	ldr	r2, [pc, #64]	@ (800301c <TIM_EnableClock+0x6c>)
 8002fdc:	f043 0301 	orr.w	r3, r3, #1
 8002fe0:	61d3      	str	r3, [r2, #28]
}
 8002fe2:	e014      	b.n	800300e <TIM_EnableClock+0x5e>
    } else if (TIMx == TIM3) {
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a0e      	ldr	r2, [pc, #56]	@ (8003020 <TIM_EnableClock+0x70>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d106      	bne.n	8002ffa <TIM_EnableClock+0x4a>
        RCC->APB1ENR |= (1 << 1);  // TIM3 clock enable
 8002fec:	4b0b      	ldr	r3, [pc, #44]	@ (800301c <TIM_EnableClock+0x6c>)
 8002fee:	69db      	ldr	r3, [r3, #28]
 8002ff0:	4a0a      	ldr	r2, [pc, #40]	@ (800301c <TIM_EnableClock+0x6c>)
 8002ff2:	f043 0302 	orr.w	r3, r3, #2
 8002ff6:	61d3      	str	r3, [r2, #28]
}
 8002ff8:	e009      	b.n	800300e <TIM_EnableClock+0x5e>
    } else if (TIMx == TIM4) {
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a09      	ldr	r2, [pc, #36]	@ (8003024 <TIM_EnableClock+0x74>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d105      	bne.n	800300e <TIM_EnableClock+0x5e>
        RCC->APB1ENR |= (1 << 2);  // TIM4 clock enable
 8003002:	4b06      	ldr	r3, [pc, #24]	@ (800301c <TIM_EnableClock+0x6c>)
 8003004:	69db      	ldr	r3, [r3, #28]
 8003006:	4a05      	ldr	r2, [pc, #20]	@ (800301c <TIM_EnableClock+0x6c>)
 8003008:	f043 0304 	orr.w	r3, r3, #4
 800300c:	61d3      	str	r3, [r2, #28]
}
 800300e:	bf00      	nop
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	bc80      	pop	{r7}
 8003016:	4770      	bx	lr
 8003018:	40012c00 	.word	0x40012c00
 800301c:	40021000 	.word	0x40021000
 8003020:	40000400 	.word	0x40000400
 8003024:	40000800 	.word	0x40000800

08003028 <TIM_GetIndex>:
/**
 * @brief Get timer index for array indexing
 * @param TIMx: Timer instance
 * @return Timer index (0-7) or 0 if not found
 */
static uint8_t TIM_GetIndex(TIM_TypeDef* TIMx) {
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
    if (TIMx == TIM1) return 0;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4a0e      	ldr	r2, [pc, #56]	@ (800306c <TIM_GetIndex+0x44>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d101      	bne.n	800303c <TIM_GetIndex+0x14>
 8003038:	2300      	movs	r3, #0
 800303a:	e012      	b.n	8003062 <TIM_GetIndex+0x3a>
    else if (TIMx == TIM2) return 1;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003042:	d101      	bne.n	8003048 <TIM_GetIndex+0x20>
 8003044:	2301      	movs	r3, #1
 8003046:	e00c      	b.n	8003062 <TIM_GetIndex+0x3a>
    else if (TIMx == TIM3) return 2;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4a09      	ldr	r2, [pc, #36]	@ (8003070 <TIM_GetIndex+0x48>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d101      	bne.n	8003054 <TIM_GetIndex+0x2c>
 8003050:	2302      	movs	r3, #2
 8003052:	e006      	b.n	8003062 <TIM_GetIndex+0x3a>
    else if (TIMx == TIM4) return 3;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a07      	ldr	r2, [pc, #28]	@ (8003074 <TIM_GetIndex+0x4c>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d101      	bne.n	8003060 <TIM_GetIndex+0x38>
 800305c:	2303      	movs	r3, #3
 800305e:	e000      	b.n	8003062 <TIM_GetIndex+0x3a>
    else return 0; // Default to 0 if not found
 8003060:	2300      	movs	r3, #0
}
 8003062:	4618      	mov	r0, r3
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	bc80      	pop	{r7}
 800306a:	4770      	bx	lr
 800306c:	40012c00 	.word	0x40012c00
 8003070:	40000400 	.word	0x40000400
 8003074:	40000800 	.word	0x40000800

08003078 <MCAL_TIM_Base_Init>:

/**
 * @brief Initialize timer base functionality
 * @param TIM_Config: Timer configuration struct
 */
void MCAL_TIM_Base_Init(TIM_TimeBase_Config_t* TIM_Config) {
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
    TIM_TypeDef* TIMx = TIM_Config->TIMx;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	60fb      	str	r3, [r7, #12]
    
    // Enable timer clock
    TIM_EnableClock(TIMx);
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f7ff ff92 	bl	8002fb0 <TIM_EnableClock>
    
    // Set prescaler
    TIMx->PSC = TIM_Config->Prescaler;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	889b      	ldrh	r3, [r3, #4]
 8003090:	461a      	mov	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	629a      	str	r2, [r3, #40]	@ 0x28
    
    // Set auto-reload value (period)
    TIMx->ARR = TIM_Config->Period;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	689a      	ldr	r2, [r3, #8]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    // Set repetition counter (for advanced timers like TIM1)
    if (TIMx == TIM1) {
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	4a11      	ldr	r2, [pc, #68]	@ (80030e8 <MCAL_TIM_Base_Init+0x70>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d104      	bne.n	80030b0 <MCAL_TIM_Base_Init+0x38>
        TIMx->RCR = TIM_Config->RepetitionCounter;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	7b9b      	ldrb	r3, [r3, #14]
 80030aa:	461a      	mov	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    // Set counter mode and clock division
    TIMx->CR1 &= ~(0x03F0); // Clear counter mode and clock division bits
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f423 727c 	bic.w	r2, r3, #1008	@ 0x3f0
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	601a      	str	r2, [r3, #0]
    TIMx->CR1 |= (TIM_Config->CounterMode | TIM_Config->ClockDivision);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	88d1      	ldrh	r1, [r2, #6]
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	8992      	ldrh	r2, [r2, #12]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	b292      	uxth	r2, r2
 80030cc:	431a      	orrs	r2, r3
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	601a      	str	r2, [r3, #0]
    
    // Generate update event to load new values
    TIMx->EGR |= 0x01;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	695b      	ldr	r3, [r3, #20]
 80030d6:	f043 0201 	orr.w	r2, r3, #1
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	615a      	str	r2, [r3, #20]
}
 80030de:	bf00      	nop
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	40012c00 	.word	0x40012c00

080030ec <MCAL_TIM_Base_Start>:

/**
 * @brief Start timer counter
 * @param TIMx: Timer instance
 */
void MCAL_TIM_Base_Start(TIM_TypeDef* TIMx) {
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
    // Enable counter
    TIMx->CR1 |= 0x01;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f043 0201 	orr.w	r2, r3, #1
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	601a      	str	r2, [r3, #0]
}
 8003100:	bf00      	nop
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	bc80      	pop	{r7}
 8003108:	4770      	bx	lr

0800310a <MCAL_TIM_Base_SetCounter>:
/**
 * @brief Set timer counter value
 * @param TIMx: Timer instance
 * @param Counter: Counter value
 */
void MCAL_TIM_Base_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter) {
 800310a:	b480      	push	{r7}
 800310c:	b083      	sub	sp, #12
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
 8003112:	6039      	str	r1, [r7, #0]
    TIMx->CNT = Counter;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	683a      	ldr	r2, [r7, #0]
 8003118:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800311a:	bf00      	nop
 800311c:	370c      	adds	r7, #12
 800311e:	46bd      	mov	sp, r7
 8003120:	bc80      	pop	{r7}
 8003122:	4770      	bx	lr

08003124 <MCAL_TIM_Base_GetCounter>:
/**
 * @brief Get timer counter value
 * @param TIMx: Timer instance
 * @return Current counter value
 */
uint32_t MCAL_TIM_Base_GetCounter(TIM_TypeDef* TIMx) {
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
    return TIMx->CNT;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8003130:	4618      	mov	r0, r3
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	bc80      	pop	{r7}
 8003138:	4770      	bx	lr
	...

0800313c <MCAL_TIM_PWM_Init>:
 * @brief Initialize PWM mode for a channel
 * @param TIMx: Timer instance
 * @param Channel: Timer channel
 * @param PWM_Config: PWM configuration struct
 */
void MCAL_TIM_PWM_Init(TIM_TypeDef* TIMx, uint16_t Channel, TIM_OC_Config_t* PWM_Config) {
 800313c:	b480      	push	{r7}
 800313e:	b085      	sub	sp, #20
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	460b      	mov	r3, r1
 8003146:	607a      	str	r2, [r7, #4]
 8003148:	817b      	strh	r3, [r7, #10]
    // Configure the channel based on channel number
    switch (Channel) {
 800314a:	897b      	ldrh	r3, [r7, #10]
 800314c:	2b0c      	cmp	r3, #12
 800314e:	f200 8142 	bhi.w	80033d6 <MCAL_TIM_PWM_Init+0x29a>
 8003152:	a201      	add	r2, pc, #4	@ (adr r2, 8003158 <MCAL_TIM_PWM_Init+0x1c>)
 8003154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003158:	0800318d 	.word	0x0800318d
 800315c:	080033d7 	.word	0x080033d7
 8003160:	080033d7 	.word	0x080033d7
 8003164:	080033d7 	.word	0x080033d7
 8003168:	08003227 	.word	0x08003227
 800316c:	080033d7 	.word	0x080033d7
 8003170:	080033d7 	.word	0x080033d7
 8003174:	080033d7 	.word	0x080033d7
 8003178:	080032c1 	.word	0x080032c1
 800317c:	080033d7 	.word	0x080033d7
 8003180:	080033d7 	.word	0x080033d7
 8003184:	080033d7 	.word	0x080033d7
 8003188:	08003359 	.word	0x08003359
        case TIM_CHANNEL_1:
            // Clear the old configuration
            TIMx->CCMR1 &= ~(0xFF << 0);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	619a      	str	r2, [r3, #24]
            // Set PWM mode and preload enable
            TIMx->CCMR1 |= (PWM_Config->OCMode << 4) | (1 << 3);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	699a      	ldr	r2, [r3, #24]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	881b      	ldrh	r3, [r3, #0]
 80031a0:	011b      	lsls	r3, r3, #4
 80031a2:	4313      	orrs	r3, r2
 80031a4:	f043 0208 	orr.w	r2, r3, #8
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	619a      	str	r2, [r3, #24]
            // Set output polarity
            TIMx->CCER &= ~(0x3 << 0);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6a1b      	ldr	r3, [r3, #32]
 80031b0:	f023 0203 	bic.w	r2, r3, #3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	621a      	str	r2, [r3, #32]
            TIMx->CCER |= (PWM_Config->OCPolarity << 1);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6a1a      	ldr	r2, [r3, #32]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	889b      	ldrh	r3, [r3, #4]
 80031c0:	005b      	lsls	r3, r3, #1
 80031c2:	431a      	orrs	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	621a      	str	r2, [r3, #32]
            // Set pulse width
            TIMx->CCR1 = PWM_Config->Pulse;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	885b      	ldrh	r3, [r3, #2]
 80031cc:	461a      	mov	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	635a      	str	r2, [r3, #52]	@ 0x34
            
            // For advanced timers (TIM1)
            if (TIMx == TIM1) {
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	4a87      	ldr	r2, [pc, #540]	@ (80033f4 <MCAL_TIM_PWM_Init+0x2b8>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	f040 80f6 	bne.w	80033c8 <MCAL_TIM_PWM_Init+0x28c>
                // Set complementary output polarity and idle states
                TIMx->CCER &= ~(0x3 << 2);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6a1b      	ldr	r3, [r3, #32]
 80031e0:	f023 020c 	bic.w	r2, r3, #12
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	621a      	str	r2, [r3, #32]
                TIMx->CCER |= (PWM_Config->OCNPolarity << 3);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6a1a      	ldr	r2, [r3, #32]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	88db      	ldrh	r3, [r3, #6]
 80031f0:	00db      	lsls	r3, r3, #3
 80031f2:	431a      	orrs	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	621a      	str	r2, [r3, #32]
                TIMx->CR2 &= ~(0x3 << 0);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f023 0203 	bic.w	r2, r3, #3
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	605a      	str	r2, [r3, #4]
                TIMx->CR2 |= ((PWM_Config->OCIdleState >> 8) << 0) | ((PWM_Config->OCNIdleState >> 9) << 2);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	8912      	ldrh	r2, [r2, #8]
 800320c:	0a12      	lsrs	r2, r2, #8
 800320e:	b292      	uxth	r2, r2
 8003210:	4611      	mov	r1, r2
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	8952      	ldrh	r2, [r2, #10]
 8003216:	0a52      	lsrs	r2, r2, #9
 8003218:	b292      	uxth	r2, r2
 800321a:	0092      	lsls	r2, r2, #2
 800321c:	430a      	orrs	r2, r1
 800321e:	431a      	orrs	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	605a      	str	r2, [r3, #4]
            }
            break;
 8003224:	e0d0      	b.n	80033c8 <MCAL_TIM_PWM_Init+0x28c>
            
        case TIM_CHANNEL_2:
            // Clear the old configuration
            TIMx->CCMR1 &= ~(0xFF << 8);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	619a      	str	r2, [r3, #24]
            // Set PWM mode and preload enable
            TIMx->CCMR1 |= (PWM_Config->OCMode << 12) | (1 << 11);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	699a      	ldr	r2, [r3, #24]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	881b      	ldrh	r3, [r3, #0]
 800323a:	031b      	lsls	r3, r3, #12
 800323c:	4313      	orrs	r3, r2
 800323e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	619a      	str	r2, [r3, #24]
            // Set output polarity
            TIMx->CCER &= ~(0x3 << 4);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	621a      	str	r2, [r3, #32]
            TIMx->CCER |= (PWM_Config->OCPolarity << 5);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6a1a      	ldr	r2, [r3, #32]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	889b      	ldrh	r3, [r3, #4]
 800325a:	015b      	lsls	r3, r3, #5
 800325c:	431a      	orrs	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	621a      	str	r2, [r3, #32]
            // Set pulse width
            TIMx->CCR2 = PWM_Config->Pulse;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	885b      	ldrh	r3, [r3, #2]
 8003266:	461a      	mov	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	639a      	str	r2, [r3, #56]	@ 0x38
            
            // For advanced timers (TIM1)
            if (TIMx == TIM1) {
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	4a61      	ldr	r2, [pc, #388]	@ (80033f4 <MCAL_TIM_PWM_Init+0x2b8>)
 8003270:	4293      	cmp	r3, r2
 8003272:	f040 80ab 	bne.w	80033cc <MCAL_TIM_PWM_Init+0x290>
                // Set complementary output polarity and idle states
                TIMx->CCER &= ~(0x3 << 6);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6a1b      	ldr	r3, [r3, #32]
 800327a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	621a      	str	r2, [r3, #32]
                TIMx->CCER |= (PWM_Config->OCNPolarity << 7);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	6a1a      	ldr	r2, [r3, #32]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	88db      	ldrh	r3, [r3, #6]
 800328a:	01db      	lsls	r3, r3, #7
 800328c:	431a      	orrs	r2, r3
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	621a      	str	r2, [r3, #32]
                TIMx->CR2 &= ~(0x3 << 4);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	605a      	str	r2, [r3, #4]
                TIMx->CR2 |= ((PWM_Config->OCIdleState >> 8) << 4) | ((PWM_Config->OCNIdleState >> 9) << 6);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	8912      	ldrh	r2, [r2, #8]
 80032a6:	0a12      	lsrs	r2, r2, #8
 80032a8:	b292      	uxth	r2, r2
 80032aa:	0111      	lsls	r1, r2, #4
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	8952      	ldrh	r2, [r2, #10]
 80032b0:	0a52      	lsrs	r2, r2, #9
 80032b2:	b292      	uxth	r2, r2
 80032b4:	0192      	lsls	r2, r2, #6
 80032b6:	430a      	orrs	r2, r1
 80032b8:	431a      	orrs	r2, r3
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	605a      	str	r2, [r3, #4]
            }
            break;
 80032be:	e085      	b.n	80033cc <MCAL_TIM_PWM_Init+0x290>
            
        case TIM_CHANNEL_3:
            // Clear the old configuration
            TIMx->CCMR2 &= ~(0xFF << 0);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	69db      	ldr	r3, [r3, #28]
 80032c4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	61da      	str	r2, [r3, #28]
            // Set PWM mode and preload enable
            TIMx->CCMR2 |= (PWM_Config->OCMode << 4) | (1 << 3);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	69da      	ldr	r2, [r3, #28]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	881b      	ldrh	r3, [r3, #0]
 80032d4:	011b      	lsls	r3, r3, #4
 80032d6:	4313      	orrs	r3, r2
 80032d8:	f043 0208 	orr.w	r2, r3, #8
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	61da      	str	r2, [r3, #28]
            // Set output polarity
            TIMx->CCER &= ~(0x3 << 8);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	621a      	str	r2, [r3, #32]
            TIMx->CCER |= (PWM_Config->OCPolarity << 9);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6a1a      	ldr	r2, [r3, #32]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	889b      	ldrh	r3, [r3, #4]
 80032f4:	025b      	lsls	r3, r3, #9
 80032f6:	431a      	orrs	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	621a      	str	r2, [r3, #32]
            // Set pulse width
            TIMx->CCR3 = PWM_Config->Pulse;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	885b      	ldrh	r3, [r3, #2]
 8003300:	461a      	mov	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	63da      	str	r2, [r3, #60]	@ 0x3c
            
            // For advanced timers (TIM1)
            if (TIMx == TIM1) {
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	4a3a      	ldr	r2, [pc, #232]	@ (80033f4 <MCAL_TIM_PWM_Init+0x2b8>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d160      	bne.n	80033d0 <MCAL_TIM_PWM_Init+0x294>
                // Set complementary output polarity and idle states
                TIMx->CCER &= ~(0x3 << 10);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6a1b      	ldr	r3, [r3, #32]
 8003312:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	621a      	str	r2, [r3, #32]
                TIMx->CCER |= (PWM_Config->OCNPolarity << 11);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6a1a      	ldr	r2, [r3, #32]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	88db      	ldrh	r3, [r3, #6]
 8003322:	02db      	lsls	r3, r3, #11
 8003324:	431a      	orrs	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	621a      	str	r2, [r3, #32]
                TIMx->CR2 &= ~(0x3 << 8);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	605a      	str	r2, [r3, #4]
                TIMx->CR2 |= ((PWM_Config->OCIdleState >> 8) << 8) | ((PWM_Config->OCNIdleState >> 9) << 10);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	8912      	ldrh	r2, [r2, #8]
 800333e:	0a12      	lsrs	r2, r2, #8
 8003340:	b292      	uxth	r2, r2
 8003342:	0211      	lsls	r1, r2, #8
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	8952      	ldrh	r2, [r2, #10]
 8003348:	0a52      	lsrs	r2, r2, #9
 800334a:	b292      	uxth	r2, r2
 800334c:	0292      	lsls	r2, r2, #10
 800334e:	430a      	orrs	r2, r1
 8003350:	431a      	orrs	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	605a      	str	r2, [r3, #4]
            }
            break;
 8003356:	e03b      	b.n	80033d0 <MCAL_TIM_PWM_Init+0x294>
            
        case TIM_CHANNEL_4:
            // Clear the old configuration
            TIMx->CCMR2 &= ~(0xFF << 8);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	69db      	ldr	r3, [r3, #28]
 800335c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	61da      	str	r2, [r3, #28]
            // Set PWM mode and preload enable
            TIMx->CCMR2 |= (PWM_Config->OCMode << 12) | (1 << 11);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	69da      	ldr	r2, [r3, #28]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	881b      	ldrh	r3, [r3, #0]
 800336c:	031b      	lsls	r3, r3, #12
 800336e:	4313      	orrs	r3, r2
 8003370:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	61da      	str	r2, [r3, #28]
            // Set output polarity
            TIMx->CCER &= ~(0x3 << 12);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6a1b      	ldr	r3, [r3, #32]
 800337c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	621a      	str	r2, [r3, #32]
            TIMx->CCER |= (PWM_Config->OCPolarity << 13);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6a1a      	ldr	r2, [r3, #32]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	889b      	ldrh	r3, [r3, #4]
 800338c:	035b      	lsls	r3, r3, #13
 800338e:	431a      	orrs	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	621a      	str	r2, [r3, #32]
            // Set pulse width
            TIMx->CCR4 = PWM_Config->Pulse;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	885b      	ldrh	r3, [r3, #2]
 8003398:	461a      	mov	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	641a      	str	r2, [r3, #64]	@ 0x40
            
            // For advanced timers (TIM1)
            if (TIMx == TIM1) {
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	4a14      	ldr	r2, [pc, #80]	@ (80033f4 <MCAL_TIM_PWM_Init+0x2b8>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d116      	bne.n	80033d4 <MCAL_TIM_PWM_Init+0x298>
                // No complementary output for Channel 4, only idle state
                TIMx->CR2 &= ~(0x1 << 12);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	605a      	str	r2, [r3, #4]
                TIMx->CR2 |= ((PWM_Config->OCIdleState >> 8) << 12);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	685a      	ldr	r2, [r3, #4]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	891b      	ldrh	r3, [r3, #8]
 80033ba:	0a1b      	lsrs	r3, r3, #8
 80033bc:	b29b      	uxth	r3, r3
 80033be:	031b      	lsls	r3, r3, #12
 80033c0:	431a      	orrs	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	605a      	str	r2, [r3, #4]
            }
            break;
 80033c6:	e005      	b.n	80033d4 <MCAL_TIM_PWM_Init+0x298>
            break;
 80033c8:	bf00      	nop
 80033ca:	e004      	b.n	80033d6 <MCAL_TIM_PWM_Init+0x29a>
            break;
 80033cc:	bf00      	nop
 80033ce:	e002      	b.n	80033d6 <MCAL_TIM_PWM_Init+0x29a>
            break;
 80033d0:	bf00      	nop
 80033d2:	e000      	b.n	80033d6 <MCAL_TIM_PWM_Init+0x29a>
            break;
 80033d4:	bf00      	nop
    }
    
    // For TIM1, enable Main Output
    if (TIMx == TIM1) {
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	4a06      	ldr	r2, [pc, #24]	@ (80033f4 <MCAL_TIM_PWM_Init+0x2b8>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d105      	bne.n	80033ea <MCAL_TIM_PWM_Init+0x2ae>
        TIMx->BDTR |= (1 << 15); // MOE: Main Output Enable
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033e2:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }
}
 80033ea:	bf00      	nop
 80033ec:	3714      	adds	r7, #20
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bc80      	pop	{r7}
 80033f2:	4770      	bx	lr
 80033f4:	40012c00 	.word	0x40012c00

080033f8 <MCAL_TIM_PWM_Start>:
/**
 * @brief Start PWM signal generation
 * @param TIMx: Timer instance
 * @param Channel: Timer channel
 */
void MCAL_TIM_PWM_Start(TIM_TypeDef* TIMx, uint16_t Channel) {
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	460b      	mov	r3, r1
 8003402:	807b      	strh	r3, [r7, #2]
    // Enable the corresponding output
    uint8_t shift = (Channel / 4) * 4; // 0, 4, 8, or 12
 8003404:	887b      	ldrh	r3, [r7, #2]
 8003406:	089b      	lsrs	r3, r3, #2
 8003408:	b29b      	uxth	r3, r3
 800340a:	b2db      	uxtb	r3, r3
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	73fb      	strb	r3, [r7, #15]
    TIMx->CCER |= (1 << shift);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	7bfa      	ldrb	r2, [r7, #15]
 8003416:	2101      	movs	r1, #1
 8003418:	fa01 f202 	lsl.w	r2, r1, r2
 800341c:	431a      	orrs	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	621a      	str	r2, [r3, #32]
    
    // Start the timer if not already started
    MCAL_TIM_Base_Start(TIMx);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f7ff fe62 	bl	80030ec <MCAL_TIM_Base_Start>
}
 8003428:	bf00      	nop
 800342a:	3710      	adds	r7, #16
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <MCAL_TIM_PWM_SetDutyCycle>:
 * @brief Set PWM duty cycle
 * @param TIMx: Timer instance
 * @param Channel: Timer channel
 * @param DutyCycle: Duty cycle value (0-100%)
 */
void MCAL_TIM_PWM_SetDutyCycle(TIM_TypeDef* TIMx, uint16_t Channel, uint16_t DutyCycle) {
 8003430:	b480      	push	{r7}
 8003432:	b085      	sub	sp, #20
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	460b      	mov	r3, r1
 800343a:	807b      	strh	r3, [r7, #2]
 800343c:	4613      	mov	r3, r2
 800343e:	803b      	strh	r3, [r7, #0]
    uint32_t pulse = ((TIMx->ARR + 1) * DutyCycle) / 100;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003444:	3301      	adds	r3, #1
 8003446:	883a      	ldrh	r2, [r7, #0]
 8003448:	fb02 f303 	mul.w	r3, r2, r3
 800344c:	4a1d      	ldr	r2, [pc, #116]	@ (80034c4 <MCAL_TIM_PWM_SetDutyCycle+0x94>)
 800344e:	fba2 2303 	umull	r2, r3, r2, r3
 8003452:	095b      	lsrs	r3, r3, #5
 8003454:	60fb      	str	r3, [r7, #12]
    
    // Set pulse width based on channel
    switch (Channel) {
 8003456:	887b      	ldrh	r3, [r7, #2]
 8003458:	2b0c      	cmp	r3, #12
 800345a:	d82d      	bhi.n	80034b8 <MCAL_TIM_PWM_SetDutyCycle+0x88>
 800345c:	a201      	add	r2, pc, #4	@ (adr r2, 8003464 <MCAL_TIM_PWM_SetDutyCycle+0x34>)
 800345e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003462:	bf00      	nop
 8003464:	08003499 	.word	0x08003499
 8003468:	080034b9 	.word	0x080034b9
 800346c:	080034b9 	.word	0x080034b9
 8003470:	080034b9 	.word	0x080034b9
 8003474:	080034a1 	.word	0x080034a1
 8003478:	080034b9 	.word	0x080034b9
 800347c:	080034b9 	.word	0x080034b9
 8003480:	080034b9 	.word	0x080034b9
 8003484:	080034a9 	.word	0x080034a9
 8003488:	080034b9 	.word	0x080034b9
 800348c:	080034b9 	.word	0x080034b9
 8003490:	080034b9 	.word	0x080034b9
 8003494:	080034b1 	.word	0x080034b1
        case TIM_CHANNEL_1:
            TIMx->CCR1 = pulse;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 800349e:	e00b      	b.n	80034b8 <MCAL_TIM_PWM_SetDutyCycle+0x88>
        case TIM_CHANNEL_2:
            TIMx->CCR2 = pulse;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 80034a6:	e007      	b.n	80034b8 <MCAL_TIM_PWM_SetDutyCycle+0x88>
        case TIM_CHANNEL_3:
            TIMx->CCR3 = pulse;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 80034ae:	e003      	b.n	80034b8 <MCAL_TIM_PWM_SetDutyCycle+0x88>
        case TIM_CHANNEL_4:
            TIMx->CCR4 = pulse;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	641a      	str	r2, [r3, #64]	@ 0x40
            break;
 80034b6:	bf00      	nop
    }
}
 80034b8:	bf00      	nop
 80034ba:	3714      	adds	r7, #20
 80034bc:	46bd      	mov	sp, r7
 80034be:	bc80      	pop	{r7}
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	51eb851f 	.word	0x51eb851f

080034c8 <MCAL_TIM_EnableIT>:
/**
 * @brief Enable timer interrupt
 * @param TIMx: Timer instance
 * @param Interrupt: Interrupt type
 */
void MCAL_TIM_EnableIT(TIM_TypeDef* TIMx, uint16_t Interrupt) {
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	460b      	mov	r3, r1
 80034d2:	807b      	strh	r3, [r7, #2]
    // Enable the specified timer interrupt
    TIMx->DIER |= Interrupt;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68da      	ldr	r2, [r3, #12]
 80034d8:	887b      	ldrh	r3, [r7, #2]
 80034da:	431a      	orrs	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	60da      	str	r2, [r3, #12]
    
    // Enable the corresponding NVIC interrupt
    if (TIMx == TIM1) {
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4a1f      	ldr	r2, [pc, #124]	@ (8003560 <MCAL_TIM_EnableIT+0x98>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d116      	bne.n	8003516 <MCAL_TIM_EnableIT+0x4e>
        if (Interrupt & TIM_IT_UPDATE) {
 80034e8:	887b      	ldrh	r3, [r7, #2]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d005      	beq.n	80034fe <MCAL_TIM_EnableIT+0x36>
            NVIC_ISER0 |= (1 << 25); // TIM1 Update Interrupt
 80034f2:	4b1c      	ldr	r3, [pc, #112]	@ (8003564 <MCAL_TIM_EnableIT+0x9c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a1b      	ldr	r2, [pc, #108]	@ (8003564 <MCAL_TIM_EnableIT+0x9c>)
 80034f8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80034fc:	6013      	str	r3, [r2, #0]
        }
        if (Interrupt & (TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3 | TIM_IT_CC4)) {
 80034fe:	887b      	ldrh	r3, [r7, #2]
 8003500:	f003 031e 	and.w	r3, r3, #30
 8003504:	2b00      	cmp	r3, #0
 8003506:	d026      	beq.n	8003556 <MCAL_TIM_EnableIT+0x8e>
            NVIC_ISER0 |= (1 << 26); // TIM1 Capture Compare Interrupt
 8003508:	4b16      	ldr	r3, [pc, #88]	@ (8003564 <MCAL_TIM_EnableIT+0x9c>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a15      	ldr	r2, [pc, #84]	@ (8003564 <MCAL_TIM_EnableIT+0x9c>)
 800350e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003512:	6013      	str	r3, [r2, #0]
    } else if (TIMx == TIM3) {
        NVIC_ISER0 |= (1 << 29); // TIM3 Global Interrupt
    } else if (TIMx == TIM4) {
        NVIC_ISER0 |= (1 << 30); // TIM4 Global Interrupt
    }
}
 8003514:	e01f      	b.n	8003556 <MCAL_TIM_EnableIT+0x8e>
    } else if (TIMx == TIM2) {
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800351c:	d106      	bne.n	800352c <MCAL_TIM_EnableIT+0x64>
        NVIC_ISER0 |= (1 << 28); // TIM2 Global Interrupt
 800351e:	4b11      	ldr	r3, [pc, #68]	@ (8003564 <MCAL_TIM_EnableIT+0x9c>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a10      	ldr	r2, [pc, #64]	@ (8003564 <MCAL_TIM_EnableIT+0x9c>)
 8003524:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003528:	6013      	str	r3, [r2, #0]
}
 800352a:	e014      	b.n	8003556 <MCAL_TIM_EnableIT+0x8e>
    } else if (TIMx == TIM3) {
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a0e      	ldr	r2, [pc, #56]	@ (8003568 <MCAL_TIM_EnableIT+0xa0>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d106      	bne.n	8003542 <MCAL_TIM_EnableIT+0x7a>
        NVIC_ISER0 |= (1 << 29); // TIM3 Global Interrupt
 8003534:	4b0b      	ldr	r3, [pc, #44]	@ (8003564 <MCAL_TIM_EnableIT+0x9c>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a0a      	ldr	r2, [pc, #40]	@ (8003564 <MCAL_TIM_EnableIT+0x9c>)
 800353a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800353e:	6013      	str	r3, [r2, #0]
}
 8003540:	e009      	b.n	8003556 <MCAL_TIM_EnableIT+0x8e>
    } else if (TIMx == TIM4) {
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a09      	ldr	r2, [pc, #36]	@ (800356c <MCAL_TIM_EnableIT+0xa4>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d105      	bne.n	8003556 <MCAL_TIM_EnableIT+0x8e>
        NVIC_ISER0 |= (1 << 30); // TIM4 Global Interrupt
 800354a:	4b06      	ldr	r3, [pc, #24]	@ (8003564 <MCAL_TIM_EnableIT+0x9c>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a05      	ldr	r2, [pc, #20]	@ (8003564 <MCAL_TIM_EnableIT+0x9c>)
 8003550:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003554:	6013      	str	r3, [r2, #0]
}
 8003556:	bf00      	nop
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	bc80      	pop	{r7}
 800355e:	4770      	bx	lr
 8003560:	40012c00 	.word	0x40012c00
 8003564:	e000e100 	.word	0xe000e100
 8003568:	40000400 	.word	0x40000400
 800356c:	40000800 	.word	0x40000800

08003570 <MCAL_TIM_SetUpdateCallback>:
/**
 * @brief Set callback function for timer update event
 * @param TIMx: Timer instance
 * @param Callback: Pointer to callback function
 */
void MCAL_TIM_SetUpdateCallback(TIM_TypeDef* TIMx, void (*Callback)(void)) {
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
    uint8_t timer_idx = TIM_GetIndex(TIMx);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f7ff fd54 	bl	8003028 <TIM_GetIndex>
 8003580:	4603      	mov	r3, r0
 8003582:	73fb      	strb	r3, [r7, #15]
    TIM_UpdateCallbacks[timer_idx] = Callback;
 8003584:	7bfb      	ldrb	r3, [r7, #15]
 8003586:	4904      	ldr	r1, [pc, #16]	@ (8003598 <MCAL_TIM_SetUpdateCallback+0x28>)
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800358e:	bf00      	nop
 8003590:	3710      	adds	r7, #16
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	200002b0 	.word	0x200002b0

0800359c <TIM1_UP_IRQHandler>:
    uint8_t channel_idx = TIM_GetChannelIndex(Channel);
    TIM_CaptureCompareCallbacks[timer_idx][channel_idx] = Callback;
}

// Timer Interrupt Handlers
void TIM1_UP_IRQHandler(void) {
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
    if (TIM1->SR & TIM_IT_UPDATE) {
 80035a0:	4b0a      	ldr	r3, [pc, #40]	@ (80035cc <TIM1_UP_IRQHandler+0x30>)
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	f003 0301 	and.w	r3, r3, #1
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00c      	beq.n	80035c6 <TIM1_UP_IRQHandler+0x2a>
        // Clear update interrupt flag
        TIM1->SR &= ~TIM_IT_UPDATE;
 80035ac:	4b07      	ldr	r3, [pc, #28]	@ (80035cc <TIM1_UP_IRQHandler+0x30>)
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	4a06      	ldr	r2, [pc, #24]	@ (80035cc <TIM1_UP_IRQHandler+0x30>)
 80035b2:	f023 0301 	bic.w	r3, r3, #1
 80035b6:	6113      	str	r3, [r2, #16]
        
        // Call user callback if registered
        if (TIM_UpdateCallbacks[0] != NULL) {
 80035b8:	4b05      	ldr	r3, [pc, #20]	@ (80035d0 <TIM1_UP_IRQHandler+0x34>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d002      	beq.n	80035c6 <TIM1_UP_IRQHandler+0x2a>
            TIM_UpdateCallbacks[0]();
 80035c0:	4b03      	ldr	r3, [pc, #12]	@ (80035d0 <TIM1_UP_IRQHandler+0x34>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4798      	blx	r3
        }
    }
}
 80035c6:	bf00      	nop
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	40012c00 	.word	0x40012c00
 80035d0:	200002b0 	.word	0x200002b0

080035d4 <TIM1_CC_IRQHandler>:

void TIM1_CC_IRQHandler(void) {
 80035d4:	b580      	push	{r7, lr}
 80035d6:	af00      	add	r7, sp, #0
    // Check for capture/compare interrupts
    if (TIM1->SR & TIM_IT_CC1) {
 80035d8:	4b26      	ldr	r3, [pc, #152]	@ (8003674 <TIM1_CC_IRQHandler+0xa0>)
 80035da:	691b      	ldr	r3, [r3, #16]
 80035dc:	f003 0302 	and.w	r3, r3, #2
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00c      	beq.n	80035fe <TIM1_CC_IRQHandler+0x2a>
        TIM1->SR &= ~TIM_IT_CC1;
 80035e4:	4b23      	ldr	r3, [pc, #140]	@ (8003674 <TIM1_CC_IRQHandler+0xa0>)
 80035e6:	691b      	ldr	r3, [r3, #16]
 80035e8:	4a22      	ldr	r2, [pc, #136]	@ (8003674 <TIM1_CC_IRQHandler+0xa0>)
 80035ea:	f023 0302 	bic.w	r3, r3, #2
 80035ee:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[0][0] != NULL) {
 80035f0:	4b21      	ldr	r3, [pc, #132]	@ (8003678 <TIM1_CC_IRQHandler+0xa4>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d002      	beq.n	80035fe <TIM1_CC_IRQHandler+0x2a>
            TIM_CaptureCompareCallbacks[0][0]();
 80035f8:	4b1f      	ldr	r3, [pc, #124]	@ (8003678 <TIM1_CC_IRQHandler+0xa4>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4798      	blx	r3
        }
    }
    if (TIM1->SR & TIM_IT_CC2) {
 80035fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003674 <TIM1_CC_IRQHandler+0xa0>)
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	f003 0304 	and.w	r3, r3, #4
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00c      	beq.n	8003624 <TIM1_CC_IRQHandler+0x50>
        TIM1->SR &= ~TIM_IT_CC2;
 800360a:	4b1a      	ldr	r3, [pc, #104]	@ (8003674 <TIM1_CC_IRQHandler+0xa0>)
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	4a19      	ldr	r2, [pc, #100]	@ (8003674 <TIM1_CC_IRQHandler+0xa0>)
 8003610:	f023 0304 	bic.w	r3, r3, #4
 8003614:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[0][1] != NULL) {
 8003616:	4b18      	ldr	r3, [pc, #96]	@ (8003678 <TIM1_CC_IRQHandler+0xa4>)
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d002      	beq.n	8003624 <TIM1_CC_IRQHandler+0x50>
            TIM_CaptureCompareCallbacks[0][1]();
 800361e:	4b16      	ldr	r3, [pc, #88]	@ (8003678 <TIM1_CC_IRQHandler+0xa4>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	4798      	blx	r3
        }
    }
    if (TIM1->SR & TIM_IT_CC3) {
 8003624:	4b13      	ldr	r3, [pc, #76]	@ (8003674 <TIM1_CC_IRQHandler+0xa0>)
 8003626:	691b      	ldr	r3, [r3, #16]
 8003628:	f003 0308 	and.w	r3, r3, #8
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00c      	beq.n	800364a <TIM1_CC_IRQHandler+0x76>
        TIM1->SR &= ~TIM_IT_CC3;
 8003630:	4b10      	ldr	r3, [pc, #64]	@ (8003674 <TIM1_CC_IRQHandler+0xa0>)
 8003632:	691b      	ldr	r3, [r3, #16]
 8003634:	4a0f      	ldr	r2, [pc, #60]	@ (8003674 <TIM1_CC_IRQHandler+0xa0>)
 8003636:	f023 0308 	bic.w	r3, r3, #8
 800363a:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[0][2] != NULL) {
 800363c:	4b0e      	ldr	r3, [pc, #56]	@ (8003678 <TIM1_CC_IRQHandler+0xa4>)
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d002      	beq.n	800364a <TIM1_CC_IRQHandler+0x76>
            TIM_CaptureCompareCallbacks[0][2]();
 8003644:	4b0c      	ldr	r3, [pc, #48]	@ (8003678 <TIM1_CC_IRQHandler+0xa4>)
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	4798      	blx	r3
        }
    }
    if (TIM1->SR & TIM_IT_CC4) {
 800364a:	4b0a      	ldr	r3, [pc, #40]	@ (8003674 <TIM1_CC_IRQHandler+0xa0>)
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	f003 0310 	and.w	r3, r3, #16
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00c      	beq.n	8003670 <TIM1_CC_IRQHandler+0x9c>
        TIM1->SR &= ~TIM_IT_CC4;
 8003656:	4b07      	ldr	r3, [pc, #28]	@ (8003674 <TIM1_CC_IRQHandler+0xa0>)
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	4a06      	ldr	r2, [pc, #24]	@ (8003674 <TIM1_CC_IRQHandler+0xa0>)
 800365c:	f023 0310 	bic.w	r3, r3, #16
 8003660:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[0][3] != NULL) {
 8003662:	4b05      	ldr	r3, [pc, #20]	@ (8003678 <TIM1_CC_IRQHandler+0xa4>)
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d002      	beq.n	8003670 <TIM1_CC_IRQHandler+0x9c>
            TIM_CaptureCompareCallbacks[0][3]();
 800366a:	4b03      	ldr	r3, [pc, #12]	@ (8003678 <TIM1_CC_IRQHandler+0xa4>)
 800366c:	68db      	ldr	r3, [r3, #12]
 800366e:	4798      	blx	r3
        }
    }
}
 8003670:	bf00      	nop
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40012c00 	.word	0x40012c00
 8003678:	200002d0 	.word	0x200002d0

0800367c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
    if (TIM2->SR & TIM_IT_UPDATE) {
 8003680:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00e      	beq.n	80036ac <TIM2_IRQHandler+0x30>
        TIM2->SR &= ~TIM_IT_UPDATE;
 800368e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003698:	f023 0301 	bic.w	r3, r3, #1
 800369c:	6113      	str	r3, [r2, #16]
        if (TIM_UpdateCallbacks[1] != NULL) {
 800369e:	4b30      	ldr	r3, [pc, #192]	@ (8003760 <TIM2_IRQHandler+0xe4>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d002      	beq.n	80036ac <TIM2_IRQHandler+0x30>
            TIM_UpdateCallbacks[1]();
 80036a6:	4b2e      	ldr	r3, [pc, #184]	@ (8003760 <TIM2_IRQHandler+0xe4>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	4798      	blx	r3
        }
    }
    
    // Check for capture/compare interrupts
    if (TIM2->SR & TIM_IT_CC1) {
 80036ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00e      	beq.n	80036d8 <TIM2_IRQHandler+0x5c>
        TIM2->SR &= ~TIM_IT_CC1;
 80036ba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80036be:	691b      	ldr	r3, [r3, #16]
 80036c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80036c4:	f023 0302 	bic.w	r3, r3, #2
 80036c8:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[1][0] != NULL) {
 80036ca:	4b26      	ldr	r3, [pc, #152]	@ (8003764 <TIM2_IRQHandler+0xe8>)
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d002      	beq.n	80036d8 <TIM2_IRQHandler+0x5c>
            TIM_CaptureCompareCallbacks[1][0]();
 80036d2:	4b24      	ldr	r3, [pc, #144]	@ (8003764 <TIM2_IRQHandler+0xe8>)
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	4798      	blx	r3
        }
    }
    if (TIM2->SR & TIM_IT_CC2) {
 80036d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	f003 0304 	and.w	r3, r3, #4
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00e      	beq.n	8003704 <TIM2_IRQHandler+0x88>
        TIM2->SR &= ~TIM_IT_CC2;
 80036e6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80036f0:	f023 0304 	bic.w	r3, r3, #4
 80036f4:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[1][1] != NULL) {
 80036f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003764 <TIM2_IRQHandler+0xe8>)
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d002      	beq.n	8003704 <TIM2_IRQHandler+0x88>
            TIM_CaptureCompareCallbacks[1][1]();
 80036fe:	4b19      	ldr	r3, [pc, #100]	@ (8003764 <TIM2_IRQHandler+0xe8>)
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	4798      	blx	r3
        }
    }
    if (TIM2->SR & TIM_IT_CC3) {
 8003704:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00e      	beq.n	8003730 <TIM2_IRQHandler+0xb4>
        TIM2->SR &= ~TIM_IT_CC3;
 8003712:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800371c:	f023 0308 	bic.w	r3, r3, #8
 8003720:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[1][2] != NULL) {
 8003722:	4b10      	ldr	r3, [pc, #64]	@ (8003764 <TIM2_IRQHandler+0xe8>)
 8003724:	699b      	ldr	r3, [r3, #24]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d002      	beq.n	8003730 <TIM2_IRQHandler+0xb4>
            TIM_CaptureCompareCallbacks[1][2]();
 800372a:	4b0e      	ldr	r3, [pc, #56]	@ (8003764 <TIM2_IRQHandler+0xe8>)
 800372c:	699b      	ldr	r3, [r3, #24]
 800372e:	4798      	blx	r3
        }
    }
    if (TIM2->SR & TIM_IT_CC4) {
 8003730:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	f003 0310 	and.w	r3, r3, #16
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00e      	beq.n	800375c <TIM2_IRQHandler+0xe0>
        TIM2->SR &= ~TIM_IT_CC4;
 800373e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003748:	f023 0310 	bic.w	r3, r3, #16
 800374c:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[1][3] != NULL) {
 800374e:	4b05      	ldr	r3, [pc, #20]	@ (8003764 <TIM2_IRQHandler+0xe8>)
 8003750:	69db      	ldr	r3, [r3, #28]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d002      	beq.n	800375c <TIM2_IRQHandler+0xe0>
            TIM_CaptureCompareCallbacks[1][3]();
 8003756:	4b03      	ldr	r3, [pc, #12]	@ (8003764 <TIM2_IRQHandler+0xe8>)
 8003758:	69db      	ldr	r3, [r3, #28]
 800375a:	4798      	blx	r3
        }
    }
}
 800375c:	bf00      	nop
 800375e:	bd80      	pop	{r7, pc}
 8003760:	200002b0 	.word	0x200002b0
 8003764:	200002d0 	.word	0x200002d0

08003768 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void) {
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
    if (TIM3->SR & TIM_IT_UPDATE) {
 800376c:	4b30      	ldr	r3, [pc, #192]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00c      	beq.n	8003792 <TIM3_IRQHandler+0x2a>
        TIM3->SR &= ~TIM_IT_UPDATE;
 8003778:	4b2d      	ldr	r3, [pc, #180]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	4a2c      	ldr	r2, [pc, #176]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 800377e:	f023 0301 	bic.w	r3, r3, #1
 8003782:	6113      	str	r3, [r2, #16]
        if (TIM_UpdateCallbacks[2] != NULL) {
 8003784:	4b2b      	ldr	r3, [pc, #172]	@ (8003834 <TIM3_IRQHandler+0xcc>)
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d002      	beq.n	8003792 <TIM3_IRQHandler+0x2a>
            TIM_UpdateCallbacks[2]();
 800378c:	4b29      	ldr	r3, [pc, #164]	@ (8003834 <TIM3_IRQHandler+0xcc>)
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	4798      	blx	r3
        }
    }
    
    // Check for capture/compare interrupts
    if (TIM3->SR & TIM_IT_CC1) {
 8003792:	4b27      	ldr	r3, [pc, #156]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	f003 0302 	and.w	r3, r3, #2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d00c      	beq.n	80037b8 <TIM3_IRQHandler+0x50>
        TIM3->SR &= ~TIM_IT_CC1;
 800379e:	4b24      	ldr	r3, [pc, #144]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	4a23      	ldr	r2, [pc, #140]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 80037a4:	f023 0302 	bic.w	r3, r3, #2
 80037a8:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[2][0] != NULL) {
 80037aa:	4b23      	ldr	r3, [pc, #140]	@ (8003838 <TIM3_IRQHandler+0xd0>)
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d002      	beq.n	80037b8 <TIM3_IRQHandler+0x50>
            TIM_CaptureCompareCallbacks[2][0]();
 80037b2:	4b21      	ldr	r3, [pc, #132]	@ (8003838 <TIM3_IRQHandler+0xd0>)
 80037b4:	6a1b      	ldr	r3, [r3, #32]
 80037b6:	4798      	blx	r3
        }
    }
    if (TIM3->SR & TIM_IT_CC2) {
 80037b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	f003 0304 	and.w	r3, r3, #4
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00c      	beq.n	80037de <TIM3_IRQHandler+0x76>
        TIM3->SR &= ~TIM_IT_CC2;
 80037c4:	4b1a      	ldr	r3, [pc, #104]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	4a19      	ldr	r2, [pc, #100]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 80037ca:	f023 0304 	bic.w	r3, r3, #4
 80037ce:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[2][1] != NULL) {
 80037d0:	4b19      	ldr	r3, [pc, #100]	@ (8003838 <TIM3_IRQHandler+0xd0>)
 80037d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d002      	beq.n	80037de <TIM3_IRQHandler+0x76>
            TIM_CaptureCompareCallbacks[2][1]();
 80037d8:	4b17      	ldr	r3, [pc, #92]	@ (8003838 <TIM3_IRQHandler+0xd0>)
 80037da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037dc:	4798      	blx	r3
        }
    }
    if (TIM3->SR & TIM_IT_CC3) {
 80037de:	4b14      	ldr	r3, [pc, #80]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	f003 0308 	and.w	r3, r3, #8
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00c      	beq.n	8003804 <TIM3_IRQHandler+0x9c>
        TIM3->SR &= ~TIM_IT_CC3;
 80037ea:	4b11      	ldr	r3, [pc, #68]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	4a10      	ldr	r2, [pc, #64]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 80037f0:	f023 0308 	bic.w	r3, r3, #8
 80037f4:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[2][2] != NULL) {
 80037f6:	4b10      	ldr	r3, [pc, #64]	@ (8003838 <TIM3_IRQHandler+0xd0>)
 80037f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d002      	beq.n	8003804 <TIM3_IRQHandler+0x9c>
            TIM_CaptureCompareCallbacks[2][2]();
 80037fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003838 <TIM3_IRQHandler+0xd0>)
 8003800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003802:	4798      	blx	r3
        }
    }
    if (TIM3->SR & TIM_IT_CC4) {
 8003804:	4b0a      	ldr	r3, [pc, #40]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	f003 0310 	and.w	r3, r3, #16
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00c      	beq.n	800382a <TIM3_IRQHandler+0xc2>
        TIM3->SR &= ~TIM_IT_CC4;
 8003810:	4b07      	ldr	r3, [pc, #28]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	4a06      	ldr	r2, [pc, #24]	@ (8003830 <TIM3_IRQHandler+0xc8>)
 8003816:	f023 0310 	bic.w	r3, r3, #16
 800381a:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[2][3] != NULL) {
 800381c:	4b06      	ldr	r3, [pc, #24]	@ (8003838 <TIM3_IRQHandler+0xd0>)
 800381e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003820:	2b00      	cmp	r3, #0
 8003822:	d002      	beq.n	800382a <TIM3_IRQHandler+0xc2>
            TIM_CaptureCompareCallbacks[2][3]();
 8003824:	4b04      	ldr	r3, [pc, #16]	@ (8003838 <TIM3_IRQHandler+0xd0>)
 8003826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003828:	4798      	blx	r3
        }
    }
}
 800382a:	bf00      	nop
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	40000400 	.word	0x40000400
 8003834:	200002b0 	.word	0x200002b0
 8003838:	200002d0 	.word	0x200002d0

0800383c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 800383c:	b580      	push	{r7, lr}
 800383e:	af00      	add	r7, sp, #0
    if (TIM4->SR & TIM_IT_UPDATE) {
 8003840:	4b30      	ldr	r3, [pc, #192]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	f003 0301 	and.w	r3, r3, #1
 8003848:	2b00      	cmp	r3, #0
 800384a:	d00c      	beq.n	8003866 <TIM4_IRQHandler+0x2a>
        TIM4->SR &= ~TIM_IT_UPDATE;
 800384c:	4b2d      	ldr	r3, [pc, #180]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 800384e:	691b      	ldr	r3, [r3, #16]
 8003850:	4a2c      	ldr	r2, [pc, #176]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 8003852:	f023 0301 	bic.w	r3, r3, #1
 8003856:	6113      	str	r3, [r2, #16]
        if (TIM_UpdateCallbacks[3] != NULL) {
 8003858:	4b2b      	ldr	r3, [pc, #172]	@ (8003908 <TIM4_IRQHandler+0xcc>)
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d002      	beq.n	8003866 <TIM4_IRQHandler+0x2a>
            TIM_UpdateCallbacks[3]();
 8003860:	4b29      	ldr	r3, [pc, #164]	@ (8003908 <TIM4_IRQHandler+0xcc>)
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	4798      	blx	r3
        }
    }
    
    // Check for capture/compare interrupts
    if (TIM4->SR & TIM_IT_CC1) {
 8003866:	4b27      	ldr	r3, [pc, #156]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	2b00      	cmp	r3, #0
 8003870:	d00c      	beq.n	800388c <TIM4_IRQHandler+0x50>
        TIM4->SR &= ~TIM_IT_CC1;
 8003872:	4b24      	ldr	r3, [pc, #144]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	4a23      	ldr	r2, [pc, #140]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 8003878:	f023 0302 	bic.w	r3, r3, #2
 800387c:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[3][0] != NULL) {
 800387e:	4b23      	ldr	r3, [pc, #140]	@ (800390c <TIM4_IRQHandler+0xd0>)
 8003880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003882:	2b00      	cmp	r3, #0
 8003884:	d002      	beq.n	800388c <TIM4_IRQHandler+0x50>
            TIM_CaptureCompareCallbacks[3][0]();
 8003886:	4b21      	ldr	r3, [pc, #132]	@ (800390c <TIM4_IRQHandler+0xd0>)
 8003888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388a:	4798      	blx	r3
        }
    }
    if (TIM4->SR & TIM_IT_CC2) {
 800388c:	4b1d      	ldr	r3, [pc, #116]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	f003 0304 	and.w	r3, r3, #4
 8003894:	2b00      	cmp	r3, #0
 8003896:	d00c      	beq.n	80038b2 <TIM4_IRQHandler+0x76>
        TIM4->SR &= ~TIM_IT_CC2;
 8003898:	4b1a      	ldr	r3, [pc, #104]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	4a19      	ldr	r2, [pc, #100]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 800389e:	f023 0304 	bic.w	r3, r3, #4
 80038a2:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[3][1] != NULL) {
 80038a4:	4b19      	ldr	r3, [pc, #100]	@ (800390c <TIM4_IRQHandler+0xd0>)
 80038a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d002      	beq.n	80038b2 <TIM4_IRQHandler+0x76>
            TIM_CaptureCompareCallbacks[3][1]();
 80038ac:	4b17      	ldr	r3, [pc, #92]	@ (800390c <TIM4_IRQHandler+0xd0>)
 80038ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038b0:	4798      	blx	r3
        }
    }
    if (TIM4->SR & TIM_IT_CC3) {
 80038b2:	4b14      	ldr	r3, [pc, #80]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	f003 0308 	and.w	r3, r3, #8
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d00c      	beq.n	80038d8 <TIM4_IRQHandler+0x9c>
        TIM4->SR &= ~TIM_IT_CC3;
 80038be:	4b11      	ldr	r3, [pc, #68]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	4a10      	ldr	r2, [pc, #64]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 80038c4:	f023 0308 	bic.w	r3, r3, #8
 80038c8:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[3][2] != NULL) {
 80038ca:	4b10      	ldr	r3, [pc, #64]	@ (800390c <TIM4_IRQHandler+0xd0>)
 80038cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d002      	beq.n	80038d8 <TIM4_IRQHandler+0x9c>
            TIM_CaptureCompareCallbacks[3][2]();
 80038d2:	4b0e      	ldr	r3, [pc, #56]	@ (800390c <TIM4_IRQHandler+0xd0>)
 80038d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d6:	4798      	blx	r3
        }
    }
    if (TIM4->SR & TIM_IT_CC4) {
 80038d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 80038da:	691b      	ldr	r3, [r3, #16]
 80038dc:	f003 0310 	and.w	r3, r3, #16
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d00c      	beq.n	80038fe <TIM4_IRQHandler+0xc2>
        TIM4->SR &= ~TIM_IT_CC4;
 80038e4:	4b07      	ldr	r3, [pc, #28]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 80038e6:	691b      	ldr	r3, [r3, #16]
 80038e8:	4a06      	ldr	r2, [pc, #24]	@ (8003904 <TIM4_IRQHandler+0xc8>)
 80038ea:	f023 0310 	bic.w	r3, r3, #16
 80038ee:	6113      	str	r3, [r2, #16]
        if (TIM_CaptureCompareCallbacks[3][3] != NULL) {
 80038f0:	4b06      	ldr	r3, [pc, #24]	@ (800390c <TIM4_IRQHandler+0xd0>)
 80038f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d002      	beq.n	80038fe <TIM4_IRQHandler+0xc2>
            TIM_CaptureCompareCallbacks[3][3]();
 80038f8:	4b04      	ldr	r3, [pc, #16]	@ (800390c <TIM4_IRQHandler+0xd0>)
 80038fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038fc:	4798      	blx	r3
        }
    }
} 
 80038fe:	bf00      	nop
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	40000800 	.word	0x40000800
 8003908:	200002b0 	.word	0x200002b0
 800390c:	200002d0 	.word	0x200002d0

08003910 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003910:	480d      	ldr	r0, [pc, #52]	@ (8003948 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003912:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003914:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003918:	480c      	ldr	r0, [pc, #48]	@ (800394c <LoopForever+0x6>)
  ldr r1, =_edata
 800391a:	490d      	ldr	r1, [pc, #52]	@ (8003950 <LoopForever+0xa>)
  ldr r2, =_sidata
 800391c:	4a0d      	ldr	r2, [pc, #52]	@ (8003954 <LoopForever+0xe>)
  movs r3, #0
 800391e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003920:	e002      	b.n	8003928 <LoopCopyDataInit>

08003922 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003922:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003924:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003926:	3304      	adds	r3, #4

08003928 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003928:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800392a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800392c:	d3f9      	bcc.n	8003922 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800392e:	4a0a      	ldr	r2, [pc, #40]	@ (8003958 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003930:	4c0a      	ldr	r4, [pc, #40]	@ (800395c <LoopForever+0x16>)
  movs r3, #0
 8003932:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003934:	e001      	b.n	800393a <LoopFillZerobss>

08003936 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003936:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003938:	3204      	adds	r2, #4

0800393a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800393a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800393c:	d3fb      	bcc.n	8003936 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800393e:	f000 f811 	bl	8003964 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003942:	f7fd fe4f 	bl	80015e4 <main>

08003946 <LoopForever>:

LoopForever:
  b LoopForever
 8003946:	e7fe      	b.n	8003946 <LoopForever>
  ldr   r0, =_estack
 8003948:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800394c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003950:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8003954:	08003a50 	.word	0x08003a50
  ldr r2, =_sbss
 8003958:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 800395c:	20000350 	.word	0x20000350

08003960 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003960:	e7fe      	b.n	8003960 <ADC1_2_IRQHandler>
	...

08003964 <__libc_init_array>:
 8003964:	b570      	push	{r4, r5, r6, lr}
 8003966:	2600      	movs	r6, #0
 8003968:	4d0c      	ldr	r5, [pc, #48]	@ (800399c <__libc_init_array+0x38>)
 800396a:	4c0d      	ldr	r4, [pc, #52]	@ (80039a0 <__libc_init_array+0x3c>)
 800396c:	1b64      	subs	r4, r4, r5
 800396e:	10a4      	asrs	r4, r4, #2
 8003970:	42a6      	cmp	r6, r4
 8003972:	d109      	bne.n	8003988 <__libc_init_array+0x24>
 8003974:	f000 f81a 	bl	80039ac <_init>
 8003978:	2600      	movs	r6, #0
 800397a:	4d0a      	ldr	r5, [pc, #40]	@ (80039a4 <__libc_init_array+0x40>)
 800397c:	4c0a      	ldr	r4, [pc, #40]	@ (80039a8 <__libc_init_array+0x44>)
 800397e:	1b64      	subs	r4, r4, r5
 8003980:	10a4      	asrs	r4, r4, #2
 8003982:	42a6      	cmp	r6, r4
 8003984:	d105      	bne.n	8003992 <__libc_init_array+0x2e>
 8003986:	bd70      	pop	{r4, r5, r6, pc}
 8003988:	f855 3b04 	ldr.w	r3, [r5], #4
 800398c:	4798      	blx	r3
 800398e:	3601      	adds	r6, #1
 8003990:	e7ee      	b.n	8003970 <__libc_init_array+0xc>
 8003992:	f855 3b04 	ldr.w	r3, [r5], #4
 8003996:	4798      	blx	r3
 8003998:	3601      	adds	r6, #1
 800399a:	e7f2      	b.n	8003982 <__libc_init_array+0x1e>
 800399c:	08003a48 	.word	0x08003a48
 80039a0:	08003a48 	.word	0x08003a48
 80039a4:	08003a48 	.word	0x08003a48
 80039a8:	08003a4c 	.word	0x08003a4c

080039ac <_init>:
 80039ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ae:	bf00      	nop
 80039b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039b2:	bc08      	pop	{r3}
 80039b4:	469e      	mov	lr, r3
 80039b6:	4770      	bx	lr

080039b8 <_fini>:
 80039b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ba:	bf00      	nop
 80039bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039be:	bc08      	pop	{r3}
 80039c0:	469e      	mov	lr, r3
 80039c2:	4770      	bx	lr
