set SynModuleInfo {
  {SRCNAME hls_divider MODELNAME hls_divider RTLNAME hls_divider IS_TOP 1
    SUBMODULES {
      {MODELNAME hls_divider_udiv_16ns_16ns_16_20_seq_1 RTLNAME hls_divider_udiv_16ns_16ns_16_20_seq_1 BINDTYPE op TYPE udiv IMPL auto_seq LATENCY 19 ALLOW_PRAGMA 1}
      {MODELNAME hls_divider_CRTLS_s_axi RTLNAME hls_divider_CRTLS_s_axi BINDTYPE interface TYPE interface_s_axilite}
    }
  }
}
