-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Mon Mar 14 15:48:04 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_1_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
Kiv7Wos3RHr1f4Dt+fft/iPrPgJ9mp899fOhD85yulkLcMBbXLCm7Sj0WTwtBWrotO6Bdu144Sdp
c/Pxh+EJ55OQc6I43htTmLZSSkDrD8TFFvLWemEfpheQDp479PeUtXbjoEobj1bEepioB2gxUMWB
FQQvTaJEhBMnz5Y0+8UuaIkIkuth2PO1dLsxj1VUdmBclS5XZpQ69Lvz/Hsds6zeeqSuHwofD2EK
0WOP14ph2vF7BHhk/rill8a6y2OZnuG0k438I0UFflMKbd939f7+THT4TzNYtk5r2LPW3R5qX5Nh
BTehYJZ61KUI/LQaRkYDy2xRFTY32DXVFRzY3MsfmOTLFT0LIvrTQ9Chl5qAp/9uOJ1zBOhPTBtx
gmTuXIQl3DgHUDL8I5twLq8yBuZXGtWvZ498bgc81N6GzaQS72CE14szOFpeWv8lztY7p9o+SkU8
KU0euMXz0kyFeptrMPNZvE3JeycsYWTXUXqHrprRL1i6FaoWskHi4QMHW41YN6YYO4jqlrMkjhQY
FGgz90xHVcEWQB0emroWKqbFWlIZfLlm6kI6K1SvdHXRCAsy8fLzLcG8mirZZ8XEWwWSTp1BJZEZ
yflloJ4FGFL/xXft/voF3k3jjA3FAz92FFAb7fKeRZxAWTRP48bhQRgWrhUKs9+HYTfWZiYc5Xz9
97iSPM73YdlhOTrekqM529G5Q9lxrL6TZt+mnVw30vznDE72ei34p4A0gyvRY86jSdrtxppMOX+r
k6T0UU6NkJD0gDMw7PSy67GkimIm5rml3v709CxAiYZpyIIAbbQ4O7WMJhbAyHM+/k9FJRQyG5h9
YS+escXk8EidreQmij6bkf9zAK9Iy4NgEbJYppFKKr4s3WKVDcL0ft2+eSIN/sb/F/bFSeu+ll86
H/YjHA+heRlWlLg28+3WX++2qObRYdet13YofDeNaocP1lYHh2zUrXJO4DCO8BhsuIEIUeNlYWAc
vNAp0Qdt95gA1xLLme2CIlJRlrfWj4K+hxNgHcRiIx+uoITgXD4bS2/yejntKx8l/DVu4mvJ5RL8
9JZqbdeuroLRT3ZPX9LmJfXCZJrWVmPYKUbAjys8DzcB8wzCsfgRYupFqdqyyM7SPT2kWspTx9yO
crpc/fpyskXtBt+TetrlnVhYTYFtWKUuqXek20CgUoTPbLXR8qD0+ERU4zmDjaOhEUVZgXuEoCw4
PNJvJb8NWXAwvwFZKbxsExNJ/sa1biKmqep9gdFEp+7KBJLz9YLXsMAEZKuy1mnjpr+w8/EOOJ0O
RW/59N6jLfTAo5ugKNRyiLUFlIEDB4lpCZGrxtdS3Fbm2l5lzstH59nvO6LX9xJ91c1f0nI8DSIx
Odb1y2KSdNnbZpDU7eHDuLNe/p4SzUYwg1xwH7ckwM/pnNw+CBQb5OScHdevysuR91pXnUpeuKyj
F4TojfEq3N3zrGc8by4s9pMVMw+ZGgPeESaWgq2NGKSt1EKM3lfFmgwYQniG1vVU6s11oX2WbXAM
0pkMZf5IaFotjUoIsMwSz1hNZXPfAPDjtFNJWg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_1_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
