
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.00

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.81 source latency fifo_count[4]$_DFF_PN0_/CLK ^
  -0.84 target latency mem[11][3]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.04 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data_regs[0][23]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net147 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    1.36    0.43    0.27    1.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.46    0.05    1.56 ^ rd_data_regs[0][23]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.56   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    14    0.98    0.59    0.44    0.58 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_1__leaf_clk (net)
                  0.60    0.02    0.60 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    19    0.19    0.10    0.22    0.83 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_11_clk (net)
                  0.10    0.00    0.83 ^ rd_data_regs[0][23]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.83   clock reconvergence pessimism
                          0.31    1.14   library removal time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: rd_en[0] (input port clocked by core_clock)
Endpoint: rd_data_regs[1][6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rd_en[0] (in)
                                         rd_en[0] (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     6    0.13    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2 (net)
                  0.25    0.00    0.41 ^ _4924_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     5    0.14    0.30    0.23    0.64 v _4924_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _1773_ (net)
                  0.30    0.01    0.64 v _3046_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.13    0.15    0.80 ^ _3046_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _2578_ (net)
                  0.13    0.00    0.80 ^ _3048_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.06    0.20    0.99 ^ _3048_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _2580_ (net)
                  0.06    0.00    0.99 ^ _3058_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.10    0.23    1.22 ^ _3058_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _2590_ (net)
                  0.10    0.00    1.22 ^ _3059_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.06    0.09    1.31 v _3059_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0579_ (net)
                  0.06    0.00    1.31 v rd_data_regs[1][6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.31   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    14    0.98    0.59    0.44    0.58 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_1__leaf_clk (net)
                  0.59    0.01    0.60 ^ clkbuf_leaf_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.22    0.11    0.23    0.82 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_1_clk (net)
                  0.11    0.00    0.83 ^ rd_data_regs[1][6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.83   clock reconvergence pessimism
                          0.06    0.88   library hold time
                                  0.88   data required time
-----------------------------------------------------------------------------
                                  0.88   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: fifo_count[2]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net147 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    1.36    0.43    0.27    1.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.68    0.20    1.71 ^ fifo_count[2]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.71   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.91    0.55    0.41   10.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.56    0.03   10.58 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.19    0.10    0.22   10.80 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.10    0.00   10.81 ^ fifo_count[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.81   clock reconvergence pessimism
                         -0.11   10.70   library recovery time
                                 10.70   data required time
-----------------------------------------------------------------------------
                                 10.70   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  8.99   slack (MET)


Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.91    0.55    0.41    0.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.56    0.03    0.58 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.19    0.10    0.22    0.80 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.10    0.00    0.81 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.16    0.46    1.27 v fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net76 (net)
                  0.16    0.00    1.27 v _3188_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     8    0.11    0.27    0.21    1.48 ^ _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _2704_ (net)
                  0.27    0.00    1.48 ^ _5498_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.15    0.29    0.34    1.82 ^ _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _2751_ (net)
                  0.29    0.00    1.82 ^ _3190_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     4    0.10    0.19    0.14    1.97 v _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0600_ (net)
                  0.19    0.00    1.97 v _3191_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.26    0.85    0.54    2.51 ^ _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0601_ (net)
                  0.85    0.02    2.53 ^ _3192_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    10    0.26    0.32    0.17    2.70 v _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _0602_ (net)
                  0.32    0.00    2.70 v _3193_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.16    0.27    2.98 v _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.16    0.01    2.98 v _3194_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.15    0.22    3.21 v _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0604_ (net)
                  0.16    0.01    3.22 v _3195_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    12    0.24    0.14    0.20    3.42 v _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0001_ (net)
                  0.14    0.01    3.43 v _5480_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.33    3.76 ^ _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2710_ (net)
                  0.09    0.00    3.76 ^ _3199_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.14    0.26    4.03 ^ _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0608_ (net)
                  0.14    0.00    4.03 ^ _3201_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.07    0.23    0.17    4.20 v _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0610_ (net)
                  0.23    0.00    4.20 v _3202_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.24    4.44 v _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0611_ (net)
                  0.18    0.01    4.45 v _3203_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    11    0.23    0.20    0.24    4.69 v _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _2731_ (net)
                  0.21    0.02    4.71 v _3210_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.09    4.79 ^ _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2728_ (net)
                  0.10    0.00    4.79 ^ _5488_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.09    0.30    5.10 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _2730_ (net)
                  0.09    0.00    5.10 v _5493_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.34    5.44 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2739_ (net)
                  0.13    0.00    5.44 ^ _3215_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    5.50 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2761_ (net)
                  0.06    0.00    5.50 v _5503_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.17    0.27    5.77 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2690_ (net)
                  0.17    0.00    5.77 v _5474_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.15    0.35    6.12 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _2693_ (net)
                  0.15    0.00    6.12 v _3167_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.21    0.16    6.28 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _2682_ (net)
                  0.21    0.00    6.28 ^ _3169_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.12    0.09    6.37 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _2684_ (net)
                  0.12    0.00    6.37 v _3170_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.05    0.32    6.69 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         next_count[4] (net)
                  0.05    0.00    6.69 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  6.69   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.91    0.55    0.41   10.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.56    0.03   10.58 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.19    0.10    0.22   10.80 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.10    0.00   10.81 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.81   clock reconvergence pessimism
                         -0.12   10.69   library setup time
                                 10.69   data required time
-----------------------------------------------------------------------------
                                 10.69   data required time
                                 -6.69   data arrival time
-----------------------------------------------------------------------------
                                  4.00   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: fifo_count[2]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net147 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    1.36    0.43    0.27    1.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.68    0.20    1.71 ^ fifo_count[2]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.71   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.91    0.55    0.41   10.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.56    0.03   10.58 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.19    0.10    0.22   10.80 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.10    0.00   10.81 ^ fifo_count[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.81   clock reconvergence pessimism
                         -0.11   10.70   library recovery time
                                 10.70   data required time
-----------------------------------------------------------------------------
                                 10.70   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  8.99   slack (MET)


Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.91    0.55    0.41    0.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.56    0.03    0.58 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.19    0.10    0.22    0.80 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.10    0.00    0.81 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.16    0.46    1.27 v fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net76 (net)
                  0.16    0.00    1.27 v _3188_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     8    0.11    0.27    0.21    1.48 ^ _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _2704_ (net)
                  0.27    0.00    1.48 ^ _5498_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.15    0.29    0.34    1.82 ^ _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _2751_ (net)
                  0.29    0.00    1.82 ^ _3190_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     4    0.10    0.19    0.14    1.97 v _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0600_ (net)
                  0.19    0.00    1.97 v _3191_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.26    0.85    0.54    2.51 ^ _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0601_ (net)
                  0.85    0.02    2.53 ^ _3192_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    10    0.26    0.32    0.17    2.70 v _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _0602_ (net)
                  0.32    0.00    2.70 v _3193_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.16    0.27    2.98 v _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.16    0.01    2.98 v _3194_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.15    0.22    3.21 v _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0604_ (net)
                  0.16    0.01    3.22 v _3195_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    12    0.24    0.14    0.20    3.42 v _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0001_ (net)
                  0.14    0.01    3.43 v _5480_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.33    3.76 ^ _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2710_ (net)
                  0.09    0.00    3.76 ^ _3199_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.14    0.26    4.03 ^ _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0608_ (net)
                  0.14    0.00    4.03 ^ _3201_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.07    0.23    0.17    4.20 v _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0610_ (net)
                  0.23    0.00    4.20 v _3202_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.24    4.44 v _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0611_ (net)
                  0.18    0.01    4.45 v _3203_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    11    0.23    0.20    0.24    4.69 v _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _2731_ (net)
                  0.21    0.02    4.71 v _3210_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.09    4.79 ^ _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2728_ (net)
                  0.10    0.00    4.79 ^ _5488_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.09    0.30    5.10 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _2730_ (net)
                  0.09    0.00    5.10 v _5493_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.34    5.44 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2739_ (net)
                  0.13    0.00    5.44 ^ _3215_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    5.50 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2761_ (net)
                  0.06    0.00    5.50 v _5503_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.17    0.27    5.77 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2690_ (net)
                  0.17    0.00    5.77 v _5474_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.15    0.35    6.12 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _2693_ (net)
                  0.15    0.00    6.12 v _3167_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.21    0.16    6.28 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _2682_ (net)
                  0.21    0.00    6.28 ^ _3169_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.12    0.09    6.37 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _2684_ (net)
                  0.12    0.00    6.37 v _3170_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.05    0.32    6.69 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         next_count[4] (net)
                  0.05    0.00    6.69 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  6.69   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.91    0.55    0.41   10.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.56    0.03   10.58 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.19    0.10    0.22   10.80 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.10    0.00   10.81 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.81   clock reconvergence pessimism
                         -0.12   10.69   library setup time
                                 10.69   data required time
-----------------------------------------------------------------------------
                                 10.69   data required time
                                 -6.69   data arrival time
-----------------------------------------------------------------------------
                                  4.00   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.9485968351364136

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6959

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.24725563824176788

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8468

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.42    0.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.24    0.80 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.81 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    1.27 v fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.21    1.48 ^ _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.34    1.82 ^ _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.15    1.97 v _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.54    2.51 ^ _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.19    2.70 v _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
   0.28    2.98 v _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.23    3.21 v _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.22    3.42 v _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.34    3.76 ^ _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.26    4.03 ^ _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.17    4.20 v _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.24    4.44 v _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.25    4.69 v _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.10    4.79 ^ _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.30    5.10 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.34    5.44 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.06    5.50 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.27    5.77 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.35    6.12 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.16    6.28 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.09    6.37 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.32    6.69 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    6.69 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           6.69   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.14   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.42   10.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.24   10.80 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.81 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.81   clock reconvergence pessimism
  -0.12   10.69   library setup time
          10.69   data required time
---------------------------------------------------------
          10.69   data required time
          -6.69   data arrival time
---------------------------------------------------------
           4.00   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_data_regs[0][14]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data_regs[0][14]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.42    0.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.24    0.80 ^ clkbuf_leaf_18_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.80 ^ rd_data_regs[0][14]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    1.19 v rd_data_regs[0][14]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    1.39 v _4571_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.39 v rd_data_regs[0][14]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.39   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.42    0.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.24    0.80 ^ clkbuf_leaf_18_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.80 ^ rd_data_regs[0][14]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.80   clock reconvergence pessimism
   0.06    0.86   library hold time
           0.86   data required time
---------------------------------------------------------
           0.86   data required time
          -1.39   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.8057

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.8310

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
6.6855

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.0031

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
59.877346

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-01   2.65e-02   3.49e-07   1.33e-01  22.2%
Combinational          2.81e-01   1.27e-01   8.45e-07   4.08e-01  68.2%
Clock                  3.56e-02   2.19e-02   5.47e-07   5.75e-02   9.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.23e-01   1.75e-01   1.74e-06   5.99e-01 100.0%
                          70.7%      29.3%       0.0%
