$date
	Mon Dec  9 19:35:46 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Or16_test $end
$scope module or16 $end
$var wire 16 ! a [15:0] $end
$var wire 16 " b [15:0] $end
$var wire 16 # out [15:0] $end
$scope module or0 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & out $end
$var wire 1 ' w0 $end
$var wire 1 ( w1 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 ' out $end
$upscope $end
$scope module not1 $end
$var wire 1 % in $end
$var wire 1 ( out $end
$upscope $end
$upscope $end
$scope module or1 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + out $end
$var wire 1 , w0 $end
$var wire 1 - w1 $end
$scope module not0 $end
$var wire 1 ) in $end
$var wire 1 , out $end
$upscope $end
$scope module not1 $end
$var wire 1 * in $end
$var wire 1 - out $end
$upscope $end
$upscope $end
$scope module or2 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 0 out $end
$var wire 1 1 w0 $end
$var wire 1 2 w1 $end
$scope module not0 $end
$var wire 1 . in $end
$var wire 1 1 out $end
$upscope $end
$scope module not1 $end
$var wire 1 / in $end
$var wire 1 2 out $end
$upscope $end
$upscope $end
$scope module or3 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 out $end
$var wire 1 6 w0 $end
$var wire 1 7 w1 $end
$scope module not0 $end
$var wire 1 3 in $end
$var wire 1 6 out $end
$upscope $end
$scope module not1 $end
$var wire 1 4 in $end
$var wire 1 7 out $end
$upscope $end
$upscope $end
$scope module or4 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : out $end
$var wire 1 ; w0 $end
$var wire 1 < w1 $end
$scope module not0 $end
$var wire 1 8 in $end
$var wire 1 ; out $end
$upscope $end
$scope module not1 $end
$var wire 1 9 in $end
$var wire 1 < out $end
$upscope $end
$upscope $end
$scope module or5 $end
$var wire 1 = a $end
$var wire 1 > b $end
$var wire 1 ? out $end
$var wire 1 @ w0 $end
$var wire 1 A w1 $end
$scope module not0 $end
$var wire 1 = in $end
$var wire 1 @ out $end
$upscope $end
$scope module not1 $end
$var wire 1 > in $end
$var wire 1 A out $end
$upscope $end
$upscope $end
$scope module or6 $end
$var wire 1 B a $end
$var wire 1 C b $end
$var wire 1 D out $end
$var wire 1 E w0 $end
$var wire 1 F w1 $end
$scope module not0 $end
$var wire 1 B in $end
$var wire 1 E out $end
$upscope $end
$scope module not1 $end
$var wire 1 C in $end
$var wire 1 F out $end
$upscope $end
$upscope $end
$scope module or7 $end
$var wire 1 G a $end
$var wire 1 H b $end
$var wire 1 I out $end
$var wire 1 J w0 $end
$var wire 1 K w1 $end
$scope module not0 $end
$var wire 1 G in $end
$var wire 1 J out $end
$upscope $end
$scope module not1 $end
$var wire 1 H in $end
$var wire 1 K out $end
$upscope $end
$upscope $end
$scope module or8 $end
$var wire 1 L a $end
$var wire 1 M b $end
$var wire 1 N out $end
$var wire 1 O w0 $end
$var wire 1 P w1 $end
$scope module not0 $end
$var wire 1 L in $end
$var wire 1 O out $end
$upscope $end
$scope module not1 $end
$var wire 1 M in $end
$var wire 1 P out $end
$upscope $end
$upscope $end
$scope module or9 $end
$var wire 1 Q a $end
$var wire 1 R b $end
$var wire 1 S out $end
$var wire 1 T w0 $end
$var wire 1 U w1 $end
$scope module not0 $end
$var wire 1 Q in $end
$var wire 1 T out $end
$upscope $end
$scope module not1 $end
$var wire 1 R in $end
$var wire 1 U out $end
$upscope $end
$upscope $end
$scope module or10 $end
$var wire 1 V a $end
$var wire 1 W b $end
$var wire 1 X out $end
$var wire 1 Y w0 $end
$var wire 1 Z w1 $end
$scope module not0 $end
$var wire 1 V in $end
$var wire 1 Y out $end
$upscope $end
$scope module not1 $end
$var wire 1 W in $end
$var wire 1 Z out $end
$upscope $end
$upscope $end
$scope module or11 $end
$var wire 1 [ a $end
$var wire 1 \ b $end
$var wire 1 ] out $end
$var wire 1 ^ w0 $end
$var wire 1 _ w1 $end
$scope module not0 $end
$var wire 1 [ in $end
$var wire 1 ^ out $end
$upscope $end
$scope module not1 $end
$var wire 1 \ in $end
$var wire 1 _ out $end
$upscope $end
$upscope $end
$scope module or12 $end
$var wire 1 ` a $end
$var wire 1 a b $end
$var wire 1 b out $end
$var wire 1 c w0 $end
$var wire 1 d w1 $end
$scope module not0 $end
$var wire 1 ` in $end
$var wire 1 c out $end
$upscope $end
$scope module not1 $end
$var wire 1 a in $end
$var wire 1 d out $end
$upscope $end
$upscope $end
$scope module or13 $end
$var wire 1 e a $end
$var wire 1 f b $end
$var wire 1 g out $end
$var wire 1 h w0 $end
$var wire 1 i w1 $end
$scope module not0 $end
$var wire 1 e in $end
$var wire 1 h out $end
$upscope $end
$scope module not1 $end
$var wire 1 f in $end
$var wire 1 i out $end
$upscope $end
$upscope $end
$scope module or14 $end
$var wire 1 j a $end
$var wire 1 k b $end
$var wire 1 l out $end
$var wire 1 m w0 $end
$var wire 1 n w1 $end
$scope module not0 $end
$var wire 1 j in $end
$var wire 1 m out $end
$upscope $end
$scope module not1 $end
$var wire 1 k in $end
$var wire 1 n out $end
$upscope $end
$upscope $end
$scope module or15 $end
$var wire 1 o a $end
$var wire 1 p b $end
$var wire 1 q out $end
$var wire 1 r w0 $end
$var wire 1 s w1 $end
$scope module not0 $end
$var wire 1 o in $end
$var wire 1 r out $end
$upscope $end
$scope module not1 $end
$var wire 1 p in $end
$var wire 1 s out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
bx #
bx "
bx !
$end
#1
0&
0+
10
15
1:
0?
0D
0I
0N
0S
0X
1]
1b
1g
0l
0q
b11100000011100 #
1(
1-
02
07
0<
1A
1F
1K
1P
1U
1Z
1_
1d
1i
1n
1s
1'
1,
11
16
1;
1@
1E
1J
1O
1T
1Y
0^
0c
0h
1m
1r
0%
0*
1/
14
19
0>
0C
0H
0M
0R
0W
0\
0a
0f
0k
0p
0$
0)
0.
03
08
0=
0B
0G
0L
0Q
0V
1[
1`
1e
0j
0o
b11100 "
b11100000000000 !
#2
1+
00
05
0:
1?
1D
1S
1X
0]
0b
0g
1l
b100011001100010 #
0-
12
17
1<
0A
0F
0T
0Y
1^
1c
1h
0m
1*
0/
04
09
1>
1C
1Q
1V
0[
0`
0e
1j
b1100010 "
b100011000000000 !
#3
1&
0+
0?
0D
1I
1N
0S
0X
0l
1q
b1000000110000001 #
0(
1-
1A
1F
0K
0O
1T
1Y
1m
0r
1%
0*
0>
0C
1H
1L
0Q
0V
0j
1o
b10000001 "
b1000000100000000 !
#4
0I
0N
b1000000000000001 #
1K
1O
0H
0L
b1 "
b1000000000000000 !
#5
0&
1+
10
1g
1l
0q
b110000000000110 #
1(
0-
02
0h
0m
1r
0%
1*
1/
1e
1j
0o
b110 "
b110000000000000 !
#6
0+
00
15
1:
1]
1b
0g
0l
b1100000011000 #
1-
12
07
0<
0^
0c
1h
1m
0*
0/
14
19
1[
1`
0e
0j
b11000 "
b1100000000000 !
#7
05
0:
1?
1D
1S
1X
0]
0b
b11001100000 #
17
1<
0A
0F
0T
0Y
1^
1c
04
09
1>
1C
1Q
1V
0[
0`
b1100000 "
b11000000000 !
#8
0?
0D
1I
1N
0S
0X
b110000000 #
1A
1F
0K
0O
1T
1Y
0>
0C
1H
1L
0Q
0V
b10000000 "
b100000000 !
#9
1S
1X
1]
1b
1g
1l
1q
1&
1+
10
15
1:
1?
1D
b1111111111111111 #
1K
0P
0U
0Z
0_
0d
0i
0n
0s
0'
0,
01
06
0;
0@
0E
0J
1O
0H
1M
1R
1W
1\
1a
1f
1k
1p
1$
1)
1.
13
18
1=
1B
1G
0L
b1111111100000000 "
b11111111 !
#10
