timestamp 1595931505
version 8.3
tech sky130A
style ngspice(si)
scale 1000 1 0.5
resistclasses 2200000 3050000 1700000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12200 125 125 47 47 29
use pmos_m9_w2_000_sli_dli_da_p pmos_m9_w2_000_sli_dli_da_p_0 1 0 54 0 1 963
use nmos_m9_w2_000_sli_dli_da_p nmos_m9_w2_000_sli_dli_da_p_0 1 0 54 0 1 51
use contact_12 contact_12_0 1 0 48 0 1 674
node "gnd" 765 0 0 -17 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72522 4334 0 0 0 0 0 0 0 0 0 0
node "Z" 285 0 596 318 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27030 1658 0 0 0 0 0 0 0 0 0 0
node "A" 24 0 64 674 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2244 200 0 0 0 0 0 0 0 0 0 0
node "vdd" 884 0 0 1397 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 83742 4994 0 0 0 0 0 0 0 0 0 0
node "a_81_674#" 629 42.6226 81 674 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14178 926 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n36_679#" 2576 712.8 -36 679 nw 0 0 0 0 950400 3984 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "contact_12_0/VSUBS" "nmos_m9_w2_000_sli_dli_da_p_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_m9_w2_000_sli_dli_da_p_0/VSUBS" "pmos_m9_w2_000_sli_dli_da_p_0/VSUBS"
merge "pmos_m9_w2_000_sli_dli_da_p_0/VSUBS" "VSUBS"
merge "nmos_m9_w2_000_sli_dli_da_p_0/S" "gnd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -340 0 0 0 0 0 0 0 0 0 0
merge "nmos_m9_w2_000_sli_dli_da_p_0/D" "pmos_m9_w2_000_sli_dli_da_p_0/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2312 -272 0 0 0 0 0 0 0 0 0 0
merge "pmos_m9_w2_000_sli_dli_da_p_0/D" "Z"
merge "contact_12_0/a_0_0#" "nmos_m9_w2_000_sli_dli_da_p_0/G" -13.5776 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2178 -318 0 0 -2244 -200 0 0 0 0 0 0 0 0 0 0
merge "nmos_m9_w2_000_sli_dli_da_p_0/G" "pmos_m9_w2_000_sli_dli_da_p_0/G"
merge "pmos_m9_w2_000_sli_dli_da_p_0/G" "a_81_674#"
merge "a_81_674#" "A"
merge "pmos_m9_w2_000_sli_dli_da_p_0/S" "vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11220 -1000 0 0 0 0 0 0 0 0 0 0
merge "pmos_m9_w2_000_sli_dli_da_p_0/w_n54_n54#" "w_n36_679#" -428.742 0 0 0 0 -571656 -3280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
