# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HW7.2_AXI_f_-x-y-z.srcs/sources_1/ip/add/sim/add.vhd" \
"../../../../HW7.2_AXI_f_-x-y-z.srcs/sources_1/ip/root/sim/root.vhd" \
"../../../../HW7.2_AXI_f_-x-y-z.srcs/sources_1/ip/by/sim/by.vhd" \
"../../../../HW7.2_AXI_f_-x-y-z.srcs/sources_1/ip/log/sim/log.vhd" \

# Do not sort compile order
nosort
