// Seed: 549194024
module module_0 (
    input  tri  id_0,
    input  tri0 id_1,
    output tri1 id_2,
    input  tri1 id_3,
    input  wire id_4
);
  wire id_6;
  assign module_1.id_1 = 0;
  assign id_2 = id_1;
  wor id_7 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input wor id_8,
    input uwire id_9,
    output tri1 id_10,
    input tri id_11,
    output wor id_12
);
  wire id_14;
  wire id_15, id_16;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5,
      id_1
  );
  assign id_3 = id_5;
endmodule
