
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003542                       # Number of seconds simulated
sim_ticks                                  3541736958                       # Number of ticks simulated
final_tick                               531552516258                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169101                       # Simulator instruction rate (inst/s)
host_op_rate                                   213711                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 296007                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886312                       # Number of bytes of host memory used
host_seconds                                 11965.04                       # Real time elapsed on the host
sim_insts                                  2023301134                       # Number of instructions simulated
sim_ops                                    2557062646                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       206080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       171136                       # Number of bytes read from this memory
system.physmem.bytes_read::total               387584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       147200                       # Number of bytes written to this memory
system.physmem.bytes_written::total            147200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1610                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1337                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3028                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1150                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1150                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1481759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58186139                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1445618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48319794                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109433310                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1481759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1445618                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2927377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41561528                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41561528                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41561528                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1481759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58186139                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1445618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48319794                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              150994839                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8493375                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3190490                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2598149                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210793                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1325442                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1241600                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340473                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9389                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3283783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17422850                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3190490                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582073                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3650506                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1136058                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        502778                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1611542                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8359323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.581969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.372061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4708817     56.33%     56.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254019      3.04%     59.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          265739      3.18%     62.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          418295      5.00%     67.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          197902      2.37%     69.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282690      3.38%     73.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          188980      2.26%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          138859      1.66%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1904022     22.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8359323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.375645                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.051346                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3457873                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       457864                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3493078                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29235                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        921262                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542173                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1002                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20814140                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3864                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        921262                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3632668                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         102046                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       129673                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3345663                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       228001                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20062986                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        131651                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        67137                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28087707                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93540695                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93540695                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10927256                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3450                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1762                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           597149                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1865193                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       963919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10209                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       384331                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18809193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3465                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14939125                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26166                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6468712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19994642                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8359323                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787121                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.925691                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2890605     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1798020     21.51%     56.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1216113     14.55%     70.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       801393      9.59%     80.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       720349      8.62%     88.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       409022      4.89%     93.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       365850      4.38%     98.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        80674      0.97%     99.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77297      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8359323                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         112857     78.32%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15773     10.95%     89.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15473     10.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12471436     83.48%     83.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198830      1.33%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1483407      9.93%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       783764      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14939125                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.758915                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144103                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009646                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38407837                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25281492                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14515882                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15083228                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21232                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       742118                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       253107                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        921262                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          61172                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12518                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18812661                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48119                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1865193                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       963919                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1751                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127121                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118388                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       245509                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14671579                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1384592                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       267541                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2142484                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2086843                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            757892                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.727414                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14526991                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14515882                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9529465                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27081738                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.709083                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351878                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6500314                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212747                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7438061                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.655319                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172015                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2842474     38.22%     38.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2106651     28.32%     66.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836904     11.25%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420966      5.66%     83.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       389455      5.24%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       178880      2.40%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       192990      2.59%     93.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        99084      1.33%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370657      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7438061                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370657                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25879910                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38547662                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3873                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 134052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849337                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849337                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.177388                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.177388                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65877365                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20131855                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19162669                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8493375                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3139843                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2557727                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212612                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1284382                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1224770                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          331772                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9518                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3291745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17131697                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3139843                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1556542                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3799589                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1091672                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        474578                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1612871                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86379                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8443058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.510174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.324174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4643469     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          393304      4.66%     59.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          393312      4.66%     64.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          487542      5.77%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          152607      1.81%     71.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          191707      2.27%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159840      1.89%     76.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          147225      1.74%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1874052     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8443058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369681                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.017066                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3452820                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       447026                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3632441                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33966                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        876804                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       531653                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20428031                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1929                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        876804                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3608955                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          52120                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       214151                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3508083                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       182939                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19724935                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113036                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49603                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27686288                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91909351                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91909351                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17213359                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10472916                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3650                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1939                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           503518                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1828699                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       947232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8896                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       369213                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18543553                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3663                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14936589                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30350                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6169407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18646555                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          170                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8443058                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.769097                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.904527                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2992593     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1734202     20.54%     55.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1210422     14.34%     70.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       821993      9.74%     80.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       795201      9.42%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       393107      4.66%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       368134      4.36%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        58827      0.70%     99.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68579      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8443058                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95033     75.86%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15940     12.72%     88.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14301     11.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12489360     83.62%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       187227      1.25%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1707      0.01%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1478050      9.90%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       780245      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14936589                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.758616                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125274                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008387                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38471860                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24716740                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14522506                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15061863                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        19002                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       705072                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       233769                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        876804                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          29218                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4513                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18547220                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39895                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1828699                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       947232                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1921                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3557                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128133                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120303                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248436                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14681210                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1380229                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       255379                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2136814                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2097641                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            756585                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.728548                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14539560                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14522506                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9432860                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26619452                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.709863                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354360                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10013003                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12342999                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6204262                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3493                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214162                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7566254                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2978575     39.37%     39.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2065170     27.29%     66.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       838364     11.08%     77.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       456486      6.03%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       402785      5.32%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165397      2.19%     91.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       187139      2.47%     93.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       108020      1.43%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       364318      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7566254                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10013003                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12342999                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1837087                       # Number of memory references committed
system.switch_cpus1.commit.loads              1123624                       # Number of loads committed
system.switch_cpus1.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1791103                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11111204                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       255107                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       364318                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25749015                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37972164                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  50317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10013003                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12342999                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10013003                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848235                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848235                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178919                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178919                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65899317                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20188642                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18864974                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3486                       # number of misc regfile writes
system.l2.replacements                           3032                       # number of replacements
system.l2.tagsinuse                       2045.744034                       # Cycle average of tags in use
system.l2.total_refs                           109436                       # Total number of references to valid blocks.
system.l2.sampled_refs                           5074                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.567994                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            19.208049                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     17.420337                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    558.848651                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     17.859964                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    468.260201                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            524.244202                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            439.902630                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009379                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.008506                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.272875                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.008721                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.228643                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.255979                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.214796                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.998898                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2736                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2531                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5270                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1738                       # number of Writeback hits
system.l2.Writeback_hits::total                  1738                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    92                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2787                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2572                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5362                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2787                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2572                       # number of overall hits
system.l2.overall_hits::total                    5362                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1610                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1337                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3028                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1610                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1337                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3028                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1610                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1337                       # number of overall misses
system.l2.overall_misses::total                  3028                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1921824                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     74750404                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1738249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     60198491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       138608968                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1921824                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     74750404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1738249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     60198491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        138608968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1921824                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     74750404                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1738249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     60198491                       # number of overall miss cycles
system.l2.overall_miss_latency::total       138608968                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3868                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8298                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1738                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1738                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                92                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4397                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3909                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8390                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4397                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3909                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8390                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.370456                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.345657                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.364907                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.366159                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.342031                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.360906                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.366159                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.342031                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.360906                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46873.756098                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46428.822360                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43456.225000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45025.049364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45775.749009                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46873.756098                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46428.822360                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43456.225000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45025.049364                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45775.749009                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46873.756098                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46428.822360                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43456.225000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45025.049364                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45775.749009                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1150                       # number of writebacks
system.l2.writebacks::total                      1150                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1610                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1337                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3028                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3028                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3028                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1685414                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     65408707                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1508740                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     52453140                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    121056001                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1685414                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     65408707                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1508740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     52453140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    121056001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1685414                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     65408707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1508740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     52453140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    121056001                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.370456                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.345657                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.364907                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.366159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.342031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.360906                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.366159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.342031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.360906                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41107.658537                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40626.526087                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37718.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39231.967091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39978.864267                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41107.658537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40626.526087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37718.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39231.967091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39978.864267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41107.658537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40626.526087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37718.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39231.967091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39978.864267                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               500.889795                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001620302                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1983406.538614                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.889795                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062323                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.802708                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1611487                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1611487                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1611487                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1611487                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1611487                       # number of overall hits
system.cpu0.icache.overall_hits::total        1611487                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2765942                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2765942                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2765942                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2765942                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2765942                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2765942                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1611542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1611542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1611542                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1611542                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1611542                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1611542                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50289.854545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50289.854545                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50289.854545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50289.854545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50289.854545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50289.854545                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2194391                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2194391                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2194391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2194391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2194391                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2194391                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51032.348837                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51032.348837                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51032.348837                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51032.348837                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51032.348837                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51032.348837                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4397                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153341663                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4653                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              32955.440146                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   222.448069                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    33.551931                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.868938                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.131062                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1084088                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1084088                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707196                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707196                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1791284                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1791284                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1791284                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1791284                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10985                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10985                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          167                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        11152                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11152                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        11152                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11152                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    416245558                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    416245558                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5282491                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5282491                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    421528049                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    421528049                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    421528049                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    421528049                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1095073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1095073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802436                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802436                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802436                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802436                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010031                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010031                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006187                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006187                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006187                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006187                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37892.176422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37892.176422                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31631.682635                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31631.682635                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37798.426202                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37798.426202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37798.426202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37798.426202                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          903                       # number of writebacks
system.cpu0.dcache.writebacks::total              903                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6639                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6639                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6755                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6755                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4346                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4346                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           51                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4397                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4397                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4397                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4397                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    100391635                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    100391635                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1125349                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1125349                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    101516984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    101516984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    101516984                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    101516984                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002439                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002439                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002439                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002439                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23099.777957                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23099.777957                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22065.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22065.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23087.783489                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23087.783489                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23087.783489                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23087.783489                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               506.356346                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004909721                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1974282.359528                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.356346                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061469                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.811469                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1612820                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1612820                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1612820                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1612820                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1612820                       # number of overall hits
system.cpu1.icache.overall_hits::total        1612820                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2556871                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2556871                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2556871                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2556871                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2556871                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2556871                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1612871                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1612871                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1612871                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1612871                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1612871                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1612871                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50134.725490                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50134.725490                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50134.725490                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50134.725490                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50134.725490                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50134.725490                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2044954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2044954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2044954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2044954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2044954                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2044954                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49876.926829                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49876.926829                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49876.926829                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49876.926829                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49876.926829                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49876.926829                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3909                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148404715                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4165                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35631.384154                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.570127                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.429873                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.865508                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.134492                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1081060                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1081060                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       709690                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        709690                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1860                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1860                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1743                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1743                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1790750                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1790750                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1790750                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1790750                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7749                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7749                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          169                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          169                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7918                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7918                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7918                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7918                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    254754405                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    254754405                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5858457                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5858457                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    260612862                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    260612862                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    260612862                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    260612862                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1088809                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1088809                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       709859                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       709859                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1743                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1743                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1798668                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1798668                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1798668                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1798668                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007117                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000238                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000238                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004402                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004402                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004402                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004402                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32875.778165                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32875.778165                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34665.426036                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34665.426036                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32913.976004                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32913.976004                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32913.976004                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32913.976004                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          835                       # number of writebacks
system.cpu1.dcache.writebacks::total              835                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3881                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3881                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          128                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         4009                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         4009                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         4009                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         4009                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3868                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3868                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3909                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3909                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3909                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3909                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     86085896                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     86085896                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1032002                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1032002                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     87117898                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     87117898                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     87117898                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     87117898                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003553                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003553                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002173                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002173                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002173                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002173                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22255.919338                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22255.919338                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25170.780488                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25170.780488                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22286.492197                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22286.492197                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22286.492197                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22286.492197                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
