{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733270529618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733270529618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 07:02:09 2024 " "Processing started: Wed Dec 04 07:02:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733270529618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1733270529618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Matrixm -c Matrixm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Matrixm -c Matrixm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1733270529618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1733270529952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1733270529952 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "systolic.v(313) " "Verilog HDL information at systolic.v(313): always construct contains both blocking and non-blocking assignments" {  } { { "modules/systolic/systolic.v" "" { Text "D:/Code/FPGADesign/MatrixMul/modules/systolic/systolic.v" 313 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1733270537552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/systolic/systolic.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/systolic/systolic.v" { { "Info" "ISGN_ENTITY_NAME" "1 systolic " "Found entity 1: systolic" {  } { { "modules/systolic/systolic.v" "" { Text "D:/Code/FPGADesign/MatrixMul/modules/systolic/systolic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270537553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733270537553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/systolic/pe.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/systolic/pe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pe " "Found entity 1: pe" {  } { { "modules/systolic/pe.v" "" { Text "D:/Code/FPGADesign/MatrixMul/modules/systolic/pe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270537555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733270537555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/systolic/de.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/systolic/de.v" { { "Info" "ISGN_ENTITY_NAME" "1 de " "Found entity 1: de" {  } { { "modules/systolic/de.v" "" { Text "D:/Code/FPGADesign/MatrixMul/modules/systolic/de.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270537556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733270537556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "systolic " "Elaborating entity \"systolic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1733270537581 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "systolic.v(363) " "Verilog HDL Case Statement warning at systolic.v(363): can't check case statement for completeness because the case expression has too many possible states" {  } { { "modules/systolic/systolic.v" "" { Text "D:/Code/FPGADesign/MatrixMul/modules/systolic/systolic.v" 363 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1733270537586 "|systolic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pe pe:pe0 " "Elaborating entity \"pe\" for hierarchy \"pe:pe0\"" {  } { { "modules/systolic/systolic.v" "pe0" { Text "D:/Code/FPGADesign/MatrixMul/modules/systolic/systolic.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733270537621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de de:de0 " "Elaborating entity \"de\" for hierarchy \"de:de0\"" {  } { { "modules/systolic/systolic.v" "de0" { Text "D:/Code/FPGADesign/MatrixMul/modules/systolic/systolic.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733270537634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/FPGADesign/MatrixMul/output_files/Matrixm.map.smsg " "Generated suppressed messages file D:/Code/FPGADesign/MatrixMul/output_files/Matrixm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1733270537787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733270537794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 07:02:17 2024 " "Processing ended: Wed Dec 04 07:02:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733270537794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733270537794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733270537794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1733270537794 ""}
