# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../cube_root.srcs/sources_1/ip/vio_0_2/hdl" \
"../../../../cube_root.srcs/sources_1/new/c_root.v" \
"../../../../cube_root.srcs/sim_1/new/cube_root_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
