\doxysubsubsection{SD\+\_\+\+Interrupt\+\_\+\+Clock}
\hypertarget{group___s_d___interrupt___clock}{}\label{group___s_d___interrupt___clock}\index{SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}}


macros to handle interrupts and specific clock configurations  


\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_d___interrupt___clock_gaca97372661f1ab537a0ed454b389c06b}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga25d754a9f19a69345b6af096f1f5b2a2}{\+\_\+\+\_\+\+SDIO\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable the SD device. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___interrupt___clock_ga7d931ef97a1d0bab3a3d728d9bed3926}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gad3078138e51a29cf0f1c69c078347d80}{\+\_\+\+\_\+\+SDIO\+\_\+\+DISABLE}}()
\begin{DoxyCompactList}\small\item\em Disable the SD device. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___interrupt___clock_gacf5fc4b08829cb26ec2b9c5fed4afcd6}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+DMA\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga6bda6c5413d3924024b84c98547233fa}{\+\_\+\+\_\+\+SDIO\+\_\+\+DMA\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable the SDIO DMA transfer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___interrupt___clock_ga7dbd11343ec4b6263a0854e83be00d0b}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+DMA\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga001ffe6053dc5141eb08980da3851c42}{\+\_\+\+\_\+\+SDIO\+\_\+\+DMA\+\_\+\+DISABLE}}()
\begin{DoxyCompactList}\small\item\em Disable the SDIO DMA transfer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___interrupt___clock_ga192ad14cc7d38dbfa47d0ad1b89eaff9}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gaa9e3afaf168e4ca1e0db3384ec19e1b2}{\+\_\+\+\_\+\+SDIO\+\_\+\+ENABLE\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the SD device interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___interrupt___clock_ga986859ee429e8886115834c96d6a2fa8}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gaaf2ed87824de8d4506734a5d1676cc9a}{\+\_\+\+\_\+\+SDIO\+\_\+\+DISABLE\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the SD device interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___interrupt___clock_ga7f2b889e698546e552a3017152343c8e}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gad758b5b751fca4580841ee7a790fcce7}{\+\_\+\+\_\+\+SDIO\+\_\+\+GET\+\_\+\+FLAG}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified SD flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___interrupt___clock_ga24f2e83637a26ee62a6cbcd5ce94dada}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga087683825553ad90ae5a84912fb2596f}{\+\_\+\+\_\+\+SDIO\+\_\+\+CLEAR\+\_\+\+FLAG}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the SD\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___interrupt___clock_ga33e5a8825cf2b66e514aa2dad6e627f2}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+GET\+\_\+\+IT}}~(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+, \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+) \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga813e28dac36317a9b302ddf3ce59d36c}{\+\_\+\+\_\+\+SDIO\+\_\+\+GET\+\_\+\+IT}}  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified SD interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___interrupt___clock_gae99d933fdb0a2e1818ba2716c02e2101}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+CLEAR\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gad93c671a251adeeeaabbc30ed9c49fe4}{\+\_\+\+\_\+\+SDIO\+\_\+\+CLEAR\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the SD\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
macros to handle interrupts and specific clock configurations 



\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_d___interrupt___clock_ga24f2e83637a26ee62a6cbcd5ce94dada}\label{group___s_d___interrupt___clock_ga24f2e83637a26ee62a6cbcd5ce94dada} 
\index{SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}!\_\_HAL\_SD\_SDIO\_CLEAR\_FLAG@{\_\_HAL\_SD\_SDIO\_CLEAR\_FLAG}}
\index{\_\_HAL\_SD\_SDIO\_CLEAR\_FLAG@{\_\_HAL\_SD\_SDIO\_CLEAR\_FLAG}!SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_SD\_SDIO\_CLEAR\_FLAG}{\_\_HAL\_SD\_SDIO\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga087683825553ad90ae5a84912fb2596f}{\+\_\+\+\_\+\+SDIO\+\_\+\+CLEAR\+\_\+\+FLAG}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))}



Clear the SD\textquotesingle{}s pending flags. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & SD Handle ~\newline
 \\
\hline
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to clear. ~\newline
 This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SDIO\+\_\+\+FLAG\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) \item SDIO\+\_\+\+FLAG\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) \item SDIO\+\_\+\+FLAG\+\_\+\+CTIMEOUT\+: Command response timeout \item SDIO\+\_\+\+FLAG\+\_\+\+DTIMEOUT\+: Data timeout \item SDIO\+\_\+\+FLAG\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error \item SDIO\+\_\+\+FLAG\+\_\+\+RXOVERR\+: Received FIFO overrun error \item SDIO\+\_\+\+FLAG\+\_\+\+CMDREND\+: Command response received (CRC check passed) \item SDIO\+\_\+\+FLAG\+\_\+\+CMDSENT\+: Command sent (no response required) \item SDIO\+\_\+\+FLAG\+\_\+\+DATAEND\+: Data end (data counter, SDIDCOUNT, is zero) \item SDIO\+\_\+\+FLAG\+\_\+\+STBITERR\+: Start bit not detected on all data signals in wide bus mode \item SDIO\+\_\+\+FLAG\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) \item SDIO\+\_\+\+FLAG\+\_\+\+SDIOIT\+: SD I/O interrupt received \item SDIO\+\_\+\+FLAG\+\_\+\+CEATAEND\+: CE-\/\+ATA command completion signal received for CMD61 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___s_d___interrupt___clock_gae99d933fdb0a2e1818ba2716c02e2101}\label{group___s_d___interrupt___clock_gae99d933fdb0a2e1818ba2716c02e2101} 
\index{SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}!\_\_HAL\_SD\_SDIO\_CLEAR\_IT@{\_\_HAL\_SD\_SDIO\_CLEAR\_IT}}
\index{\_\_HAL\_SD\_SDIO\_CLEAR\_IT@{\_\_HAL\_SD\_SDIO\_CLEAR\_IT}!SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_SD\_SDIO\_CLEAR\_IT}{\_\_HAL\_SD\_SDIO\_CLEAR\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+CLEAR\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gad93c671a251adeeeaabbc30ed9c49fe4}{\+\_\+\+\_\+\+SDIO\+\_\+\+CLEAR\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Clear the SD\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & \+: SD Handle \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the interrupt pending bit to clear. This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SDIO\+\_\+\+IT\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+CTIMEOUT\+: Command response timeout interrupt \item SDIO\+\_\+\+IT\+\_\+\+DTIMEOUT\+: Data timeout interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXOVERR\+: Received FIFO overrun error interrupt \item SDIO\+\_\+\+IT\+\_\+\+CMDREND\+: Command response received (CRC check passed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+CMDSENT\+: Command sent (no response required) interrupt \item SDIO\+\_\+\+IT\+\_\+\+DATAEND\+: Data end (data counter, SDIO\+\_\+\+DCOUNT, is zero) interrupt \item SDIO\+\_\+\+IT\+\_\+\+STBITERR\+: Start bit not detected on all data signals in wide bus mode interrupt \item SDIO\+\_\+\+IT\+\_\+\+SDIOIT\+: SD I/O interrupt received interrupt \item SDIO\+\_\+\+IT\+\_\+\+CEATAEND\+: CE-\/\+ATA command completion signal received for CMD61 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___s_d___interrupt___clock_ga7d931ef97a1d0bab3a3d728d9bed3926}\label{group___s_d___interrupt___clock_ga7d931ef97a1d0bab3a3d728d9bed3926} 
\index{SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}!\_\_HAL\_SD\_SDIO\_DISABLE@{\_\_HAL\_SD\_SDIO\_DISABLE}}
\index{\_\_HAL\_SD\_SDIO\_DISABLE@{\_\_HAL\_SD\_SDIO\_DISABLE}!SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_SD\_SDIO\_DISABLE}{\_\_HAL\_SD\_SDIO\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gad3078138e51a29cf0f1c69c078347d80}{\+\_\+\+\_\+\+SDIO\+\_\+\+DISABLE}}()}



Disable the SD device. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___s_d___interrupt___clock_ga986859ee429e8886115834c96d6a2fa8}\label{group___s_d___interrupt___clock_ga986859ee429e8886115834c96d6a2fa8} 
\index{SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}!\_\_HAL\_SD\_SDIO\_DISABLE\_IT@{\_\_HAL\_SD\_SDIO\_DISABLE\_IT}}
\index{\_\_HAL\_SD\_SDIO\_DISABLE\_IT@{\_\_HAL\_SD\_SDIO\_DISABLE\_IT}!SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_SD\_SDIO\_DISABLE\_IT}{\_\_HAL\_SD\_SDIO\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gaaf2ed87824de8d4506734a5d1676cc9a}{\+\_\+\+\_\+\+SDIO\+\_\+\+DISABLE\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Disable the SD device interrupt. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & SD Handle ~\newline
 \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the SDIO interrupt sources to be disabled. This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SDIO\+\_\+\+IT\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+CTIMEOUT\+: Command response timeout interrupt \item SDIO\+\_\+\+IT\+\_\+\+DTIMEOUT\+: Data timeout interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXOVERR\+: Received FIFO overrun error interrupt \item SDIO\+\_\+\+IT\+\_\+\+CMDREND\+: Command response received (CRC check passed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+CMDSENT\+: Command sent (no response required) interrupt \item SDIO\+\_\+\+IT\+\_\+\+DATAEND\+: Data end (data counter, SDIDCOUNT, is zero) interrupt \item SDIO\+\_\+\+IT\+\_\+\+STBITERR\+: Start bit not detected on all data signals in wide bus mode interrupt \item SDIO\+\_\+\+IT\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+CMDACT\+: Command transfer in progress interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXACT\+: Data transmit in progress interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXACT\+: Data receive in progress interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXFIFOHE\+: Transmit FIFO Half Empty interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXFIFOHF\+: Receive FIFO Half Full interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXFIFOF\+: Transmit FIFO full interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXFIFOF\+: Receive FIFO full interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXFIFOE\+: Transmit FIFO empty interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXFIFOE\+: Receive FIFO empty interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXDAVL\+: Data available in transmit FIFO interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXDAVL\+: Data available in receive FIFO interrupt \item SDIO\+\_\+\+IT\+\_\+\+SDIOIT\+: SD I/O interrupt received interrupt \item SDIO\+\_\+\+IT\+\_\+\+CEATAEND\+: CE-\/\+ATA command completion signal received for CMD61 interrupt ~\newline
 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___s_d___interrupt___clock_ga7dbd11343ec4b6263a0854e83be00d0b}\label{group___s_d___interrupt___clock_ga7dbd11343ec4b6263a0854e83be00d0b} 
\index{SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}!\_\_HAL\_SD\_SDIO\_DMA\_DISABLE@{\_\_HAL\_SD\_SDIO\_DMA\_DISABLE}}
\index{\_\_HAL\_SD\_SDIO\_DMA\_DISABLE@{\_\_HAL\_SD\_SDIO\_DMA\_DISABLE}!SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_SD\_SDIO\_DMA\_DISABLE}{\_\_HAL\_SD\_SDIO\_DMA\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+DMA\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga001ffe6053dc5141eb08980da3851c42}{\+\_\+\+\_\+\+SDIO\+\_\+\+DMA\+\_\+\+DISABLE}}()}



Disable the SDIO DMA transfer. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___s_d___interrupt___clock_gacf5fc4b08829cb26ec2b9c5fed4afcd6}\label{group___s_d___interrupt___clock_gacf5fc4b08829cb26ec2b9c5fed4afcd6} 
\index{SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}!\_\_HAL\_SD\_SDIO\_DMA\_ENABLE@{\_\_HAL\_SD\_SDIO\_DMA\_ENABLE}}
\index{\_\_HAL\_SD\_SDIO\_DMA\_ENABLE@{\_\_HAL\_SD\_SDIO\_DMA\_ENABLE}!SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_SD\_SDIO\_DMA\_ENABLE}{\_\_HAL\_SD\_SDIO\_DMA\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+DMA\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga6bda6c5413d3924024b84c98547233fa}{\+\_\+\+\_\+\+SDIO\+\_\+\+DMA\+\_\+\+ENABLE}}()}



Enable the SDIO DMA transfer. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___s_d___interrupt___clock_gaca97372661f1ab537a0ed454b389c06b}\label{group___s_d___interrupt___clock_gaca97372661f1ab537a0ed454b389c06b} 
\index{SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}!\_\_HAL\_SD\_SDIO\_ENABLE@{\_\_HAL\_SD\_SDIO\_ENABLE}}
\index{\_\_HAL\_SD\_SDIO\_ENABLE@{\_\_HAL\_SD\_SDIO\_ENABLE}!SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_SD\_SDIO\_ENABLE}{\_\_HAL\_SD\_SDIO\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga25d754a9f19a69345b6af096f1f5b2a2}{\+\_\+\+\_\+\+SDIO\+\_\+\+ENABLE}}()}



Enable the SD device. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___s_d___interrupt___clock_ga192ad14cc7d38dbfa47d0ad1b89eaff9}\label{group___s_d___interrupt___clock_ga192ad14cc7d38dbfa47d0ad1b89eaff9} 
\index{SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}!\_\_HAL\_SD\_SDIO\_ENABLE\_IT@{\_\_HAL\_SD\_SDIO\_ENABLE\_IT}}
\index{\_\_HAL\_SD\_SDIO\_ENABLE\_IT@{\_\_HAL\_SD\_SDIO\_ENABLE\_IT}!SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_SD\_SDIO\_ENABLE\_IT}{\_\_HAL\_SD\_SDIO\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gaa9e3afaf168e4ca1e0db3384ec19e1b2}{\+\_\+\+\_\+\+SDIO\+\_\+\+ENABLE\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Enable the SD device interrupt. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & SD Handle ~\newline
 \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the SDIO interrupt sources to be enabled. This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SDIO\+\_\+\+IT\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+CTIMEOUT\+: Command response timeout interrupt \item SDIO\+\_\+\+IT\+\_\+\+DTIMEOUT\+: Data timeout interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXOVERR\+: Received FIFO overrun error interrupt \item SDIO\+\_\+\+IT\+\_\+\+CMDREND\+: Command response received (CRC check passed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+CMDSENT\+: Command sent (no response required) interrupt \item SDIO\+\_\+\+IT\+\_\+\+DATAEND\+: Data end (data counter, SDIDCOUNT, is zero) interrupt \item SDIO\+\_\+\+IT\+\_\+\+STBITERR\+: Start bit not detected on all data signals in wide bus mode interrupt \item SDIO\+\_\+\+IT\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+CMDACT\+: Command transfer in progress interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXACT\+: Data transmit in progress interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXACT\+: Data receive in progress interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXFIFOHE\+: Transmit FIFO Half Empty interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXFIFOHF\+: Receive FIFO Half Full interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXFIFOF\+: Transmit FIFO full interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXFIFOF\+: Receive FIFO full interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXFIFOE\+: Transmit FIFO empty interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXFIFOE\+: Receive FIFO empty interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXDAVL\+: Data available in transmit FIFO interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXDAVL\+: Data available in receive FIFO interrupt \item SDIO\+\_\+\+IT\+\_\+\+SDIOIT\+: SD I/O interrupt received interrupt \item SDIO\+\_\+\+IT\+\_\+\+CEATAEND\+: CE-\/\+ATA command completion signal received for CMD61 interrupt ~\newline
 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___s_d___interrupt___clock_ga7f2b889e698546e552a3017152343c8e}\label{group___s_d___interrupt___clock_ga7f2b889e698546e552a3017152343c8e} 
\index{SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}!\_\_HAL\_SD\_SDIO\_GET\_FLAG@{\_\_HAL\_SD\_SDIO\_GET\_FLAG}}
\index{\_\_HAL\_SD\_SDIO\_GET\_FLAG@{\_\_HAL\_SD\_SDIO\_GET\_FLAG}!SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_SD\_SDIO\_GET\_FLAG}{\_\_HAL\_SD\_SDIO\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_i_o___interrupt___clock_gad758b5b751fca4580841ee7a790fcce7}{\+\_\+\+\_\+\+SDIO\+\_\+\+GET\+\_\+\+FLAG}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))}



Check whether the specified SD flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & SD Handle ~\newline
 \\
\hline
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item SDIO\+\_\+\+FLAG\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) \item SDIO\+\_\+\+FLAG\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) \item SDIO\+\_\+\+FLAG\+\_\+\+CTIMEOUT\+: Command response timeout \item SDIO\+\_\+\+FLAG\+\_\+\+DTIMEOUT\+: Data timeout \item SDIO\+\_\+\+FLAG\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error \item SDIO\+\_\+\+FLAG\+\_\+\+RXOVERR\+: Received FIFO overrun error \item SDIO\+\_\+\+FLAG\+\_\+\+CMDREND\+: Command response received (CRC check passed) \item SDIO\+\_\+\+FLAG\+\_\+\+CMDSENT\+: Command sent (no response required) \item SDIO\+\_\+\+FLAG\+\_\+\+DATAEND\+: Data end (data counter, SDIDCOUNT, is zero) \item SDIO\+\_\+\+FLAG\+\_\+\+STBITERR\+: Start bit not detected on all data signals in wide bus mode. \item SDIO\+\_\+\+FLAG\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) \item SDIO\+\_\+\+FLAG\+\_\+\+CMDACT\+: Command transfer in progress \item SDIO\+\_\+\+FLAG\+\_\+\+TXACT\+: Data transmit in progress \item SDIO\+\_\+\+FLAG\+\_\+\+RXACT\+: Data receive in progress \item SDIO\+\_\+\+FLAG\+\_\+\+TXFIFOHE\+: Transmit FIFO Half Empty \item SDIO\+\_\+\+FLAG\+\_\+\+RXFIFOHF\+: Receive FIFO Half Full \item SDIO\+\_\+\+FLAG\+\_\+\+TXFIFOF\+: Transmit FIFO full \item SDIO\+\_\+\+FLAG\+\_\+\+RXFIFOF\+: Receive FIFO full \item SDIO\+\_\+\+FLAG\+\_\+\+TXFIFOE\+: Transmit FIFO empty \item SDIO\+\_\+\+FLAG\+\_\+\+RXFIFOE\+: Receive FIFO empty \item SDIO\+\_\+\+FLAG\+\_\+\+TXDAVL\+: Data available in transmit FIFO \item SDIO\+\_\+\+FLAG\+\_\+\+RXDAVL\+: Data available in receive FIFO \item SDIO\+\_\+\+FLAG\+\_\+\+SDIOIT\+: SD I/O interrupt received \item SDIO\+\_\+\+FLAG\+\_\+\+CEATAEND\+: CE-\/\+ATA command completion signal received for CMD61 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of SD FLAG (SET or RESET). \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___s_d___interrupt___clock_ga33e5a8825cf2b66e514aa2dad6e627f2}\label{group___s_d___interrupt___clock_ga33e5a8825cf2b66e514aa2dad6e627f2} 
\index{SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}!\_\_HAL\_SD\_SDIO\_GET\_IT@{\_\_HAL\_SD\_SDIO\_GET\_IT}}
\index{\_\_HAL\_SD\_SDIO\_GET\_IT@{\_\_HAL\_SD\_SDIO\_GET\_IT}!SD\_Interrupt\_Clock@{SD\_Interrupt\_Clock}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_SD\_SDIO\_GET\_IT}{\_\_HAL\_SD\_SDIO\_GET\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+SDIO\+\_\+\+GET\+\_\+\+IT~(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+, \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+) \mbox{\hyperlink{group___s_d_i_o___interrupt___clock_ga813e28dac36317a9b302ddf3ce59d36c}{\+\_\+\+\_\+\+SDIO\+\_\+\+GET\+\_\+\+IT}}  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)}



Check whether the specified SD interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & SD Handle ~\newline
 \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the SDIO interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item SDIO\+\_\+\+IT\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+CTIMEOUT\+: Command response timeout interrupt \item SDIO\+\_\+\+IT\+\_\+\+DTIMEOUT\+: Data timeout interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXOVERR\+: Received FIFO overrun error interrupt \item SDIO\+\_\+\+IT\+\_\+\+CMDREND\+: Command response received (CRC check passed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+CMDSENT\+: Command sent (no response required) interrupt \item SDIO\+\_\+\+IT\+\_\+\+DATAEND\+: Data end (data counter, SDIDCOUNT, is zero) interrupt \item SDIO\+\_\+\+IT\+\_\+\+STBITERR\+: Start bit not detected on all data signals in wide bus mode interrupt \item SDIO\+\_\+\+IT\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) interrupt \item SDIO\+\_\+\+IT\+\_\+\+CMDACT\+: Command transfer in progress interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXACT\+: Data transmit in progress interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXACT\+: Data receive in progress interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXFIFOHE\+: Transmit FIFO Half Empty interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXFIFOHF\+: Receive FIFO Half Full interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXFIFOF\+: Transmit FIFO full interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXFIFOF\+: Receive FIFO full interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXFIFOE\+: Transmit FIFO empty interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXFIFOE\+: Receive FIFO empty interrupt \item SDIO\+\_\+\+IT\+\_\+\+TXDAVL\+: Data available in transmit FIFO interrupt \item SDIO\+\_\+\+IT\+\_\+\+RXDAVL\+: Data available in receive FIFO interrupt \item SDIO\+\_\+\+IT\+\_\+\+SDIOIT\+: SD I/O interrupt received interrupt \item SDIO\+\_\+\+IT\+\_\+\+CEATAEND\+: CE-\/\+ATA command completion signal received for CMD61 interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of SD IT (SET or RESET). \\
\hline
\end{DoxyRetVals}
