# MIPS-32-Bit-Processor
The objective of this project was to design a 32-bit MIPS processor featuring pipelining, hazard detection, and forwarding.
