# system info my_softcore on 2024.11.03.13:46:50
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1730601988
#
#
# Files generated for my_softcore on 2024.11.03.13:46:50
files:
filepath,kind,attributes,module,is_top
simulation/my_softcore.v,VERILOG,,my_softcore,true
simulation/submodules/my_softcore_Memory.hex,HEX,,my_softcore_Memory,false
simulation/submodules/my_softcore_Memory.v,VERILOG,,my_softcore_Memory,false
simulation/submodules/my_softcore_cpu.v,VERILOG,,my_softcore_cpu,false
simulation/submodules/my_softcore_jtag.v,VERILOG,,my_softcore_jtag,false
simulation/submodules/my_softcore_performance_counter_0.v,VERILOG,,my_softcore_performance_counter_0,false
simulation/submodules/my_softcore_pio_out.v,VERILOG,,my_softcore_pio_out,false
simulation/submodules/my_softcore_mm_interconnect_0.v,VERILOG,,my_softcore_mm_interconnect_0,false
simulation/submodules/my_softcore_irq_mapper.sv,SYSTEM_VERILOG,,my_softcore_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/my_softcore_cpu_cpu.sdc,SDC,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu.v,VERILOG,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_debug_slave_sysclk.v,VERILOG,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_debug_slave_tck.v,VERILOG,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_debug_slave_wrapper.v,VERILOG,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_nios2_waves.do,OTHER,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_ociram_default_contents.dat,DAT,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_ociram_default_contents.hex,HEX,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_ociram_default_contents.mif,MIF,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_rf_ram_a.dat,DAT,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_rf_ram_a.hex,HEX,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_rf_ram_a.mif,MIF,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_rf_ram_b.dat,DAT,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_rf_ram_b.hex,HEX,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_rf_ram_b.mif,MIF,,my_softcore_cpu_cpu,false
simulation/submodules/my_softcore_cpu_cpu_test_bench.v,VERILOG,,my_softcore_cpu_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/my_softcore_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_router,false
simulation/submodules/my_softcore_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_router_001,false
simulation/submodules/my_softcore_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_router_002,false
simulation/submodules/my_softcore_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_router_004,false
simulation/submodules/my_softcore_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_cmd_demux,false
simulation/submodules/my_softcore_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/my_softcore_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_cmd_mux,false
simulation/submodules/my_softcore_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/my_softcore_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_rsp_demux,false
simulation/submodules/my_softcore_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_rsp_mux,false
simulation/submodules/my_softcore_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/my_softcore_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,my_softcore_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/my_softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,my_softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
my_softcore.Memory,my_softcore_Memory
my_softcore.cpu,my_softcore_cpu
my_softcore.cpu.cpu,my_softcore_cpu_cpu
my_softcore.jtag,my_softcore_jtag
my_softcore.performance_counter_0,my_softcore_performance_counter_0
my_softcore.pio_out,my_softcore_pio_out
my_softcore.mm_interconnect_0,my_softcore_mm_interconnect_0
my_softcore.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
my_softcore.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
my_softcore.mm_interconnect_0.jtag_avalon_jtag_slave_translator,altera_merlin_slave_translator
my_softcore.mm_interconnect_0.performance_counter_0_control_slave_translator,altera_merlin_slave_translator
my_softcore.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
my_softcore.mm_interconnect_0.Memory_s1_translator,altera_merlin_slave_translator
my_softcore.mm_interconnect_0.pio_out_s1_translator,altera_merlin_slave_translator
my_softcore.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
my_softcore.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
my_softcore.mm_interconnect_0.jtag_avalon_jtag_slave_agent,altera_merlin_slave_agent
my_softcore.mm_interconnect_0.performance_counter_0_control_slave_agent,altera_merlin_slave_agent
my_softcore.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
my_softcore.mm_interconnect_0.Memory_s1_agent,altera_merlin_slave_agent
my_softcore.mm_interconnect_0.pio_out_s1_agent,altera_merlin_slave_agent
my_softcore.mm_interconnect_0.jtag_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
my_softcore.mm_interconnect_0.performance_counter_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
my_softcore.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
my_softcore.mm_interconnect_0.Memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
my_softcore.mm_interconnect_0.pio_out_s1_agent_rsp_fifo,altera_avalon_sc_fifo
my_softcore.mm_interconnect_0.router,my_softcore_mm_interconnect_0_router
my_softcore.mm_interconnect_0.router_001,my_softcore_mm_interconnect_0_router_001
my_softcore.mm_interconnect_0.router_002,my_softcore_mm_interconnect_0_router_002
my_softcore.mm_interconnect_0.router_003,my_softcore_mm_interconnect_0_router_002
my_softcore.mm_interconnect_0.router_006,my_softcore_mm_interconnect_0_router_002
my_softcore.mm_interconnect_0.router_004,my_softcore_mm_interconnect_0_router_004
my_softcore.mm_interconnect_0.router_005,my_softcore_mm_interconnect_0_router_004
my_softcore.mm_interconnect_0.cmd_demux,my_softcore_mm_interconnect_0_cmd_demux
my_softcore.mm_interconnect_0.cmd_demux_001,my_softcore_mm_interconnect_0_cmd_demux_001
my_softcore.mm_interconnect_0.rsp_demux_002,my_softcore_mm_interconnect_0_cmd_demux_001
my_softcore.mm_interconnect_0.rsp_demux_003,my_softcore_mm_interconnect_0_cmd_demux_001
my_softcore.mm_interconnect_0.cmd_mux,my_softcore_mm_interconnect_0_cmd_mux
my_softcore.mm_interconnect_0.cmd_mux_001,my_softcore_mm_interconnect_0_cmd_mux
my_softcore.mm_interconnect_0.cmd_mux_004,my_softcore_mm_interconnect_0_cmd_mux
my_softcore.mm_interconnect_0.cmd_mux_002,my_softcore_mm_interconnect_0_cmd_mux_002
my_softcore.mm_interconnect_0.cmd_mux_003,my_softcore_mm_interconnect_0_cmd_mux_002
my_softcore.mm_interconnect_0.rsp_demux,my_softcore_mm_interconnect_0_rsp_demux
my_softcore.mm_interconnect_0.rsp_demux_001,my_softcore_mm_interconnect_0_rsp_demux
my_softcore.mm_interconnect_0.rsp_demux_004,my_softcore_mm_interconnect_0_rsp_demux
my_softcore.mm_interconnect_0.rsp_mux,my_softcore_mm_interconnect_0_rsp_mux
my_softcore.mm_interconnect_0.rsp_mux_001,my_softcore_mm_interconnect_0_rsp_mux_001
my_softcore.mm_interconnect_0.avalon_st_adapter,my_softcore_mm_interconnect_0_avalon_st_adapter
my_softcore.mm_interconnect_0.avalon_st_adapter.error_adapter_0,my_softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0
my_softcore.mm_interconnect_0.avalon_st_adapter_001,my_softcore_mm_interconnect_0_avalon_st_adapter
my_softcore.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,my_softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0
my_softcore.mm_interconnect_0.avalon_st_adapter_002,my_softcore_mm_interconnect_0_avalon_st_adapter
my_softcore.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,my_softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0
my_softcore.mm_interconnect_0.avalon_st_adapter_003,my_softcore_mm_interconnect_0_avalon_st_adapter
my_softcore.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,my_softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0
my_softcore.mm_interconnect_0.avalon_st_adapter_004,my_softcore_mm_interconnect_0_avalon_st_adapter
my_softcore.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,my_softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0
my_softcore.irq_mapper,my_softcore_irq_mapper
my_softcore.rst_controller,altera_reset_controller
my_softcore.rst_controller_001,altera_reset_controller
