SpyGlass run started at 02:13:31 PM on Oct 07 2021 

SpyGlass Predictive Analyzer(R) - Version SpyGlass_vQ-2020.03-SP2-6
Synopsys TestMAX(TM)
Last compiled on Jun  3 2021

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


 Auto-compiling gates libraries

        "../lib/256x32_wirtemask_on_pico_mem/mem256x32_ss_0p90v_0p90v_m40c.lib"
        "../lib/512x32_code_mem/mem512x32_ss_0p90v_0p90v_m40c.lib"
        "../lib/512x64rf_coeff_mem/mem512x64_ss_0p90v_0p90v_m40c.lib"
        "../lib/spsram16384x16_16_writemask_on_main_mem/mem16384x16_ss_0p90v_0p90v_m40c.lib"
        "../lib/256x32_wirtemask_on_pico_mem/USERLIB_ss_0p90v_0p90v_m40c.db"
        "../lib/512x32_code_mem/USERLIB_ss_0p90v_0p90v_m40c.db"
        "../lib/512x64rf_coeff_mem/USERLIB_ss_0p90v_0p90v_m40c.db"
        "../lib/spsram16384x16_16_writemask_on_main_mem/USERLIB_ss_0p90v_0p90v_m40c.db"
    to
        "./spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib" ...already compiled

 Using this already compiled sglib for the current run ...

Running SpyGlass 64-bit Executable: /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Policy: spyglass (Version: SpyGlass_vQ-2020.03-SP2-06) from path: /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
Version of Policy 'openmore': SpyGlass_vQ-2020.03-SP2-06
Loading Shared library libCoreRules-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/libCoreRules-Linux4.spyso 
Loading Shared library libLexRules-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/libLexRules-Linux4.spyso 
Loading Shared library libVeLint-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/libVeLint-Linux4.spyso 
Loading Shared library libVhLint-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/libVhLint-Linux4.spyso 
Version of Policy 'starc': SpyGlass_vQ-2020.03-SP2-06
Loading Shared library libVeStarc-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/starc/libVeStarc-Linux4.spyso 
Loading Shared library libVhStarc-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/starc/libVhStarc-Linux4.spyso 
Version of Policy 'starc2005': SpyGlass_vQ-2020.03-SP2-06
Loading Shared library libVeStarc2002-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/starc2002/libVeStarc2002-Linux4.spyso 
Loading Shared library libVhStarc2002-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/starc2002/libVhStarc2002-Linux4.spyso 
Loading Shared library libVmixedStarc2002-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/starc2002/libVmixedStarc2002-Linux4.spyso 
Loading Shared library libVeStarc2005-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/starc2005/libVeStarc2005-Linux4.spyso 
Loading Shared library libVmixedStarc2005-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/starc2005/libVmixedStarc2005-Linux4.spyso 
Loading Shared library libVhStarc2005-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/starc2005/libVhStarc2005-Linux4.spyso 
Version of Policy 'erc': SpyGlass_vQ-2020.03-SP2-06
Loading Shared library liberc-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/erc/liberc-Linux4.spyso 
Version of Policy 'simulation': SpyGlass_vQ-2020.03-SP2-06
Loading Shared library libvcs-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/simulation/libvcs-Linux4.spyso 
Version of Policy 'lint': SpyGlass_vQ-2020.03-SP2-06
Version of Policy 'latch': SpyGlass_vQ-2020.03-SP2-06
Loading Shared library liblatch-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/latch/liblatch-Linux4.spyso 
Version of Policy 'morelint': SpyGlass_vQ-2020.03-SP2-06
Loading Shared library libVeMoreLint-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/morelint/libVeMoreLint-Linux4.spyso 
Loading Shared library libVhMoreLint-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/morelint/libVhMoreLint-Linux4.spyso 
Version of Policy 'timing': SpyGlass_vQ-2020.03-SP2-06
Loading Shared library libtiming-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/timing/libtiming-Linux4.spyso 
Loading Shared library libformalRules-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/auto-verify/libformalRules-Linux4.spyso 
Version of Policy 'auto-verify': SpyGlass_vQ-2020.03-SP2-06
Version of Policy 'starc2002': SpyGlass_vQ-2020.03-SP2-06

------------------------------------------------------
      Table of Successfully Overloaded Rules
  RuleName            Language          PolicyName
   FieldName    Original Value/Overloaded Value
------------------------------------------------------
  STARC05-1.1.1.1     Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.1.1     VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.1.2     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.1.1.2     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.1.1.5     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.1.1.5     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.1.1.10    Verilog           starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       1/1

  STARC05-1.1.1.10    VHDL              starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       1/1

  STARC05-1.1.2.2     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.2.2     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.2.3     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.2.3     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.2.4     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.2.4     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.2.5     Verilog           starc2005
   SEVERITY:    NULL/Reference

  STARC05-1.1.2.5     VHDL              starc2005
   SEVERITY:    NULL/Reference

  STARC05-1.1.2.6a    Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.2.6a    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.2.6b    Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.2.6b    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.3.1     Verilog           starc2005
   SEVERITY:    NULL/Reference

  STARC05-1.1.3.1     VHDL              starc2005
   SEVERITY:    NULL/Reference

  STARC05-1.1.4.7     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.4.7     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-1.1.5.2a    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2a    VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2c    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.2c    VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-1.1.5.3     Verilog           starc2005
   SEVERITY:    Reference/Reference

  STARC05-1.1.5.3     VHDL              starc2005
   SEVERITY:    Reference/Reference

  STARC05-1.2.1.1a    Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.2.1.1b    Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-1.2.1.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Error

  STARC05-1.2.1.3     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.3.1.2     Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.2     VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.3     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Warning

  STARC05-1.3.1.5a    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.5a    VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/1

  STARC05-1.3.1.5b    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-1.3.1.5b    VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/1

  STARC05-1.3.1.6     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.3.2.1a    Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.3.2.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.4.1.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.4.3.1c    Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.4.3.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.4.3.4     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Warning

  STARC05-1.4.3.6     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.4.3.6     VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-1.5.1.1     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-1.5.1.2     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-1.6.1.4     Verilog           starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       0/1

  STARC05-1.6.1.4     VHDL              starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       0/1

  Prereqs_STARC05-1.6.2.1  Verilog+VHDL      starc2005
   SEVERITY:    Data/Data

  STARC05-1.6.2.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-1.6.2.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1
   ORDER:       1/0

  STARC05-2.1.6.2     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.1.6.2     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.1.6.3     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.1.6.3     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.2.2.1     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.2.2.1     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.2.2.2a    Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.2.2.2a    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.3.1.1     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.3.1.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       1/0

  STARC05-2.3.1.4     Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.3.1.4     VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.3.1.5a    Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.1.5a    VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.3.1     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.3.1     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.3.2a    Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.3.2a    VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.3.3.2b    Verilog           starc2005
   SEVERITY:    NULL/Reference

  STARC05-2.3.3.2b    VHDL              starc2005
   SEVERITY:    NULL/Reference

  STARC05-2.3.5.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.3.6.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.4.1.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.4.1.3     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.4.1.3     VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.4.1.4     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.4.1.5     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Error

  STARC05-2.5.1.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.5.1.4     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.5.1.6     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.5.1.7     Verilog           starc2005
   SEVERITY:    NULL/Warning
   ORDER:       1/0

  STARC05-2.5.1.7     VHDL              starc2005
   SEVERITY:    NULL/Warning
   ORDER:       1/0

  STARC05-2.5.1.8     Verilog           starc2005
   SEVERITY:    Recommended2/Recommended2
   ORDER:       1/0

  STARC05-2.5.1.8     VHDL              starc2005
   SEVERITY:    Recommended2/Recommended2
   ORDER:       1/0

  STARC05-2.5.2.1     Verilog+VHDL      starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.6.1.3     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.6.1.3     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.6.2.1     Verilog           starc2005
   SEVERITY:    Caution/Mandatory

  STARC05-2.6.2.1     VHDL              starc2005
   SEVERITY:    Caution/Mandatory

  STARC05-2.7.1.3a    Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.7.1.3a    VHDL              starc2005
   SEVERITY:    Mandatory/Recommended1

  STARC05-2.7.1.3b    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.7.1.3b    VHDL              starc2005
   SEVERITY:    Reference/Recommended3
   ORDER:       1/1

  STARC05-2.7.2.1     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.7.2.1     VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.7.3.4     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.7.3.4     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.8.1.4     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.8.1.4     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.8.3.1     Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.8.3.1     VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/1

  STARC05-2.9.1.1     Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.9.1.1     VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.9.2.1     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.9.2.1     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.9.2.2     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3
   ORDER:       0/0

  STARC05-2.9.2.2     VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.9.2.4     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.9.2.4     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.10.6.6    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.10.6.6    VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/1

  STARC05-2.10.7.1    Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.7.1    VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.11.2.1    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.11.2.1    VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.11.3.1    Verilog           starc2005
   SEVERITY:    NULL/Warning
   ORDER:       1/0

  STARC05-2.11.3.1    VHDL              starc2005
   SEVERITY:    Recommended/Warning
   ORDER:       1/1

  STARC05-2.11.4.1    Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.11.4.1    VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-3.1.2.7     Verilog           starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       0/1

  STARC05-3.1.2.7     VHDL              starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       0/1

  STARC05-3.1.4.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.3     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.4     VHDL              starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.4.5     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-3.1.4.5     VHDL              starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-3.3.1.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-3.3.1.4a    Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.3.2.2     Verilog+VHDL      starc2005
   SEVERITY:    Recommended3/Recommended3
   ORDER:       1/0

  STARC05-3.3.2.3     Verilog+VHDL      starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-3.3.3.1     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-3.3.6.2     Verilog+VHDL      starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-3.5.3.1     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-3.5.3.1     VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-3.5.6.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-3.5.6.4     VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-1.1.4.5     Verilog           starc2005
   SEVERITY:    NULL/Reference

  STARC05-1.4.4.2     Verilog           starc2005
   SEVERITY:    NULL/Reference

  STARC05-2.1.3.2     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.3.5     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.4.1     Verilog           starc2005
   SEVERITY:    NULL/Reference

  STARC05-2.1.4.5     Verilog           starc2005
   SEVERITY:    NULL/Warning

  STARC05-2.1.4.6a    Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.1.4.6b    Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-2.1.5.3     Verilog           starc2005
   SEVERITY:    NULL/Warning
   ORDER:       1/0

  STARC05-2.1.6.4     Verilog           starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.1.6.5     Verilog           starc2005
   SEVERITY:    Mandatory/Warning

  STARC05-2.2.2.2b    Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.2.3.1     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.2.3.2     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.2.3.3     Verilog           starc2005
   SEVERITY:    NULL/Warning

  STARC05-2.3.1.5b    Verilog           starc2005
   SEVERITY:    NULL/Error

  STARC05-2.3.1.6     Verilog           starc2005
   SEVERITY:    NULL/Warning

  STARC05-2.3.2.1     Verilog           starc2005
   SEVERITY:    Caution/Reference

  STARC05-2.3.4.2     Verilog           starc2005
   SEVERITY:    Caution/Mandatory

  STARC05-2.5.1.9     Verilog           starc2005
   SEVERITY:    NULL/Warning
   ORDER:       1/0

  STARC05-2.7.4.3     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.8.1.5     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.8.1.6     Verilog           starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.8.3.5     Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.8.3.7     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.8.4.1a    Verilog           starc2005
   SEVERITY:    NULL/Reference
   ORDER:       1/0

  STARC05-2.8.4.1b    Verilog           starc2005
   SEVERITY:    Caution/Reference
   ORDER:       1/0

  STARC05-2.8.4.3     Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.8.4.4     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.8.5.1     Verilog           starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.8.5.2     Verilog           starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.8.5.3     Verilog           starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.8.5.4     Verilog           starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.9.1.2a    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.1.2b    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.1.2c    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.9.1.2d    Verilog           starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.10.1.7    Verilog           starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.2.3    Verilog           starc2005
   SEVERITY:    NULL/Warning

  STARC05-2.10.3.2a   Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.10.3.2b   Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.10.3.2c   Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.10.3.5    Verilog           starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.10.3.6    Verilog           starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       0/1

  STARC05-2.10.5.5    Verilog           starc2005
   SEVERITY:    Recommended2/Recommended2
   ORDER:       1/0

  STARC05-2.10.6.1    Verilog           starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-2.11.4.2    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.3.1     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-3.1.3.4a    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.1.3.4b    Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.2.2.3     Verilog           starc2005
   SEVERITY:    Recommended/Recommended3

  STARC05-3.2.2.5     Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-3.2.2.7     Verilog           starc2005
   SEVERITY:    NULL/Recommended3

  STARC05-3.2.3.2     Verilog           starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-3.2.4.3     Verilog           starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-3.5.6.7     Verilog           starc2005
   SEVERITY:    Recommended3/Recommended3

  STARC05-2.10.3.7    Verilog           starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.1.3vb   VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-1.1.4.1vb   VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-1.1.6.4     VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.1.3     VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.1.2.6     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.1.3.3     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.7.1     VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory
   ORDER:       0/1

  STARC05-2.1.7.3     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-2.1.8.1     VHDL              starc2005
   SEVERITY:    NULL/Reference

  STARC05-2.1.8.2     VHDL              starc2005
   SEVERITY:    NULL/Reference
   ORDER:       1/0

  STARC05-2.1.8.4     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.8.5a    VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.8.5b    VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.8.6     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.8.9     VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.8.10    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.1.9.4     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.9.5     VHDL              starc2005
   SEVERITY:    NULL/Mandatory
   ORDER:       0/1

  STARC05-2.1.10.1    VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.10.2    VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.10.3    VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.10.4    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.5    VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.10.6    VHDL              starc2005
   SEVERITY:    Prohibited/Recommended1

  STARC05-2.1.10.8    VHDL              starc2005
   SEVERITY:    NULL/Recommended2
   ORDER:       1/0

  STARC05-2.1.10.9    VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.10.10   VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.10.11   VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.1.10.12   VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.1.10.13   VHDL              starc2005
   SEVERITY:    Mandatory/Mandatory

  STARC05-2.3.1.8     VHDL              starc2005
   SEVERITY:    Prohibited/Mandatory

  STARC05-2.3.1.9     VHDL              starc2005
   SEVERITY:    NULL/Reference

  STARC05-2.3.2.4     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.9.3.1     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-2.10.1.2    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.10.1.3    VHDL              starc2005
   SEVERITY:    Recommended1/Recommended1

  STARC05-2.10.4.3    VHDL              starc2005
   SEVERITY:    Recommended/Recommended1

  STARC05-2.10.4.7    VHDL              starc2005
   SEVERITY:    Recommended2/Recommended2

  STARC05-2.10.4.8    VHDL              starc2005
   SEVERITY:    NULL/Recommended1

  STARC05-2.10.7.2    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-2.11.5.2    VHDL              starc2005
   SEVERITY:    NULL/Recommended2

  STARC05-3.1.3.5     VHDL              starc2005
   SEVERITY:    NULL/Recommended3
   ORDER:       1/0

  STARC05-3.1.6.1     VHDL              starc2005
   SEVERITY:    Recommended/Reference

  STARC05-3.1.6.2     VHDL              starc2005
   SEVERITY:    Caution/Reference

  STARC05-3.2.3.3     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-3.2.4.1     VHDL              starc2005
   SEVERITY:    NULL/Mandatory

  STARC05-3.5.6.3a    VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-3.5.6.3b    VHDL              starc2005
   SEVERITY:    Recommended/Recommended2

  STARC05-2.3.1.2c    Verilog           starc2005
   SEVERITY:    Mandatory/Error

  W421                Verilog           lint
   SEVERITY:    Warning/Error

  W421                VHDL              lint
   SEVERITY:    Warning/Error

  sim_race02          Verilog           simulation
   SEVERITY:    NULL/Warning

  W416                Verilog           lint
   SEVERITY:    NULL/Error

  W416                VHDL              lint
   SEVERITY:    NULL/Error

  PragmaComments-ML   Verilog           morelint
   SEVERITY:    NULL/Data

  PragmaComments-ML   VHDL              morelint
   SEVERITY:    NULL/Data

  W289                Verilog           lint
   SEVERITY:    NULL/Error

  W293                Verilog           lint
   SEVERITY:    Warning/Error

  W293                VHDL              lint
   SEVERITY:    NULL/Error

  W352                Verilog           lint
   SEVERITY:    Warning/Error

  W398                Verilog           lint
   SEVERITY:    NULL/Error

  W398                VHDL              lint
   SEVERITY:    NULL/Error

  W422                Verilog           lint
   SEVERITY:    Warning/Error

  W422                VHDL              lint
   SEVERITY:    NULL/Error

  W71                 Verilog           lint
   SEVERITY:    NULL/Error

  W71                 VHDL              lint
   SEVERITY:    NULL/Error

  ParamWidthMismatch-ML  Verilog           morelint
   SEVERITY:    NULL/Warning

  ReportPortInfo-ML   Verilog+VHDL      morelint
   SEVERITY:    Info/Data

  STARC05-2.1.3.1     Verilog           starc2005
   SEVERITY:    NULL/Warning

  W110                Verilog           lint
   SEVERITY:    NULL/Error

  W122                Verilog           lint
   SEVERITY:    NULL/Error

  W122                VHDL              lint
   SEVERITY:    NULL/Error

  W123                Verilog           lint
   SEVERITY:    NULL/Error

  W123                VHDL              lint
   SEVERITY:    NULL/Error

  W19                 Verilog           lint
   SEVERITY:    NULL/Error

  W218                Verilog           lint
   SEVERITY:    NULL/Error

  W505                Verilog           lint
   SEVERITY:    NULL/Error

  W505                VHDL              lint
   SEVERITY:    NULL/Error

  W66                 Verilog           lint
   SEVERITY:    NULL/Error

  InferLatch          Verilog+VHDL      openmore
   SEVERITY:    NULL/Error

  RegInputOutput-ML   Verilog+VHDL      morelint
   SEVERITY:    NULL/Data

  STARC05-2.3.4.1v    VHDL              starc2005
   SEVERITY:    NULL/Warning

  W336                Verilog           lint
   SEVERITY:    NULL/Error

  W414                Verilog           lint
   SEVERITY:    Warning/Error

  W450L               Verilog           latch
   SEVERITY:    NULL/Warning

  UndrivenInTerm-ML   Verilog+VHDL      morelint
   SEVERITY:    NULL/Error

  BufClock            Verilog+VHDL      openmore
   SEVERITY:    NULL/Warning

  checkPinConnectedToSupply  Verilog+VHDL      erc
   SEVERITY:    NULL/Error

  CombLoop            Verilog+VHDL      openmore
   SEVERITY:    (MsgLabel: CombLoop) Guideline/Error

  FlopClockConstant   Verilog+VHDL      erc
   SEVERITY:    (MsgLabel: FlopClockConstant) Warning/Error

  LatchFeedback       Verilog+VHDL      latch
   SEVERITY:    NULL/Error

  W415                Verilog+VHDL      lint
   SEVERITY:    (MsgLabel: W415) Warning/Error

  STARC02-1.1.5.1     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.1     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.3     Verilog           ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.5.3     VHDL              ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.5.4     Verilog           ---
   SEVERITY:    Reference/Reference

  STARC02-1.1.5.4     VHDL              ---
   SEVERITY:    Reference/Reference

  Prereqs_STARC02-1.6.2.1  Verilog+VHDL      ---
   SEVERITY:    Data/Data

  STARC02-1.6.2.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.2.1.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Reference

  STARC02-2.4.1.2     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.5.1.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.2.1.1a    Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.2.1.1b    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended1

  STARC02-1.2.1.3     Verilog+VHDL      ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.3.1.3     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.3.1.6     Verilog+VHDL      ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.3.2.1a    Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.3.2.1b    Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.3.2.2     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.4.1.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.4.3.1a    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.4.3.1b    Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.4.3.2     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.4.3.4     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.5.1.1     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.5.1.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended1

  STARC02-1.5.1.5     Verilog+VHDL      ---
   SEVERITY:    Recommended/Reference

  STARC02-1.6.1.1     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.6.1.2     Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.6.2.2     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.6.2.2a    Verilog+VHDL      ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-1.6.3.1     Verilog+VHDL      ---
   SEVERITY:    Reference/Reference

  STARC02-1.6.3.2     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.5.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.3.6.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.5.1.4     Verilog+VHDL      ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.5.2.1     Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.1.4.5     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.1.4.5     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.3.1.1     Verilog+VHDL      ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.3.1.4a    Verilog+VHDL      ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-1.1.1.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.1.2     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.1.3a    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.1.3a    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.1.8     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.1.8     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.1.10    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.1.10    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.2.2     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.2.2     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.2.3     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.2.3     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.2.4     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.2.4     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.2.6a    Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.1.2.6a    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.1.2.6b    Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.1.2.6b    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.1.4.2     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.4.2     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.4.6     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.4.6     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.4.7     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.4.7     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.4.8     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.4.8     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.4.9     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.4.9     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.3.1.2     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.3.1.2     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.6.1.4     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.6.1.4     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.1.1     Verilog           ---
   SEVERITY:    NULL/Reference

  STARC02-2.1.1.1     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.1.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.1.2     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.3.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.3.1     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.3.4     Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.1.3.4     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.6.1     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.1.6.1     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.6.2     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.6.2     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.6.3     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.6.3     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.2.2.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.2.2.1     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.1.1     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.1.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.3.1.2a    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2a    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.1.2b    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2b    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.1.2c    Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.2c    VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.1.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.1.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.2.2     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.2.2     VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.3.3.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.3.1     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.3.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.3.2     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.6.2a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.3.6.2a    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.3.6.2b    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.3.6.2b    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.5.1.5a    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.5.1.5a    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.6.1.3     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.6.1.3     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.6.2.1     Verilog           ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.6.2.1     VHDL              ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.6.2.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.6.2.2     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.7.1.3a    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.7.1.3a    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.1.3b    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.7.1.3b    VHDL              ---
   SEVERITY:    Reference/Recommended1

  STARC02-2.7.2.1     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.7.2.1     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.7.3.1a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.1a    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.1b    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.7.3.1b    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.7.3.3a    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3a    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3b    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3b    VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.7.3.3c    Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.7.3.3c    VHDL              ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.8.1.4     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.8.1.4     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.8.3.1     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.8.3.1     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.9.1.1     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.9.1.1     VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.9.2.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.9.2.1     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.9.2.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.9.2.2     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.9.2.3     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.9.2.3     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.9.2.4     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.9.2.4     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.3.1    Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.10.3.1    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.10.6.5    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.6.5    VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.11.1.4    Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.11.1.4    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.11.2.1    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.2.1    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.3.1    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.3.1    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-2.11.4.1    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.4.1    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.1.4.4     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.4.4     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.5.2     Verilog           ---
   SEVERITY:    NULL/Reference

  STARC02-3.1.5.2     VHDL              ---
   SEVERITY:    NULL/Reference

  STARC02-3.2.2.1     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.2.2.1     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.2.3.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.2.3.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-3.5.6.2a    Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.2a    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.4     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.4     VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.3.4.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.4.1     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.4.1.3     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.4.1.3     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.5.2a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.2a    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.2c    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.5.2c    VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.2a    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.1.3.2b    Verilog+VHDL      ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.1.3.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-1.1.1.1     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.1.1.1     VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-1.1.1.5     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.1.5     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.3.1.5a    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.3.1.5a    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.3.1.5b    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.3.1.5b    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.6.1.4     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.6.1.4     VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.1.2.7     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.1.2.7     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.1.4.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.4.3     VHDL              ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.5.3.1     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-3.5.3.1     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-3.2.3.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.2.4.3     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.1.6     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.4.5     Verilog           ---
   SEVERITY:    NULL/Reference

  STARC02-2.1.3.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.3.5     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.4.5     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.4.6a    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.4.6b    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.1.5.3     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.1.6.4     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.2.3.2     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.2.3.3     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.1.5b    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.1.6     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.4.2     Verilog           ---
   SEVERITY:    Caution/Mandatory

  STARC02-2.7.4.3     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.8.1.3     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.8.1.5     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.8.1.6     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.8.3.4a    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.8.3.4b    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.8.3.5     Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.8.4.1a    Verilog           ---
   SEVERITY:    NULL/Reference

  STARC02-2.8.4.1b    Verilog           ---
   SEVERITY:    Caution/Reference

  STARC02-2.8.4.3     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.8.4.4     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.8.5.1     Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.8.5.2     Verilog           ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.8.5.3     Verilog           ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.8.5.4     Verilog           ---
   SEVERITY:    Recommended/Recommended2

  STARC02-2.9.1.2a    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.1.2b    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.1.2c    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.9.1.2d    Verilog           ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.10.1.4b   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.1.4c   Verilog           ---
   SEVERITY:    Mandatory/Recommended1

  STARC02-2.10.2.3    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.3.2a   Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.3.2b   Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.3.2c   Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.3.5    Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.10.3.6    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.10.4.5    Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.10.5.1    Verilog           ---
   SEVERITY:    NULL/Reference

  STARC02-2.10.6.1    Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.4.2    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.1.3.1     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.1.3.4a    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.4     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-3.2.2.5     Verilog           ---
   SEVERITY:    NULL/Recommended2

  STARC02-3.5.2.1     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.2.3.1     Verilog           ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.3.2.1     Verilog           ---
   SEVERITY:    Caution/Reference

  STARC02-1.4.4.1     Verilog           ---
   SEVERITY:    NULL/Reference

  STARC02-1.1.4.4     Verilog           ---
   SEVERITY:    NULL/Recommended1

  STARC02-3.1.3.4b    Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.2     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.3     Verilog           ---
   SEVERITY:    Recommended/Recommended3

  STARC02-3.2.2.7     Verilog           ---
   SEVERITY:    NULL/Recommended3

  STARC02-1.1.1.3b    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-1.1.6.1     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-1.1.6.4     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.3.3     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.7.1     VHDL              ---
   SEVERITY:    Mandatory/Mandatory

  STARC02-2.1.7.3     VHDL              ---
   SEVERITY:    Recommended/Reference

  STARC02-2.1.8.1     VHDL              ---
   SEVERITY:    NULL/Reference

  STARC02-2.1.8.2     VHDL              ---
   SEVERITY:    NULL/Reference

  STARC02-2.1.8.4     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.8.5a    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.8.5b    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.8.6     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.8.9     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.8.10    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.1.9.4     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.9.5     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.1.10.1    VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.10.2    VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.10.3    VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.10.4    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.5    VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.1.10.6    VHDL              ---
   SEVERITY:    Prohibited/Recommended1

  STARC02-2.1.10.8    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.3.1.8     VHDL              ---
   SEVERITY:    Prohibited/Mandatory

  STARC02-2.3.2.4     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.5.1.5b    VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.8.3.3     VHDL              ---
   SEVERITY:    NULL/Recommended1

  STARC02-2.9.3.1     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-2.10.1.2    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.10.4.3    VHDL              ---
   SEVERITY:    Recommended/Recommended1

  STARC02-2.10.7.2    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-2.11.1.1    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-2.11.5.2    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-3.1.3.2c    VHDL              ---
   SEVERITY:    NULL/Recommended3

  STARC02-3.1.6.1     VHDL              ---
   SEVERITY:    Recommended/Reference

  STARC02-3.1.6.2     VHDL              ---
   SEVERITY:    Caution/Reference

  STARC02-3.2.3.3     VHDL              ---
   SEVERITY:    NULL/Mandatory

  STARC02-3.5.6.2b    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-3.5.6.3a    VHDL              ---
   SEVERITY:    Recommended/Recommended2

  STARC02-1.1.4.1b    VHDL              ---
   SEVERITY:    NULL/Recommended2

  STARC02-3.5.6.3b    VHDL              ---
   SEVERITY:    Recommended/Recommended2
------------------------------------------------------


INFO [326]    SpyGlass Design Database './spyglass-1/soctop/.SG_SaveRestoreDB' can not be restored because:
              Design restore operation failed as policies 'auto-verify' were not specified during design save (saved with policies 'openmore starc starc2005 erc simulation lint latch spyglass morelint timing Audits area miscellaneous srp srs_3.1 starc2002 starcad-21 dft_dsm dft clock-reset').              Saving Database again
Loading perl file for 'Audits' policy from path: /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/Audits/Audits-policy.pl
Version of Policy 'Audits': SpyGlass_vQ-2020.03-SP2-06
Loading Shared library libVhAudits-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/Audits/libVhAudits-Linux4.spyso 
Loading Shared library libVeAudits-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/Audits/libVeAudits-Linux4.spyso 
Loading perl file for 'area' policy from path: /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/area/area-policy.pl
Version of Policy 'area': SpyGlass_vQ-2020.03-SP2-06
Loading Shared library libarea-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/area/libarea-Linux4.spyso 
Loading perl file for 'miscellaneous' policy from path: /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/miscellaneous/miscellaneous-policy.pl
Version of Policy 'miscellaneous': SpyGlass_vQ-2020.03-SP2-06
Loading Shared library libmiscellaneous-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/miscellaneous/libmiscellaneous-Linux4.spyso 
Loading perl file for 'starc2002' policy from path: /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/starc2002/starc2002-policy.pl
Loading perl file for 'starcad-21' policy from path: /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/starcad-21/starcad-21-policy.pl
Version of Policy 'starcad-21': SpyGlass_vQ-2020.03-SP2-06
Loading Shared library libVmixedMetho-Linux4.spyso from /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/policies/starcad-21/libVmixedMetho-Linux4.spyso 
Enabling Following Rules Only For Save:
 ResetFlop-ML
Prereqs_STARC-1.6.2.1
Prereqs_STARC05-1.6.2.1
ReportCksum
GenTopLevelBlocksForAutoSoc
Total Rules Enabled Only For Save : 5
##build_id : Q-2020.03-SP2-6
##system   : Linux RDserver03 3.10.0-1160.el7.x86_64 #1 SMP Mon Oct 19 16:18:59 UTC 2020 x86_64
##cwd      : /home/users/team3_03/Desktop/design2021/spyglass
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -nl \
             -top 'soctop' \
             -lib accellera_vlog /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_verilog \
             -lib accellera /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_vhdl \
             -lib WORK ./spyglass-1/soctop/WORK \
             -lib accellera_vlog /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_verilog \
             -lib accellera /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/auxi/ovl/precompile/Linux4/accellera_vhdl \
             -batch \
             -sgdc '/eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc' \
             -sgdc '/eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc' \
             -wdir './spyglass-1/soctop/lint/lint_turbo_rtl' \
             -dbdir './spyglass-1/soctop/.SG_SaveRestoreDB' \
             -mixed \
             -policy='openmore,starc,starc2005,erc,simulation,lint,latch,spyglass,morelint,timing,auto-verify' \
             --goal_info 'lint/lint_turbo_rtl@' \
             -rules='badimplicitSM1,badimplicitSM2,badimplicitSM4,BlockHeader,bothedges,STARC05-2.1.6.5,STARC05-2.3.1.2c,W421,W442a,W442b,W442c,W442f,sim_race02,W110a,W416,CheckDelayTimescale-ML,PragmaComments-ML,STARC05-2.10.2.3,STARC05-2.11.3.1,STARC05-2.3.1.5b,W215,W216,W289,W292,W293,W317,W352,W398,W422,W424,W426,W467,W480,W481a,W481b,W496a,W496b,W71,NoAssignX-ML,NoXInCase-ML,ParamWidthMismatch-ML,ReportPortInfo-ML,STARC05-2.1.3.1,STARC05-2.1.5.3,STARC05-2.2.3.3,STARC05-2.3.1.6,W110,W116,W122,W123,W19,W218,W240,W263,W337,W362,W486,W499,W502,W505,W66,InferLatch,RegInputOutput-ML,STARC05-2.3.4.1v,STARC05-2.5.1.7,STARC05-2.5.1.9,W336,W414,W450L,UndrivenInTerm-ML,BufClock,checkPinConnectedToSupply,CombLoop,FlopClockConstant,FlopEConst,FlopSRConst,LatchFeedback,STARC05-1.2.1.2,STARC05-1.3.1.3,STARC05-1.4.3.4,STARC05-2.1.4.5,STARC05-2.4.1.5,STARC05-2.5.1.2,W392,W415,STARC05-2.10.1.4a,STARC05-2.10.1.4b,W156,STARC05-2.3.3.1,W415a,W287b,W224,W287a,W528,mixedsenselist,W339a,STARC05-2.10.3.2a' \
             -gateslib '../lib/256x32_wirtemask_on_pico_mem/mem256x32_ss_0p90v_0p90v_m40c.lib' \
             -gateslib '../lib/512x32_code_mem/mem512x32_ss_0p90v_0p90v_m40c.lib' \
             -gateslib '../lib/512x64rf_coeff_mem/mem512x64_ss_0p90v_0p90v_m40c.lib' \
             -gateslib '../lib/spsram16384x16_16_writemask_on_main_mem/mem16384x16_ss_0p90v_0p90v_m40c.lib' \
             -templatedir '/eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff' \
             -projectwdir './spyglass-1' \
             -gateslibdb '../lib/256x32_wirtemask_on_pico_mem/USERLIB_ss_0p90v_0p90v_m40c.db' \
             -gateslibdb '../lib/512x32_code_mem/USERLIB_ss_0p90v_0p90v_m40c.db' \
             -gateslibdb '../lib/512x64rf_coeff_mem/USERLIB_ss_0p90v_0p90v_m40c.db' \
             -gateslibdb '../lib/spsram16384x16_16_writemask_on_main_mem/USERLIB_ss_0p90v_0p90v_m40c.db' \
             --template_info 'lint/lint_turbo_rtl' \
             -overloadrules 'STARC05-2.1.6.5+severity=Warning,STARC05-2.3.1.2c+severity=Error,W421+severity=Error,sim_race02+severity=Warning,W416+severity=Error,PragmaComments-ML+severity=Data,STARC05-2.10.2.3+severity=Warning,STARC05-2.11.3.1+severity=Warning,STARC05-2.3.1.5b+severity=Error,W289+severity=Error,W293+severity=Error,W352+severity=Error,W398+severity=Error,W422+severity=Error,W71+severity=Error,ParamWidthMismatch-ML+severity=Warning,ReportPortInfo-ML+severity=Data,STARC05-2.1.3.1+severity=Warning,STARC05-2.1.5.3+severity=Warning,STARC05-2.2.3.3+severity=Warning,STARC05-2.3.1.6+severity=Warning,W110+severity=Error,W122+severity=Error,W123+severity=Error,W19+severity=Error,W218+severity=Error,W505+severity=Error,W66+severity=Error,InferLatch+severity=Error,RegInputOutput-ML+severity=Data,STARC05-2.3.4.1v+severity=Warning,STARC05-2.5.1.7+severity=Warning,STARC05-2.5.1.9+severity=Warning,W336+severity=Error,W414+severity=Error,W450L+severity=Warning,UndrivenInTerm-ML+severity=Error,BufClock+severity=Warning,checkPinConnectedToSupply+severity=Error,CombLoop+msgLabel=CombLoop+severity=Error,FlopClockConstant+msgLabel=FlopClockConstant+severity=Error,LatchFeedback+severity=Error,STARC05-1.2.1.2+severity=Error,STARC05-1.3.1.3+severity=Warning,STARC05-1.4.3.4+severity=Warning,STARC05-2.1.4.5+severity=Warning,STARC05-2.4.1.5+severity=Error,W415+msgLabel=W415+severity=Error' \
             -enable_fast_traversal \
             -smart_rule_execution \
             -enable_save_restore \
             -enable_gateslib_autocompile \
             -enable_save_restore_builtin 'true' \
             -assume_driver_load=yes \
             -checkInHierarchy=yes \
             -checkRTLCInst=yes \
             -checkalldimension=yes \
             -checkconstassign=yes \
             -checkfullbus=yes \
             -checkfullrecord=yes \
             -chkTopModule=yes \
             -enableE2Q=yes \
             -ignoreModuleInstance=yes \
             -new_flow_width=yes \
             -nocheckoverflow=yes \
             -report_inferred_cell=yes \
             -reportundrivenout=no \
             -strict=W342,W343 \
             -treat_latch_as_combinational=yes \
             -64bit  \
             ../rtl/compute.v \
             ../rtl/memory.v \
             ../rtl/picorv32.v \
             ../rtl/picosoc.v \
             ../rtl/sequencer.v \
             ../rtl/simpleuart.v \
             ../rtl/soctop.v \
             ../rtl/spimemio.v \
             ../rtl/top.v

##verbosity level   : 2
##exact cmdline arg : -batch -project spyglass-1.prj -goal lint/lint_turbo_rtl -64bit
##spyglass_run.csh begins :
;	cd /home/users/team3_03/Desktop/design2021/spyglass
;	setenv ATRENTA_LICENSE_FILE 27000@RDserver03
;	setenv SPYGLASS_LD_PRELOAD /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/lib/libreplacemalloc.so
;	setenv SPYGLASS_DW_PATH /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/dw_support
;	/eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/bin/spyglass  -batch -project spyglass-1.prj -goal lint/lint_turbo_rtl -64bit
##spyglass_run.csh ends
##files    : ../rtl/compute.v \
             ../rtl/memory.v \
             ../rtl/picorv32.v \
             ../rtl/picosoc.v \
             ../rtl/sequencer.v \
             ../rtl/simpleuart.v \
             ../rtl/soctop.v \
             ../rtl/spimemio.v \
             ../rtl/top.v


WARNING [333]    Unable to open file /eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/auxi/policy_data/spyglass/sglib_version_summaryV2.txt in mode : 'r' (Reason: No such file or directory)
 Reading sgdc file "/eda/synopsys/spyglass/spyglass_2020.03-SP2-6/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc" ...
Performing unification checks on SGDC... done
Reading specified sglib files(s) ....
   Processing library: 'USERLIB_ss_0p90v_0p90v_m40c' .... done
Checking Rule AutoGenerateSglib (Rule 1 of total 324) .... done (Time = 0.00s, Memory = 0.0K)

INFO [76]    Using './spyglass-1/soctop/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule PrecompileLibCheck01 (Rule 2 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 3 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 4 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 5 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportSglibVersionSummary (Rule 6 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 7 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_assume_path01 (Rule 8 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_sdcschema02 (Rule 9 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_clock05 (Rule 10 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 11 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 12 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 13 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_require_value03 (Rule 14 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 15 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 16 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_voltagedomain07 (Rule 17 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 18 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 19 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 20 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 21 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 22 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 23 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 24 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 25 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 26 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 27 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 28 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive10 (Rule 29 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 30 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 31 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 32 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 33 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 34 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 35 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 36 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 37 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 38 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 39 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 40 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 41 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 42 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 43 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 44 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 45 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 46 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_abstract_port14 (Rule 47 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 48 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_abstract_port18 (Rule 49 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 50 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 51 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 52 of total 324) .... done (Time = 0.02s, Memory = 0.0K)
Checking Rule STARC05-2.3.1.2c (Rule 53 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442a (Rule 54 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442b (Rule 55 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442c (Rule 56 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442f (Rule 57 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule mixedsenselist (Rule 58 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM1 (Rule 59 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM2 (Rule 60 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM4 (Rule 61 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule bothedges (Rule 62 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BlockHeader (Rule 63 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 64 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_license01 (Rule 65 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_setup_checks01 (Rule 66 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule Av_sanity01 (Rule 67 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.1.6.5 (Rule 68 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 69 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 70 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis started: 5 sec, 4.61 sec, 3198892 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis started: 5 sec, 4.61 sec, 3198892 KB, 6002268 KB
 Analyzing source file "../rtl/compute.v" ....
 Analyzing source file "../rtl/memory.v" ....
 Analyzing source file "../rtl/picorv32.v" ....
 WRN_69              -            -            Warning                       
 Analyzing source file "../rtl/picosoc.v" ....
 Analyzing source file "../rtl/sequencer.v" ....
 Analyzing source file "../rtl/simpleuart.v" ....
 Analyzing source file "../rtl/soctop.v" ....
 Analyzing source file "../rtl/spimemio.v" ....
 Analyzing source file "../rtl/top.v" ....
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis finished: 5 sec, 4.66 sec, 3265228 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis finished: 0 sec, 0.05 sec, 66336 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration started: 5 sec, 4.66 sec, 3265284 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration started: 0 sec, 0.00 sec, 56 KB, 0 KB
 Elaborating Top Verilog Design Unit 'soctop' ..... done
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration finished: 5 sec, 4.67 sec, 3331900 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration finished: 0 sec, 0.01 sec, 66616 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker started: 5 sec, 4.67 sec, 3331900 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker started: 0 sec, 0.00 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker finished: 5 sec, 4.67 sec, 3331940 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker finished: 0 sec, 0.00 sec, 40 KB, 0 KB
Checking Rule ElabSummary (Rule 71 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule ReportCheckDataSummary (Rule 72 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule IgnoredLibCells (Rule 73 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
 Reading waiver file "./spyglass-1/soctop/lint/lint_turbo_rtl/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc" ...
 Generating WAIVER file "./spyglass-1/soctop/lint/lint_turbo_rtl/spyglass_spysch/waiver/pragma2Waiver.swl" from pragmas in HDL source files ....
Checking Rule DetectTopDesignUnits (Rule 74 of total 324) Detected 1 top level design units: 
     soctop
 .... done (Time = 0.01s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_testmode03 (Rule 75 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoletePragmas (Rule 76 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCksum (Rule 77 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule checkSGDC_01 (Rule 78 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_03 (Rule 79 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_08 (Rule 80 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule GenerateConfMap (Rule 81 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_memorywritepin04 (Rule 82 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset02 (Rule 83 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset03 (Rule 84 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_libgroup03 (Rule 85 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup02 (Rule 86 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HdlLibDuCheck (Rule 87 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RtlDesignInfo (Rule 88 of total 324)
##SGDEBUG [BENCHMARK_DATA]: Number of RTL Design Units = 18
##SGDEBUG: RTL statistics for Verilog design units:
##SGDEBUG[BENCHMARK_DATA]: RTL Ports = 242 2286 83
##SGDEBUG[BENCHMARK_DATA]: RTL Insts = 187
##SGDEBUG[BENCHMARK_DATA]: RTL Nets = 737 8881 402
##SGDEBUG[BENCHMARK_DATA]: RTL Terms = 621 3244 151

##SGDEBUG: NOTE: Following estimated data is applicable for structural designs only.
##SGDEBUG:     In case of RTL designs, this data may differ significantly from the actual figure.
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Insts = 25
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Nets = 5159
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Terms = 2094
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Paths = 10
 .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W339a (Rule 89 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W416 (Rule 90 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule mixedsenselist (Rule 91 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W110a (Rule 92 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule preReq_ConsCase (Rule 93 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckCelldefine (Rule 94 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 95 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive26 (Rule 96 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive27 (Rule 97 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive29 (Rule 98 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.1.5b (Rule 99 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.3.1 (Rule 100 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule STARC05-2.3.3.1 (Rule 101 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.11.3.1 (Rule 102 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereqs_STARC05-1.6.2.1 (Rule 103 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereqs_STARC-1.6.2.1 (Rule 104 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W317 (Rule 105 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule W422 (Rule 106 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule W426 (Rule 107 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W480 (Rule 108 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W481a (Rule 109 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule W481b (Rule 110 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W422 (Rule 111 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W292 (Rule 112 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W71 (Rule 113 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W287b (Rule 114 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W293 (Rule 115 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W398 (Rule 116 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 117 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule W424 (Rule 118 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W467 (Rule 119 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereqs_RegInputOutputs (Rule 120 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PragmaComments-ML (Rule 121 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule PragmaComments-ML (Rule 122 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckDelayTimescale-ML (Rule 123 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule Prereqs_CheckTimeUnitandPrecision-ML (Rule 124 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit soctop
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit picosoc
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.01s, Memory = 32.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit picorv32
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.01s, Memory = 32.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = -32.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.05s, Memory = 256.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.04s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.01s, Memory = 24.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.02s, Memory = 88.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.01s, Memory = 8.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.01s, Memory = 16.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit picorv32_pcpi_mul
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 24.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit picorv32_pcpi_div
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit spimemio
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit spimemio_xfer
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = -40.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit simpleuart
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.01s, Memory = 8.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.00s, Memory = 1776.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 2064.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit CHENBO_MEM
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 24.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit top
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 152.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.01s, Memory = -8.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit sequencer
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 24.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit Sequencer
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = -32.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit compute
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit Compute
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 2072.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.01s, Memory = -328.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = -1776.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 256.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit Mul8X8
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit memory
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit memory_spram
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 125 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_InferLatch (Rule 126 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 127 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 128 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 129 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 130 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 131 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 132 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 133 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 134 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 135 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 136 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 137 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 138 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 139 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 140 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 141 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 142 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 143 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 144 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 145 of total 324) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 146 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 147 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 148 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 149 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 150 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 151 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 152 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 153 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 154 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 155 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 156 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 157 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W486 (Rule 158 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 159 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 160 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 161 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 162 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 163 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 164 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 165 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 166 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 167 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 168 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 169 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 170 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 171 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 172 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 173 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 174 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 175 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 176 of total 324) .... done (Time = 0.00s, Memory = 536.0K)
    Checking Rule Prereqs_Usage (Rule 177 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 178 of total 324) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule ReportPortInfo-ML (Rule 179 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 180 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 181 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 182 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 183 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 184 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 185 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit soctop
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit picosoc
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit picorv32
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = -32.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit picorv32_pcpi_mul
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit picorv32_pcpi_div
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking ELABDU Rules for designUnit spimemio
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 2048.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 1776.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 2064.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = -1768.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.01s, Memory = -8.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit spimemio_xfer
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = -24.0K)
Checking ELABDU Rules for designUnit simpleuart
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit CHENBO_MEM
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit top
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = -24.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit sequencer
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit Sequencer
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit compute
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit Compute
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.01s, Memory = -8.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit Mul8X8
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = -24.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = -8.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit memory
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit memory_spram
    Checking Rule Av_multitop01 (Rule 186 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 187 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 188 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 189 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 190 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 191 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 192 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 193 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 194 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 195 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule Av_deadreq01 (Rule 196 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 197 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 198 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 199 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 200 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 201 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 202 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 203 of total 324) .... done (Time = 0.01s, Memory = 8.0K)
    Checking Rule _width02_prereq (Rule 204 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 205 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 206 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 207 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 208 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 209 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 210 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 211 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 212 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 213 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 214 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 215 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Lexical Checker started: 7 sec, 5.66 sec, 3336660 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Lexical Checker started: 2 sec, 0.99 sec, 4720 KB, 0 KB
Checking Lexical Rules for file ../rtl/compute.v
    Checking Rule Av_complexity_req01 (Rule 216 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file ../rtl/memory.v
    Checking Rule Av_complexity_req01 (Rule 216 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file ../rtl/picorv32.v
    Checking Rule Av_complexity_req01 (Rule 216 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file ../rtl/picosoc.v
    Checking Rule Av_complexity_req01 (Rule 216 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file ../rtl/sequencer.v
    Checking Rule Av_complexity_req01 (Rule 216 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file ../rtl/simpleuart.v
    Checking Rule Av_complexity_req01 (Rule 216 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file ../rtl/soctop.v
    Checking Rule Av_complexity_req01 (Rule 216 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file ../rtl/spimemio.v
    Checking Rule Av_complexity_req01 (Rule 216 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file ../rtl/top.v
    Checking Rule Av_complexity_req01 (Rule 216 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Lexical Checker finished: 7 sec, 5.69 sec, 3334692 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Lexical Checker finished: 0 sec, 0.02 sec, -1968 KB, 0 KB
Checking Rule SGDC_waive24 (Rule 217 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive25 (Rule 218 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive31 (Rule 219 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive35 (Rule 220 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis started: 7 sec, 5.69 sec, 3334692 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis started: 0 sec, 0.00 sec, 0 KB, 0 KB
 Synthesizing Library Cells specified through SgLib  ......
 Reading port Interface for .lib cell: mem256x32 
 Synthesis of Library Cells specified through SgLib completed 
 Synthesizing module: memory_spram (elaborated name: memory_spram) ... (Module 1 of total 17)  done 
     (Memory Used = 0.0K(incr), 3269052.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: memory (elaborated name: memory) ... (Module 2 of total 17)  done 
     (Memory Used = 16.0K(incr), 3269076.0K(tot), Cpu Time = 0.02s(incr))
 Synthesizing module: Mul8X8 (elaborated name: Mul8X8) ... (Module 3 of total 17)  done 
     (Memory Used = 0.0K(incr), 3269092.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: Compute (elaborated name: Compute) ... (Module 4 of total 17)  done 
     (Memory Used = 40.0K(incr), 3269140.0K(tot), Cpu Time = 0.09s(incr))
 Synthesizing module: compute (elaborated name: compute) ... (Module 5 of total 17)  done 
     (Memory Used = 0.0K(incr), 3269164.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: Sequencer (elaborated name: Sequencer) ... (Module 6 of total 17)  done 
     (Memory Used = 216.0K(incr), 3269380.0K(tot), Cpu Time = 0.31s(incr))
 Synthesizing module: sequencer (elaborated name: sequencer) ... (Module 7 of total 17)  done 
     (Memory Used = 0.0K(incr), 3269396.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: top (elaborated name: top) ... (Module 8 of total 17)  done 
     (Memory Used = 0.0K(incr), 3269396.0K(tot), Cpu Time = 0.04s(incr))
 Synthesizing module: CHENBO_MEM (elaborated name: CHENBO_MEM) ... (Module 9 of total 17)  done 
     (Memory Used = 0.0K(incr), 3269404.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: simpleuart (elaborated name: simpleuart) ... (Module 10 of total 17)  done 
     (Memory Used = 0.0K(incr), 3269404.0K(tot), Cpu Time = 0.03s(incr))
 Synthesizing module: spimemio_xfer (elaborated name: spimemio_xfer) ... (Module 11 of total 17)  done 
     (Memory Used = 0.0K(incr), 3269420.0K(tot), Cpu Time = 0.02s(incr))
 Synthesizing module: spimemio (elaborated name: spimemio) ... (Module 12 of total 17)  done 
     (Memory Used = 8.0K(incr), 3269428.0K(tot), Cpu Time = 0.02s(incr))
 Synthesizing module: picorv32_pcpi_div (elaborated name: picorv32_pcpi_div) ... (Module 13 of total 17)  done 
     (Memory Used = 0.0K(incr), 3269444.0K(tot), Cpu Time = 0.03s(incr))
 Synthesizing module: picorv32_pcpi_mul (elaborated name: picorv32_pcpi_mul) ... (Module 14 of total 17)  done 
     (Memory Used = 16.0K(incr), 3269476.0K(tot), Cpu Time = 0.04s(incr))
 Synthesizing module: picorv32 (elaborated name: picorv32) ... (Module 15 of total 17)  SYNTH_5143          -            -            SynthesisWarning               done 
     (Memory Used = 232.0K(incr), 3269708.0K(tot), Cpu Time = 0.32s(incr))
 Synthesizing module: picosoc (elaborated name: picosoc) ... (Module 16 of total 17)  done 
     (Memory Used = 0.0K(incr), 3269740.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: soctop (elaborated name: soctop) ... (Module 17 of total 17)  done 
     (Memory Used = 8.0K(incr), 3269748.0K(tot), Cpu Time = 0.00s(incr))
 Synthesis completed.
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis completed: 8 sec, 6.50 sec, 3270372 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis completed: 1 sec, 0.81 sec, -64320 KB, 0 KB
Checking Rule InferBlackBox (Rule 221 of total 324) .... done (Time = 0.02s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Modules = 17
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances = 25550
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Nets = 31242
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Terminals = 111460
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances per Module (max and avg) = 9780, 1502
Checking Rule checkCMD_mthresh (Rule 222 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM started: 8 sec, 6.53 sec, 3270356 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM started: 0 sec, 0.03 sec, -16 KB, 0 KB

INFO [234]    Saving design database in directory './spyglass-1/soctop/.SG_SaveRestoreDB/autogenerated__default_snapshot' ...
              done

##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM completed: 8 sec, 6.57 sec, 3331796 KB, 6002284 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM completed: 0 sec, 0.05 sec, 61440 KB, 16 KB
     (Memory Used = 61440.0K(incr), 3331796.0K(tot), Cpu Time = 0.09s(incr))
Checking Rule SGDC_waive37 (Rule 223 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportSglibSummary (Rule 224 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module memory_spram (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module memory_spram (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module memory_spram (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module memory_spram (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module memory_spram (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module memory_spram (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module memory_spram (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module memory_spram (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module memory_spram (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module memory_spram (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module memory_spram (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module memory_spram (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module memory_spram (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module memory (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module memory (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module memory (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module memory (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module memory (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module memory (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module memory (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module memory (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module memory (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module memory (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module memory (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module memory (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module memory (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module Mul8X8 (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module Mul8X8 (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module Mul8X8 (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module Mul8X8 (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module Mul8X8 (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module Mul8X8 (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module Mul8X8 (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module Mul8X8 (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module Mul8X8 (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module Mul8X8 (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module Mul8X8 (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module Mul8X8 (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module Mul8X8 (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module Compute (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module Compute (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module Compute (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module Compute (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module Compute (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module Compute (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module Compute (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module Compute (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module Compute (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module Compute (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module Compute (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module Compute (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module Compute (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module compute (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module compute (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module compute (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module compute (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module compute (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module compute (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module compute (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module compute (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module compute (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module compute (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module compute (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module compute (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module compute (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module Sequencer (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module Sequencer (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module Sequencer (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module Sequencer (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module Sequencer (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module Sequencer (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module Sequencer (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module Sequencer (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module Sequencer (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module Sequencer (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module Sequencer (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module Sequencer (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module Sequencer (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module sequencer (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module sequencer (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module sequencer (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module sequencer (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module sequencer (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module sequencer (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module sequencer (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module sequencer (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module sequencer (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module sequencer (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module sequencer (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module sequencer (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module sequencer (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module top (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module top (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module top (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module top (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module top (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module top (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module top (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module top (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module top (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module top (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module top (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module top (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module top (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module CHENBO_MEM (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module CHENBO_MEM (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module CHENBO_MEM (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module CHENBO_MEM (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module CHENBO_MEM (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module CHENBO_MEM (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module CHENBO_MEM (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module CHENBO_MEM (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module CHENBO_MEM (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module CHENBO_MEM (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module CHENBO_MEM (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module CHENBO_MEM (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module CHENBO_MEM (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module simpleuart (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module simpleuart (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module simpleuart (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module simpleuart (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module simpleuart (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module simpleuart (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module simpleuart (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module simpleuart (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module simpleuart (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module simpleuart (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module simpleuart (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module simpleuart (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module simpleuart (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module spimemio_xfer (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module spimemio_xfer (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module spimemio_xfer (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module spimemio_xfer (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module spimemio_xfer (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module spimemio_xfer (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module spimemio_xfer (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module spimemio_xfer (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module spimemio_xfer (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module spimemio_xfer (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module spimemio_xfer (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module spimemio_xfer (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module spimemio_xfer (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module spimemio (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module spimemio (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module spimemio (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module spimemio (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module spimemio (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module spimemio (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module spimemio (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module spimemio (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module spimemio (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module spimemio (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module spimemio (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module spimemio (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module spimemio (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module picorv32_pcpi_div (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module picorv32_pcpi_div (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module picorv32_pcpi_div (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module picorv32_pcpi_div (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module picorv32_pcpi_div (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module picorv32_pcpi_div (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module picorv32_pcpi_div (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module picorv32_pcpi_div (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module picorv32_pcpi_div (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module picorv32_pcpi_div (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module picorv32_pcpi_div (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module picorv32_pcpi_div (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module picorv32_pcpi_div (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module picorv32_pcpi_mul (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module picorv32_pcpi_mul (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module picorv32_pcpi_mul (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module picorv32_pcpi_mul (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module picorv32_pcpi_mul (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module picorv32_pcpi_mul (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module picorv32_pcpi_mul (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module picorv32_pcpi_mul (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module picorv32_pcpi_mul (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module picorv32_pcpi_mul (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module picorv32_pcpi_mul (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module picorv32_pcpi_mul (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module picorv32_pcpi_mul (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module picorv32 (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module picorv32 (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module picorv32 (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module picorv32 (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module picorv32 (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module picorv32 (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module picorv32 (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module picorv32 (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module picorv32 (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module picorv32 (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module picorv32 (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module picorv32 (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module picorv32 (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module picosoc (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module picosoc (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module picosoc (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module picosoc (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module picosoc (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module picosoc (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module picosoc (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module picosoc (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module picosoc (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module picosoc (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module picosoc (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module picosoc (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module picosoc (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module soctop (Rule 225 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module soctop (Rule 226 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module soctop (Rule 227 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module soctop (Rule 228 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module soctop (Rule 229 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module soctop (Rule 230 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module soctop (Rule 231 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module soctop (Rule 232 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module soctop (Rule 233 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module soctop (Rule 234 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module soctop (Rule 235 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module soctop (Rule 236 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module soctop (Rule 237 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.01s, Memory = 0.0K)
Checking Rule SGDC_testmode03 (Rule 75 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _abstractPortSGDC (Rule 238 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port03 (Rule 239 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port04 (Rule 240 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port05 (Rule 241 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port07 (Rule 242 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port08 (Rule 243 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port10 (Rule 244 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port11 (Rule 245 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port12 (Rule 246 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port13 (Rule 247 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_complexity_req02 (Rule 248 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportUngroup (Rule 249 of total 324) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule LINT_portReten (Rule 250 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port21 (Rule 251 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule InferLatch (Rule 252 of total 324) .... done (Time = 0.01s, Memory = 40.0K)
Checking Rule UndrivenInTerm-ML (Rule 253 of total 324) .... done (Time = 0.19s, Memory = -16.0K)
Checking Rule Av_casereq03 (Rule 254 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fsm_setup01 (Rule 255 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_PortRetention (Rule 256 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: VS rule checking finished...: 8 sec, 7.02 sec, 3270900 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: VS rule checking finished...: 0 sec, 0.45 sec, -60896 KB, -16 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elab View Deletion Finished: 8 sec, 7.04 sec, 3205156 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: Elab View Deletion Finished: 0 sec, 0.02 sec, -65744 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: After deleting RTL view: 8 sec, 7.04 sec, 3134852 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: After deleting RTL view: 0 sec, 0.00 sec, -70304 KB, 0 KB
Checking Rule SGDC_assume_path05 (Rule 257 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 8 sec, 7.05 sec, 3136188 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 0.01 sec, 1336 KB, 0 KB
 Flattening soctop (.lib instances separately flattened) ....
     (Memory Used = 9504.0K(incr), 3145692.0K(tot), Cpu Time = 0.21s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 26656
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 29838
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 110838
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 35
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 18
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 7
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 1
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 9 sec, 7.22 sec, 3145692 KB, 6002268 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 1 sec, 0.17 sec, 9504 KB, 0 KB
Checking Rule SGDC_set_case_analysis_LC (Rule 258 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_IpblockTaggedNet (Rule 259 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BufClock (Rule 260 of total 324) .... done (Time = 0.07s, Memory = 56.0K)
Checking Rule CombLoop (Rule 261 of total 324) .... done (Time = 0.07s, Memory = 1320.0K)
Checking Rule STARC05-2.5.1.2 (Rule 262 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-1.3.1.3 (Rule 263 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule STARC05-1.4.3.4 (Rule 264 of total 324) .... done (Time = 0.01s, Memory = 16.0K)
Checking Rule FlopClockConstant (Rule 265 of total 324) .... done (Time = 0.10s, Memory = 1496.0K)
Checking Rule FlopSRConst (Rule 266 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule FlopEConst (Rule 267 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule checkPinConnectedToSupply (Rule 268 of total 324) .... done (Time = 0.02s, Memory = 0.0K)
Checking Rule W392 (Rule 269 of total 324) .... done (Time = 0.01s, Memory = 368.0K)
Checking Rule W415 (Rule 270 of total 324) .... done (Time = 0.04s, Memory = 0.0K)
Checking Rule LatchFeedback (Rule 271 of total 324) .... done (Time = 0.05s, Memory = 8.0K)
Checking Rule Av_initseq01 (Rule 272 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_init01 (Rule 273 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_av_meta_design_hier01 (Rule 274 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_initstate01 (Rule 275 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_sanity02 (Rule 276 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_sanity06 (Rule 277 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _formal_anlysis_filter_prereq (Rule 278 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_fsmreq02 (Rule 279 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _fsm03_prereq (Rule 280 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _fsm_contr01 (Rule 281 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_report01 (Rule 282 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _advLintReport01 (Rule 283 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.4.1.5 (Rule 284 of total 324) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-1.2.1.2 (Rule 285 of total 324) .... done (Time = 0.02s, Memory = 136.0K)
Checking Rule AnalyzeBBox (Rule 286 of total 324) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 72 of total 324) .... done (Time = 0.00s, Memory = 0.0K)

Applying user specified and internally generated waivers on violation database .... done (Time = 0.02s)

Generating data for Console...
##SGDEBUG [PEAK_VMSIZE_END_RULE]: 6002284 KB for entire run at 'Saving NOM completed' stage
##SGDEBUG [PEAK_SWAP_MEMORY_END_RULE]: 0 KB for entire run
##SGDEBUG [VMPEAK_MEMORY]: 6185236 KB for entire run
##SGDEBUG [PEAK_RSS_MEMORY]: 3245140 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking finished: 9 sec, 7.70 sec, 3147364 KB, 6002260 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking finished: 0 sec, 0.48 sec, 1672 KB, -8 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE                DEFAULT VALUE
-------------------------------------------------------------------------------------
	-W416_vhdl_only                                    no                   no
	-abstract                                          0                    0
	-allow_clk_in_condition                            no                   no
	-allow_clock_on_output_port                        no                   no
	-allow_combo_logic_base                            no                   no
	-allviol                                           no                   no
	-assume_driver_load                                yes                  yes
	-atime                                             UNDEFINED            UNDEFINED
	-attach_violation_tag                              no                   no
	-audit                                             no                   no
	-av_flopcount                                      -1                   -1
	-av_seqdepth                                       -1                   -1
	-av_tclfile                                        UNDEFINED            UNDEFINED
	-buf_count                                         -1                   -1
	-checkInHierarchy                                  yes                  yes
	-checkOperatorOverload                             yes                  yes
	-checkRTLCInst                                     yes                  yes
	-check_any_bit_for_xz                              no                   no
	-check_bbox_driver                                 no                   no
	-check_clock_cell                                  0                    0
	-check_clock_group_violations                      no                   no
	-check_complete_design                             no                   no
	-check_concat_max_width                            no                   no
	-check_counter_assignment                          no                   no
	-check_default_value                               yes                  yes
	-check_enum_decl                                   no                   no
	-check_gate_primitives                             no                   no
	-check_genvar                                      no                   no
	-check_implicit_senselist                          no                   no
	-check_initialization_assignment                   no                   yes
	-check_inst_connections                            no                   no
	-check_latch                                       no                   no
	-check_loop_breakers                               no                   no
	-check_only_cell_attr                              no                   no
	-check_pad_concat                                  no                   no
	-check_parameter                                   no                   no
	-check_sequential                                  no                   no
	-check_shifted_only                                no                   no
	-check_shifted_width                               no                   no
	-check_sign_extend                                 no                   no
	-check_static_value                                no                   no
	-check_temporary_flop                              no                   no
	-check_xassign_casedefault                         no                   no
	-checkblocking                                     no                   no
	-checkconstassign                                  yes                  yes
	-checkfullbus                                      yes                  W240,W528,W120,UnUsedFunctionInput-ML,UndrivenInTerm-ML
	-checkfullrecord                                   yes                  W456a,W528,W123,W120,W240
	-checkfullstruct                                   no                   no
	-checknonblocking                                  no                   no
	-checksyncreset                                    yes                  yes
	-chkTopModule                                      yes                  no
	-chk_sign_unsign_also                              no                   no
	-clk_EnableLatch                                   yes                  yes
	-combloop_waiver_compat                            no                   no
	-considerInoutAsOutput                             no                   no
	-consider_sub_as_add                               no                   no
	-debug_proc                                        no                   no
	-depth_ml                                          -1                   -1
	-disable_rtl_deadcode                              no                   no
	-disable_signal_usage_report                       no                   no
	-do_not_run_W71                                    no                   no
	-dump_array_bits                                   no                   no
	-effort_level                                      100                  100
	-enableE2Q                                         yes                  yes
	-enable_busmerging                                 no                   no
	-enable_latch_based_clusters                       no                   no
	-evaluate_for_loops                                no                   no
	-fast                                              no                   no
	-filter_mark_open                                  no                   no
	-force_genclk_for_txv                              no                   no
	-fv_parallelfile                                   UNDEFINED            UNDEFINED
	-generate_connpoint_report                         no                   no
	-handle_case_select                                64                   64
	-handle_equivalent_drivers                         no                   no
	-handle_greybox                                    yes                  yes
	-handle_hier_clock_reset                           no                   no
	-handle_large_bus                                  no                   no
	-handle_latch_setreset                             no                   no
	-handle_negation_semantics                         no                   no
	-handle_shift_op                                   no                   no
	-handle_static_caselabels                          no                   no
	-handle_zero_padding                               no                   no
	-ieffort                                           0                    0
	-ignoreCellName                                    UNDEFINED            UNDEFINED
	-ignoreLatchHierarchy                              UNDEFINED            UNDEFINED
	-ignoreModuleInstance                              yes                  yes
	-ignoreRealLatch                                   no                   no
	-ignoreRtlBuffer                                   no                   no
	-ignoreSRlatch                                     no                   no
	-ignoreSeqProcess                                  no                   no
	-ignore_auto_function_return                       no                   no
	-ignore_bitwiseor_assignment                       no                   yes
	-ignore_bus_clocks                                 1024                 1024
	-ignore_case_compare_op                            no                   no
	-ignore_cell                                       0                    0
	-ignore_concat_expr                                no                   no
	-ignore_const_outport                              no                   no
	-ignore_default_supply                             no                   no
	-ignore_deliberately_unconnected                   no                   no
	-ignore_flops                                      no                   no
	-ignore_forloop_indexes                            no                   no
	-ignore_fsm_counter                                no                   no
	-ignore_greybox_driver                             no                   no
	-ignore_hanging_flop                               no                   no
	-ignore_hier_scope_var                             no                   no
	-ignore_if_case_statement                          no                   no
	-ignore_inout                                      no                   no
	-ignore_integer_constant_labels                    no                   no
	-ignore_interface_locals                           no                   no
	-ignore_internal_loops                             no                   no
	-ignore_internal_nets                              no                   no
	-ignore_iopad                                      no                   no
	-ignore_latches                                    no                   no
	-ignore_libcell_traversal                          no                   no
	-ignore_local_variables                            no                   no
	-ignore_memory                                     no                   no
	-ignore_mult_and_div                               no                   no
	-ignore_multi_assign_in_forloop                    no                   yes
	-ignore_multi_assign_in_genforblock                no                   no
	-ignore_nonBlockCondition                          no                   no
	-ignore_non_reset                                  no                   no
	-ignore_nonstatic_counter                          no                   no
	-ignore_param_case_condition                       no                   no
	-ignore_param_type                                 no                   no
	-ignore_parameter                                  no                   no
	-ignore_reinitialization                           no                   no
	-ignore_signed_expressions                         no                   no
	-ignore_sync_reset                                 no                   no
	-ignore_unique_and_priority                        no                   no
	-ignore_unloaded_inst                              no                   no
	-ignore_unloaded_port                              no                   no
	-ignore_unused_flop                                no                   no
	-ignore_wildcard_operators                         no                   no
	-ignore_within_range_labels                        no                   no
	-inv_count                                         1                    1
	-latch_chain_max_length                            2                    2
	-library_gen_clock_naming                          yes                  yes
	-max_flop_count                                    3                    3
	-modulelist                                        UNDEFINED            UNDEFINED
	-net_count                                         10                   10
	-netlist_clock_polarity                            yes                  yes
	-new_flow_width                                    yes                  yes
	-no_strict                                         UNDEFINED            UNDEFINED
	-nocheck_always_init                               no                   no
	-nocheckoverflow                                   yes                  STARC05-2.1.3.1,W116,W164a,W164b,W263,W110,W486,W362
	-not_used_signal                                   nil                  nil
	-overlappingLatchLoops                             yes                  yes
	-overlappingLoops                                  yes                  yes
	-passfail                                          both                 both
	-populate_comboelements_for_minmax_in_fromto       no                   no
	-post_clock_group_population                       no                   no
	-pragma_list_ml                                    synopsys             synopsys
	-preserve_path                                     no                   no
	-propfile                                          UNDEFINED            UNDEFINED
	-pt                                                yes                  yes
	-reportHangingLatch                                no                   no
	-reportLatchHierarchy                              no                   no
	-reportLibLatch                                    no                   no
	-report_all_connections                            no                   no
	-report_all_messages                               no                   no
	-report_all_pins                                   no                   no
	-report_all_rst                                    no                   no
	-report_all_rst_count                              999999               999999
	-report_allclk                                     no                   no
	-report_allclk_optimized                           no                   no
	-report_blackbox_inst                              no                   no
	-report_clock_reset_loops                          no                   no
	-report_clock_use                                  no                   no
	-report_const_connect                              no                   no
	-report_floating_source                            no                   no
	-report_flop_clock_loop                            no                   no
	-report_flop_reset_loop                            no                   no
	-report_hierarchy                                  no                   no
	-report_inferred_cell                              yes                  no
	-report_module_configuration                       no                   no
	-report_mux_select                                 yes                  yes
	-report_only_bitwise                               no                   no
	-report_only_from_one_hierarchy                    no                   no
	-report_single_violation                           no                   no
	-report_sorted_order                               yes                  yes
	-report_static_assign                              no                   no
	-report_struct_name_only                           no                   no
	-reportalwayslatch                                 no                   no
	-reportconstassign                                 no                   no
	-reportsimilarassgn                                no                   no
	-reset_synchronizer_modname                        sgdummy1,sgdummy2    sgdummy1,sgdummy2
	-scope                                             chip                 chip
	-search_const_net_extended                         yes                  yes
	-show_all_sdc_violations                           no                   no
	-show_connected_net                                no                   no
	-show_sdc_progress                                 no                   no
	-sign_extend_func_names                            EXTEND,resize        EXTEND,resize
	-simplesense                                       no                   no
	-skip_lib_cell_checking                            no                   no
	-solvemethod                                       1                    1
	-stop_at_no_func_view                              no                   no
	-strict                                            W342,W343            W342,W343
	-supplyHigh                                        __null__             __null__
	-supplyLow                                         __null__             __null__
	-suppress_sdc_violation_in_abstract                no                   no
	-tc_cache_empty_collections                        no                   no
	-tc_disable_caching                                no                   no
	-tc_disable_ignored_command_dump                   yes                  yes
	-tc_enable_sdc_393                                 no                   no
	-tc_ignored_commands                               unspecified          unspecified
	-tc_stop_parsing_ignored_commands                  yes                  yes
	-traverse_function                                 no                   no
	-traverse_through_mux                              no                   no
	-treat_latch_as_combinational                      yes                  W414,W336
	-truncate_through                                  yes                  yes
	-use_carry_bit                                     W164a,W164b          W164a,W164b
	-use_inferred_clocks                               no                   no
	-use_inferred_resets                               no                   no
	-use_lrm_width                                     no                   no
	-use_natural_width                                 no                   no
	-use_secondary_message                             no                   no
	-vcdfile                                           UNDEFINED            UNDEFINED
	-vcdfulltrace                                      usernets             usernets
	-vcdtime                                           -1                   -1
	-verbose                                           0                    0
	-waiver_compat                                     no                   no
	-write_sdc                                         no                   no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 REDUNDANT_CIRCUIT              starcad-21      No             - FLATDU2_WL     -               
 CLOCK_WHEN                     starcad-21      No             - FLATDU2_WL     -               
 CLOCK_NO_TIMINGARC             starcad-21      No             - FLATDU2_WL     -               
 SYNC_MULTICLOCK                starcad-21      No             - FLATDU2_WL     -               
 CLOCK_COMB_MERGE               starcad-21      No             - FLATDU2_WL     -               
 starcad_21_Prereq              starcad-21      No             - FLATDU2_WL     -               
 SYSTEM_SETRESET                starcad-21      No             - FLATDU2_WL     -               
 BOTH_SETRESET                  starcad-21      No             - FLATDU2_WL     -               
 CLOCK_MUX_S                    starcad-21      No             - FLATDU2_WL     -               
 MANDATORY_BLOCK_CONNECTION     starcad-21      No             - FLATDU2_WL     -               
 INHIBIT_BLOCK_CONNECTION       starcad-21      No             - FLATDU2_WL     -               
 LAYOUT_MODULE_OUTPINCONNTOTRISTATE starcad-21      No             - VSTOPDU        -               
 LAYOUT_MODULE_PINCONNTOLATCH   starcad-21      No             - VSTOPDU        -               
 LAYOUT_MODULE_TIE              starcad-21      No             - VSTOPDU        -               
 LAYOUT_MODULE_INOUTPIN         starcad-21      No             - VSTOPDU        -               
 setup_blockfile                starcad-21      No             - VSTOPDU        -               
 MODULE_PORTS                   starcad-21      No             - RTLDU          -               
 CELL_INFO                      starcad-21      No             - RTLDULIST      -               
 TOTAL_PINPAIRS                 starcad-21      No             - FLATDU2_WL     -               
 TOTAL_GRIDS                    starcad-21      No             - FLATDU2_WL     -               
 CLOCK_DISALLOWCELL             starcad-21      No             - FLATDU2_WL     -               
 CONNECT_PAD                    starcad-21      No             - FLATDU2_WL     -               
 BLACKBOX_CHECK                 starcad-21      No             - FLATDU2_WL     -               
 MULTI_DRIVE                    starcad-21      No             - FLATDU         -               
 CHIP_PORT_NAME_LENGTH(VHDL   ) starcad-21      No             - RTLDULIST      -               
 CHIP_PORT_NAME_LENGTH(Verilog) starcad-21      No             - RTLDULIST      -               
 CHIP_MODULE_NAME_LENGTH(VHDL   ) starcad-21      No             - RTLDULIST      -               
 CHIP_MODULE_NAME_LENGTH(Verilog) starcad-21      No             - RTLDULIST      -               
 RESERVE_NAME         (VHDL   ) starcad-21      No             - RTLDULIST      -               
 RESERVE_NAME         (Verilog) starcad-21      No             - RTLDULIST      -               
 NAME_LENGTH          (VHDL   ) starcad-21      No             - RTLDULIST      -               
 NAME_LENGTH          (Verilog) starcad-21      No             - RTLDULIST      -               
 ALLOW_CELL           (VHDL   ) starcad-21      No             - RTLDULIST      -               
 ALLOW_CELL           (Verilog) starcad-21      No             - RTLDULIST      -               
 DISALLOW_CELL        (VHDL   ) starcad-21      No             - RTLDULIST      -               
 DISALLOW_CELL        (Verilog) starcad-21      No             - RTLDULIST      -               
 Mux01                          miscellaneous   No             - FLATDU2_WL     -               
 ConstSig                       miscellaneous   No             - FLATDU2_WL     -               
 DeadCode                       miscellaneous   No             - FLATDU2_WL     -               
 LongName                       miscellaneous   No             - VSTOPDU        -               
 ResourceShare                  area            No             - ALLVIEWS       -               
 GateCount                      area            No             - VSTOPDU        -               
 _close_Audits_vdb              Audits          No             - FLATDU2_WL     -               
 Audit3run                      Audits          No             - RTLDULIST      -               
 Audit3ID             (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit3ID             (Verilog) Audits          No             - RTLDULIST      -               
 AuditReportCell                Audits          No             - FLATDU2_WL     -               
 Audit2FileNameDump             Audits          No             - ELABDU         -               
 Audit4Dump                     Audits          No             - FLATDU2_WL     -               
 Audit4Count                    Audits          No             - FLATDU2_WL     -               
 Audit4ID             (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit4ID             (Verilog) Audits          No             - RTLDULIST      -               
 Audit2Stats8                   Audits          No             - RTLDULIST      -               
 Audit2Stats7b        (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit2Stats7a        (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit2Stats6         (Verilog) Audits          No             - LEXICAL        -               
 Audit2Stats6         (VHDL   ) Audits          No             - LEXICAL        -               
 Audit2Stats5         (Verilog) Audits          No             - LEXICAL        -               
 Audit2Stats5         (VHDL   ) Audits          No             - LEXICAL        -               
 Audit2Stats4         (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit2Stats4         (Verilog) Audits          No             - RTLDULIST      -               
 Audit2Stats3         (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit2Stats3         (Verilog) Audits          No             - RTLDULIST      -               
 Audit2Stats          (Verilog) Audits          No             - RTLDULIST      -               
 Audit2Stats          (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit2ID             (VHDL   ) Audits          No             - RTLDULIST      -               
 Audit2ID             (Verilog) Audits          No             - RTLDULIST      -               
 _open_Audits_vdb               Audits          No             - SETUP          -               
 STARC05-2.2.2.2a     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-3.1.3.5      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.1.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.7.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.4.1      (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-2.1.1.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.8     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.7     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.9      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.5a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.13    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.12    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.11    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.10    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.10.9     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.6      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.2.2b     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.2.2.2a     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.3.1.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-3.5.6.7      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-2.10.7.1     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.5     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.3.7     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.7     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.8.3.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.5a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.3.2.3                starc2005       No             - FLATDU2_WL     -               
 STARC05-3.3.3.1                starc2005       No             - FLATDU2_WL     -               
 STARC05-3.3.6.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.6                starc2005       No             - VSDU           -               
 STARC05-3.3.2.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-2.10.6.6     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.6.6     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.5.1.8      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-2.5.1.8      (Verilog) starc2005       No             - VSDU           -               
 STARC05-2.4.1.4                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.6      (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-1.4.3.6      (Verilog) starc2005       No             - RTLDU          -               
 Av_Info_Case_Analysis          auto-verify     No             - FLATDU2_WL     -               
 Av_staticreg02                 auto-verify     No             - FLATDU2_WL     -               
 Av_ovl01                       auto-verify     No             - FLATDU2_WL     -               
 Av_case_default_missing        auto-verify     No             - FLATDU2_WL     -               
 Av_case_default_redundant      auto-verify     No             - FLATDU2_WL     -               
 Av_dontcare_mismatch           auto-verify     No             - FLATDU2_WL     -               
 Av_width_mismatch_expr03       auto-verify     No             - FLATDU2_WL     -               
 Av_width_mismatch_expr02       auto-verify     No             - FLATDU2_WL     -               
 Av_width_mismatch_expr         auto-verify     No             - FLATDU2_WL     -               
 Av_signed_unsigned_mismatch    auto-verify     No             - FLATDU2_WL     -               
 Av_width_mismatch_function     auto-verify     No             - FLATDU2_WL     -               
 Av_width_mismatch_port         auto-verify     No             - FLATDU2_WL     -               
 Av_width_mismatch_case         auto-verify     No             - FLATDU2_WL     -               
 Av_width_mismatch_assign       auto-verify     No             - FLATDU2_WL     -               
 Av_syncfifo01                  auto-verify     No             - FLATDU2_WL     -               
 Av_eventually_stucknet         auto-verify     No             - FLATDU2_WL     -               
 Av_setreset01                  auto-verify     No             - FLATDU2_WL     -               
 Av_staticnet01                 auto-verify     No             - FLATDU2_WL     -               
 Av_dontcare01                  auto-verify     No             - FLATDU2_WL     -               
 Av_negative_shift              auto-verify     No             - FLATDU2_WL     -               
 Av_divide_by_zero              auto-verify     No             - FLATDU2_WL     -               
 Av_range01                     auto-verify     No             - FLATDU2_WL     -               
 Av_fsm01                       auto-verify     No             - FLATDU2_WL     -               
 Av_fsm02                       auto-verify     No             - FLATDU2_WL     -               
 Av_deadcode01                  auto-verify     No             - FLATDU2_WL     -               
 Av_case03                      auto-verify     No             - ELABDU         -               
 Av_case02                      auto-verify     No             - FLATDU2_WL     -               
 Av_case01                      auto-verify     No             - FLATDU2_WL     -               
 Av_bus02                       auto-verify     No             - FLATDU2_WL     -               
 Av_bus01                       auto-verify     No             - FLATDU2_WL     -               
 Av_complexity01                auto-verify     No             - FLATDU2_WL     -               
 Av_fsm_analysis                auto-verify     No             - FLATDU2_WL     -               
 Av_fsminf02                    auto-verify     No             - FLATDU2_WL     -               
 Av_fsminf01                    auto-verify     No             - FLATDU2_WL     -               
 Av_sanity04                    auto-verify     No             - FLATDU2_WL     -               
 Av_rstinf01                    auto-verify     No             - FLATDU2_WL     -               
 Av_clkinf01                    auto-verify     No             - FLATDU2_WL     -               
 Av_sanity03                    auto-verify     No             - FLATDU2_WL     -               
 ClockEnableRace                timing          No             - FLATDU2_WL     -               
 DumpHist                       timing          No             - RTLDULIST      -               
 LogicHist                      timing          No             - FLATDU2_ABSTRACT_PRD_WL   -               
 LogicDepth                     timing          No             - FLATDU2_ABSTRACT_PRD_WL   -               
 ShiftReg                       timing          No             - FLATDU2_WL     -               
 MaxFanout                      timing          No             - FLATDU2_WL     -               
 LogNMux                        timing          No             - FLATDU2_WL     -               
 DeepMux              (VHDL   ) timing          No             - RTLDULIST      -               
 DeepMux              (Verilog) timing          No             - RTLDULIST      -               
 LogNMuxPrereq                  timing          No             - SETUP          -               
 DuplicateCase-ML     (VHDL   ) morelint        No             - RTLDULIST      -               
 MixedResetEdges-ML   (VHDL   ) morelint        No             - RTLDULIST      -               
 CheckSignedFunc-ML   (VHDL   ) morelint        No             - RTLDULIST      -               
 CloseCaseWithX-ML    (VHDL   ) morelint        No             - ELABDU         -               
 SigAssignZ-ML        (VHDL   ) morelint        No             - ELABDU         -               
 SigAssignX-ML        (VHDL   ) morelint        No             - ELABDU         -               
 EntityCompMismatch-ML(VHDL   ) morelint        No             - RTLDULIST      -               
 FindStringsInComment-ML(VHDL   ) morelint        No             - RTLDULIST      -               
 CheckAssignToVecBits-ML(VHDL   ) morelint        No             - RTLDU          -               
 ConstWithoutValue-ML (VHDL   ) morelint        No             - RTLDU          -               
 GenIndexNonInt-ML    (VHDL   ) morelint        No             - RTLDU          -               
 NoFuncOrProc-ML      (VHDL   ) morelint        No             - RTLDU          -               
 SameLabelsInGenerate-ML(VHDL   ) morelint        No             - RTLDU          -               
 MultiOpInModule-ML   (VHDL   ) morelint        No             - RTLDU          -               
 ConflictVar-ML       (VHDL   ) morelint        No             - RTLDU          -               
 MultiAssign-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 DisallowVal-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 NoOpen-ML            (VHDL   ) morelint        No             - LEXICAL        -               
 ReserveNameSystemVerilog-ML(VHDL   ) morelint        No             - SETUP          -               
 ValueSizeOverFlow-ML (VHDL   ) morelint        No             - ELABDU         -               
 NestedCaseStmt-ML    (VHDL   ) morelint        No             - LEXICAL        -               
 NoOthersInAsgn-ML    (VHDL   ) morelint        No             - RTLDU          -               
 CheckSynthPragma-ML  (VHDL   ) morelint        No             - RTLDULIST      -               
 IntRange-ML          (VHDL   ) morelint        No             - RTLDULIST      -               
 ReserveNameV2K-ML    (VHDL   ) morelint        No             - SETUP          -               
 NoGenericMap-ML      (VHDL   ) morelint        No             - RTLDULIST      -               
 UnConstrLoop-ML      (VHDL   ) morelint        No             - RTLDULIST      -               
 SingleEntInFile-ML   (VHDL   ) morelint        No             - RTLDULIST      -               
 NullOthers-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 AsgnOverflow-ML      (VHDL   ) morelint        No             - ELABDU         -               
 SynchValueUsed-ML    (VHDL   ) morelint        No             - ELABDU         -               
 SetBeforeRead-ML     (VHDL   ) morelint        No             - RTLDULIST      -               
 AsgnNextSt-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 InstNameSameAsMaster-ML(VHDL   ) morelint        No             - RTLDU          -               
 RedundantLogicalOp-ML(VHDL   ) morelint        No             - RTLDULIST      -               
 PortNameSameAsModule-ML(VHDL   ) morelint        No             - RTLDU          -               
 UseBusWidth-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 CondSigAsgnDelay-ML  (VHDL   ) morelint        No             - RTLDULIST      -               
 SigAsgnDelay-ML      (VHDL   ) morelint        No             - RTLDULIST      -               
 SignalModifiedAfterRead-ML(Verilog) morelint        No             - ELABDU         -               
 BreakInMultiDimForeach-ML(Verilog) morelint        No             - RTLDU          -               
 EnumOutOfRangeCast-ML(Verilog) morelint        No             - ELABDU         -               
 LiteralOverflow-ML   (Verilog) morelint        No             - RTLDU          -               
 ExplicitSignExtend-ML(Verilog) morelint        No             - ELABDU         -               
 EnumDeclInGenerate-ML(Verilog) morelint        No             - ELABDU         -               
 SpecifyBlockUsed-ML  (Verilog) morelint        No             - SETUP          -               
 MissingPortInModport-ML(Verilog) morelint        No             - RTLDULIST      -               
 VarInCaseInside-ML   (Verilog) morelint        No             - ELABDU         -               
 ArrayPortConnect-ML  (Verilog) morelint        No             - ELABDU         -               
 ConstBitCase-ML      (Verilog) morelint        No             - ELABDU         -               
 CheckPortType-ML     (Verilog) morelint        No             - ELABDU         -               
 SpareCaseExprBit-ML  (Verilog) morelint        No             - ELABDU         -               
 ImplicitParamImports-ML(Verilog) morelint        No             - ELABDU         -               
 NonLocalLoopIndex-ML (Verilog) morelint        No             - ELABDU         -               
 LoopVarFreeAssign-ML (Verilog) morelint        No             - ELABDU         -               
 AsgnNextSt-ML        (Verilog) morelint        No             - RTLDULIST      -               
 CheckSwappedIndex-ML (Verilog) morelint        No             - ELABDU         -               
 UndrivenCaseExpr-ML  (Verilog) morelint        No             - VSDU           -               
 SimSynthMismatchInVarInit-ML(Verilog) morelint        No             - ELABDU         -               
 UniqueIfMissingCond-ML(Verilog) morelint        No             - FLATDU2_WL     -               
 Prereqs_FormalUnique-ML(Verilog) morelint        No             - ELABDU         -               
 InstanceNameRequired-ML(Verilog) morelint        No             - SETUP          -               
 PackedArrayInRange-ML(Verilog) morelint        No             - ELABDU         -               
 ConcatUnsizedNumbers-ML(Verilog) morelint        No             - ELABDU         -               
 DisallowUnknownInCase-ML(Verilog) morelint        No             - ELABDU         -               
 IncrementalForLoop-ML(Verilog) morelint        No             - ELABDU         -               
 ComplexModport-ML    (Verilog) morelint        No             - RTLDULIST      -               
 SafeLatch-ML                   morelint        No             - FLATDU2_WL     -               
 ConcatInUnpacked-ML  (Verilog) morelint        No             - SETUP          -               
 ShiftRegister-ML     (Verilog) morelint        No             - ELABDU         -               
 CheckKeywordsOfCaseStmt-ML(Verilog) morelint        No             - ELABDU         -               
 DetectNonBlockGenFor-ML(Verilog) morelint        No             - RTLDULIST      -               
 NoArithShiftInConcat-ML(Verilog) morelint        No             - ELABDU         -               
 LongHierName-ML      (Verilog) morelint        No             - ELABDU         -               
 DuplicatePort-ML     (Verilog) morelint        No             - RTLDU          -               
 GlobalDataTypeDefined-ML(Verilog) morelint        No             - RTLDULIST      -               
 PortTypeMismatch-ML  (Verilog) morelint        No             - ELABDU         -               
 TimescaleUsed-ML     (Verilog) morelint        No             - RTLDULIST      -               
 UseParamWidthInOverriding-ML(Verilog) morelint        No             - ELABDU         -               
 UseImplicitAlways-ML (Verilog) morelint        No             - ELABDU         -               
 GenvarDeclaration-ML (Verilog) morelint        No             - ELABDU         -               
 LoopVarInAlways-ML   (Verilog) morelint        No             - ELABDU         -               
 IncompatibleSVAssign-ML(Verilog) morelint        No             - RTLDULIST      -               
 ConcatenationInArrayAssign-ML(Verilog) morelint        No             - ELABDU         -               
 AssignPatInInst-ML   (Verilog) morelint        No             - ELABDU         -               
 UncoveredEnumCase-ML (Verilog) morelint        No             - ELABDU         -               
 NestedInterfaceInst-ML(Verilog) morelint        No             - RTLDULIST      -               
 DivideByConstant-ML  (Verilog) morelint        No             - ELABDU         -               
 RepeatedLogic-ML     (Verilog) morelint        No             - ELABDU         -               
 SameAssignment-ML    (Verilog) morelint        No             - ELABDU         -               
 RealValueUsed-ML     (Verilog) morelint        No             - ELABDU         -               
 UniquePriorityMisuse-ML(Verilog) morelint        No             - RTLDULIST      -               
 CheckAsyncHold-ML    (Verilog) morelint        No             - ELABDU         -               
 SyncRstFirstUse-ML   (Verilog) morelint        No             - RTLDULIST      -               
 InvalidVariedTypedefNameStyle-ML(Verilog) morelint        No             - ELABDU         -               
 InvalidTypedefName-ML(Verilog) morelint        No             - ELABDU         -               
 DisallowSVAlwaysLatch-ML(Verilog) morelint        No             - ELABDU         -               
 DefineTypeDefStructure-ML(Verilog) morelint        No             - ELABDU         -               
 CheckImplicitPort-ML (Verilog) morelint        No             - ELABDU         -               
 AutomaticFuncOnly-ML (Verilog) morelint        No             - ELABDU         -               
 AnsiPort-ML          (Verilog) morelint        No             - ELABDU         -               
 ImplicitAlways-ML    (Verilog) morelint        No             - ELABDU         -               
 FSMNextStateName-ML  (Verilog) morelint        No             - ELABDU         -               
 FSMNonConstDefault-ML(Verilog) morelint        No             - RTLDULIST      -               
 ProhibitedDataTypes-ML(Verilog) morelint        No             - ELABDU         -               
 CheckAlwaysCombSenseList-ML(Verilog) morelint        No             - ELABDU         -               
 NonConstShift-ML     (Verilog) morelint        No             - ELABDU         -               
 UnInitializedReset-ML(Verilog) morelint        No             - ELABDU         -               
 CheckLocalParam-ML   (Verilog) morelint        No             - ELABDU         -               
 ImproperRangeIndex-ML(Verilog) morelint        No             - ELABDU         -               
 FuncTaskUsedBeforeDefine-ML(Verilog) morelint        No             - SETUP          -               
 PortConnectToFixedVal-ML(Verilog) morelint        No             - VSTOPDU        -               
 SupplyNet-ML         (Verilog) morelint        No             - ELABDU         -               
 NonSynthRepeat-ML    (Verilog) morelint        No             - RTLDULIST      -               
 CheckModulesWithoutPorts-ML(Verilog) morelint        No             - ELABDU         -               
 PortWithoutType-ML   (Verilog) morelint        No             - ELABDU         -               
 ZeroReplicationMultiplier-ML(Verilog) morelint        No             - ELABDU         -               
 SignedPackedMDA-ML   (Verilog) morelint        No             - ELABDU         -               
 ScopedVarUsedBeforeDefine-ML(Verilog) morelint        No             - ELABDU         -               
 EnableXPropagation-ML(Verilog) morelint        No             - ELABDU         -               
 OperShortCircuit-ML  (Verilog) morelint        No             - ELABDU         -               
 NonVoidFunction-ML   (Verilog) morelint        No             - ELABDU         -               
 MultOperVar-ML       (Verilog) morelint        No             - ELABDU         -               
 DiffDelayInNonBlock-ML(Verilog) morelint        No             - RTLDULIST      -               
 UseSVCasting-ML      (Verilog) morelint        No             - ELABDU         -               
 UseSVAlways-ML       (Verilog) morelint        No             - ELABDU         -               
 NoConstSourceInAlways-ML(Verilog) morelint        No             - ELABDU         -               
 TypedefNameConflict-ML(Verilog) morelint        No             - ELABDU         -               
 AlwaysFalseTrueCond-ML(Verilog) morelint        No             - ELABDU         -               
 EnumBaseComparison-ML(Verilog) morelint        No             - ELABDU         -               
 UseLogic-ML          (Verilog) morelint        No             - ELABDU         -               
 IncludeFileForEachModule-ML(Verilog) morelint        No             - LEXICAL        -               
 Prereqs_InclFileSetup-ML(Verilog) morelint        No             - RTLDULIST      -               
 CheckShiftOperator-ML(Verilog) morelint        No             - RTLDU          -               
 NoGenLabel-ML        (Verilog) morelint        No             - RTLDULIST      -               
 BitDataType-ML       (Verilog) morelint        No             - RTLDULIST      -               
 UnUsedFunctionInput-ML(Verilog) morelint        No             - ELABDU         -               
 InterfaceNameConflicts-ML(Verilog) morelint        No             - RTLDULIST      -               
 OneLineComm-ML       (Verilog) morelint        No             - LEXICAL        -               
 InvalidRepeatCondition-ML(Verilog) morelint        No             - ELABDU         -               
 NonReusableParametricModule-ML(Verilog) morelint        No             - ELABDU         -               
 NeverExecutingForLoop-ML(Verilog) morelint        No             - ELABDU         -               
 OneModule-ML         (Verilog) morelint        No             - RTLDULIST      -               
 NoVerilogPrims-ML    (Verilog) morelint        No             - ELABDU         -               
 PartSelectRange-ML   (Verilog) morelint        No             - LEXICAL        -               
 GenvarUsage-ML       (Verilog) morelint        No             - ELABDU         -               
 UnConstrLoop-ML      (Verilog) morelint        No             - VSTOPDU        -               
 DirectiveCheck-ML    (Verilog) morelint        No             - RTLDULIST      -               
 SigAssignZ-ML        (Verilog) morelint        No             - ELABDU         -               
 SigAssignX-ML        (Verilog) morelint        No             - ELABDU         -               
 SameLoopIndexUsed-ML (Verilog) morelint        No             - RTLDULIST      -               
 FindStringsInComment-ML(Verilog) morelint        No             - RTLDULIST      -               
 AMSKeyword-ML        (Verilog) morelint        No             - SETUP          -               
 MultiOpInModule-ML   (Verilog) morelint        No             - RTLDU          -               
 PortConnToInout-ML   (Verilog) morelint        No             - VSTOPDU        -               
 EventControlInRHS-ML (Verilog) morelint        No             - RTLDU          -               
 SignedUnsignedExpr-ML(Verilog) morelint        No             - ELABDU         -               
 SetBeforeRead-ML     (Verilog) morelint        No             - ELABDU         -               
 UnsuppCompDir-ML     (Verilog) morelint        No             - RTLDULIST      -               
 NonWireSignal-ML     (Verilog) morelint        No             - RTLDULIST      -               
 DuplicateCase-ML     (Verilog) morelint        No             - ELABDU         -               
 AlwaysCombExhaustive-ML(Verilog) morelint        No             - ELABDU         -               
 CheckSyncReset-ML    (Verilog) morelint        No             - RTLDULIST      -               
 ReserveNameSystemVerilog-ML(Verilog) morelint        No             - SETUP          -               
 CheckParamSensList-ML(Verilog) morelint        No             - RTLDULIST      -               
 CoveragePragma-ML    (Verilog) morelint        No             - RTLDULIST      -               
 CheckSynthPragma-ML  (Verilog) morelint        No             - RTLDULIST      -               
 NonStaticMacro-ML    (Verilog) morelint        No             - SETUP          -               
 BitOrder-ML          (Verilog) morelint        No             - ELABDU         -               
 AutomaticFuncTask-ML (Verilog) morelint        No             - ELABDU         -               
 MacroWithoutUndef-ML (Verilog) morelint        No             - RTLDULIST      -               
 ChkUndefMacro-ML     (Verilog) morelint        No             - RTLDULIST      -               
 UniqueCase-ML        (Verilog) morelint        No             - ELABDU         -               
 DuplicateCaseLabel-ML(Verilog) morelint        No             - ELABDU         -               
 CheckTimeUnitandPrecision-ML(Verilog) morelint        No             - LEXICAL        -               
 MultipleFilesCellDefine-ML(Verilog) morelint        No             - SETUP          -               
 NestedCellDefine-ML  (Verilog) morelint        No             - SETUP          -               
 MultiModuleInCellDefine-ML(Verilog) morelint        No             - SETUP          -               
 SVConstruct-ML       (Verilog) morelint        No             - SETUP          -               
 SV09Construct-ML     (Verilog) morelint        No             - SETUP          -               
 V2KConstruct-ML      (Verilog) morelint        No             - SETUP          -               
 ReserveNameV2K-ML    (Verilog) morelint        No             - SETUP          -               
 EnumStateDecl-ML     (Verilog) morelint        No             - RTLDU          -               
 HierarchyReport-ML   (Verilog) morelint        No             - ELABDU         -               
 ParamValueOverride-ML(Verilog) morelint        No             - ELABDU         -               
 ParamOverrideMismatch-ML(Verilog) morelint        No             - ELABDU         -               
 NoExprInPort-ML      (Verilog) morelint        No             - ELABDU         -               
 NoWidthInBasedNum-ML (Verilog) morelint        No             - RTLDULIST      -               
 GroupOFAsgn-ML       (Verilog) morelint        No             - RTLDULIST      -               
 MacroFileName-ML     (Verilog) morelint        No             - RTLDULIST      -               
 FuncFileName-ML      (Verilog) morelint        No             - RTLDULIST      -               
 TaskFileName-ML      (Verilog) morelint        No             - RTLDULIST      -               
 NullPort-ML          (Verilog) morelint        No             - RTLDU          -               
 SepTFMacro-ML        (Verilog) morelint        No             - RTLDULIST      -               
 RedundantLogicalOp-ML(Verilog) morelint        No             - RTLDULIST      -               
 CheckRegAndWire-ML   (Verilog) morelint        No             - ELABDU         -               
 InstPortConnType-ML  (Verilog) morelint        No             - ELABDU         -               
 NonOverriddenParams-ML(Verilog) morelint        No             - ELABDU         -               
 MemConflict-ML       (Verilog) morelint        No             - ELABDU         -               
 InstNameSameAsMaster-ML(Verilog) morelint        No             - RTLDULIST      -               
 PortNameSameAsModule-ML(Verilog) morelint        No             - RTLDU          -               
 UseBusWidth-ML       (Verilog) morelint        No             - RTLDULIST      -               
 PartConnPort-ML      (Verilog) morelint        No             - ELABDU         -               
 AsgnToOneBit-ML      (Verilog) morelint        No             - ELABDU         -               
 DetectParamTruncate-ML(Verilog) morelint        No             - ELABDU         -               
 DisallowTimeArr-ML   (Verilog) morelint        No             - RTLDULIST      -               
 SelfAssignment-ML    (Verilog) morelint        No             - ELABDU         -               
 SelfDeterminedExpr-ML(Verilog) morelint        No             - ELABDU         -               
 FsmUsage-ML          (Verilog) morelint        No             - ELABDU         -               
 NonBlockingCounters-ML(Verilog) morelint        No             - ELABDU         -               
 NoRealFunc-ML        (Verilog) morelint        No             - RTLDULIST      -               
 NoDisableInFunc-ML   (Verilog) morelint        No             - RTLDULIST      -               
 NoDisableInTask-ML   (Verilog) morelint        No             - RTLDULIST      -               
 NoStrengthInput-ML   (Verilog) morelint        No             - RTLDULIST      -               
 NoArray-ML           (Verilog) morelint        No             - RTLDU          -               
 NoParamMultConcat-ML (Verilog) morelint        No             - RTLDULIST      -               
 NoSigCaseX-ML        (Verilog) morelint        No             - RTLDULIST      -               
 DisallowXInCaseZ-ML  (Verilog) morelint        No             - ELABDU         -               
 DisallowCaseZ-ML     (Verilog) morelint        No             - ELABDU         -               
 BitRangeUsedParam-ML (Verilog) morelint        No             - RTLDULIST      -               
 DisallowCaseX-ML     (Verilog) morelint        No             - ELABDU         -               
 InterfaceWithoutModport-ML(Verilog) morelint        No             - ELABDU         -               
 UnpackedStructUsed-ML(Verilog) morelint        No             - RTLDULIST      -               
 NegativeIndex-ML     (Verilog) morelint        No             - ELABDU         -               
 FuncWithIntReturn-ML (Verilog) morelint        No             - ELABDU         -               
 NoOutputPort-ML      (Verilog) morelint        No             - ELABDU         -               
 LogicEnumBase-ML     (Verilog) morelint        No             - RTLDULIST      -               
 TwoStateData-ML      (Verilog) morelint        No             - RTLDULIST      -               
 NestedCaseStmt-ML    (Verilog) morelint        No             - LEXICAL        -               
 ChkSensExprPar-ML    (Verilog) morelint        No             - LEXICAL        -               
 MaxDelay-ML          (Verilog) morelint        No             - ELABDU         -               
 DiffTimescaleUsed-ML (Verilog) morelint        No             - RTLDULIST      -               
 preReq_FindStringInComment-ML(Verilog) morelint        No             - RTLDULIST      -               
 ExplicitTwosCompliment-ML(VHDL   ) morelint        No             - ELABDU         -               
 ExplicitTwosCompliment-ML(Verilog) morelint        No             - ELABDU         -               
 BadResourceShare-ML            morelint        No             - VSDU           -               
 SeqInputOutputCodeDup-ML       morelint        No             - VSTOPDU        -               
 InstNameStyle-ML     (VHDL   ) morelint        No             - RTLDULIST      -               
 InstNameStyle-ML     (Verilog) morelint        No             - RTLDULIST      -               
 RedundantLogicalOpInExpr-ML(VHDL   ) morelint        No             - ELABDU         -               
 RedundantLogicalOpInExpr-ML(Verilog) morelint        No             - ELABDU         -               
 RegisterInfo-ML                morelint        No             - FLATDU2_WL     -               
 InvLatchFeed-ML                morelint        No             - FLATDU2_WL     -               
 InoutPortConnectionSanity-ML   morelint        No             - FLATDU2_WL     -               
 NonResetFSM-ML                 morelint        No             - VSDU           -               
 ClockConnectedToOut-ML         morelint        No             - VSTOPDU        -               
 ResetConnectedToOut-ML         morelint        No             - VSTOPDU        -               
 PortIOConnectionSanity-ML      morelint        No             - FLATDU2_WL     -               
 RegisterDriveMultiplePorts-ML  morelint        No             - FLATDU2_WL     -               
 FlopWithoutEnable-ML           morelint        No             - VSDU           -               
 DetectHardVerification-ML(Verilog) morelint        No             - FLATDU2_WL     -               
 HVIssue_PreReq       (Verilog) morelint        No             - SETUP          -               
 PortConnectedToMux-ML          morelint        No             - VSTOPDU        -               
 ForbiddenPadConn-ML            morelint        No             - FLATDU2_WL     -               
 DisallowNoRstFlops-ML          morelint        No             - FLATDU2_WL     -               
 SelfGatingRegister-ML          morelint        No             - FLATDU2_WL     -               
 UniqueInputOutputSampling-ML   morelint        No             - FLATDU2_WL     -               
 FlopFeedbackRace-ML            morelint        No             - FLATDU2_WL     -               
 ClockFeedsFloatingGate-ML      morelint        No             - FLATDU2_WL     -               
 ResetTiedToConst-ML            morelint        No             - FLATDU2_WL     -               
 LatchName-ML                   morelint        No             - VSDU           -               
 FixedValueInCGCEnable-ML       morelint        No             - FLATDU2_WL     -               
 NoTopCombPath-ML               morelint        No             - FLATDU2_WL     -               
 IfOverlap-ML         (VHDL   ) morelint        No             - ELABDU         -               
 IfOverlap-ML         (Verilog) morelint        No             - ELABDU         -               
 ConstDrivenNet-ML    (VHDL   ) morelint        No             - RTLDULIST      -               
 ConstDrivenNet-ML    (Verilog) morelint        No             - RTLDULIST      -               
 SynthElabDuName-ML             morelint        No             - ELABDU         -               
 RptNegEdgeFF-ML                morelint        No             - FLATDU2_WL     -               
 Prereqs_RptNegEdgeFF-ML(Verilog) morelint        No             - ELABDU         -               
 HangingFlopOutput-ML           morelint        No             - VSTOPDU        -               
 PortRange-ML                   morelint        No             - FLATDU2_WL     -               
 UnUsedFlopOutput-ML            morelint        No             - FLATDU2_WL     -               
 MaxFanoutCount-ML              morelint        No             - FLATDU2_WL     -               
 UnInitTopDuParam-ML  (VHDL   ) morelint        No             - RTLDULIST      -               
 UnInitTopDuParam-ML  (Verilog) morelint        No             - RTLDULIST      -               
 UnInitParam-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 UnInitParam-ML       (Verilog) morelint        No             - RTLDULIST      -               
 HierarchicalModule-ML          morelint        No             - VSDU           -               
 SameDu-ML                      morelint        No             - RTLDULIST      -               
 DetectBlackBoxes-ML            morelint        No             - FLATDU2_WL     -               
 UndrivenOutTermNLoaded-ML      morelint        No             - VSTOPDU        -               
 ExoticClock-ML                 morelint        No             - FLATDU2_WL     -               
 SameControlNDataNet-ML         morelint        No             - FLATDU2_WL     -               
 SetResetConverge-ML            morelint        No             - FLATDU2_WL     -               
 NonConstReset-ML     (VHDL   ) morelint        No             - ELABDU         -               
 NonConstReset-ML     (Verilog) morelint        No             - ELABDU         -               
 UnrecSynthDir-ML     (VHDL   ) morelint        No             - RTLDULIST      -               
 UnrecSynthDir-ML     (Verilog) morelint        No             - RTLDULIST      -               
 NoArithOp-ML         (VHDL   ) morelint        No             - RTLDULIST      -               
 NoArithOp-ML         (Verilog) morelint        No             - RTLDULIST      -               
 ComplexExpr-ML       (VHDL   ) morelint        No             - RTLDULIST      -               
 ComplexExpr-ML       (Verilog) morelint        No             - ELABDU         -               
 CAPA-ML              (VHDL   ) morelint        No             - LEXICAL        -               
 CAPA-ML              (Verilog) morelint        No             - LEXICAL        -               
 RegInput-ML                    morelint        No             - FLATDU2_WL     -               
 ChkCarriageReturn-ML (VHDL   ) morelint        No             - LEXICAL        -               
 ChkCarriageReturn-ML (Verilog) morelint        No             - LEXICAL        -               
 ConstPropagatedPort-ML         morelint        No             - FLATDU2_WL     -               
 ConstantInput-ML               morelint        No             - VSTOPDU        -               
 Prereqs_ConstantInput-ML(Verilog) morelint        No             - ELABDU         -               
 WrapInstance-ML      (VHDL   ) morelint        No             - RTLDU          -               
 WrapInstance-ML      (Verilog) morelint        No             - RTLDU          -               
 SensListRepeat-ML    (VHDL   ) morelint        No             - ELABDU         -               
 SensListRepeat-ML    (Verilog) morelint        No             - ELABDU         -               
 IfWithoutElse-ML     (VHDL   ) morelint        No             - ELABDU         -               
 IfWithoutElse-ML     (Verilog) morelint        No             - ELABDU         -               
 NoFeedThrus-ML                 morelint        No             - VSTOPDU        -               
 InlineComment-ML     (VHDL   ) morelint        No             - LEXICAL        -               
 InlineComment-ML     (Verilog) morelint        No             - LEXICAL        -               
 NoBusPartClock-ML              morelint        No             - FLATDU2_WL     -               
 DisallowDWComp-ML    (VHDL   ) morelint        No             - ELABDU         -               
 DisallowDWComp-ML    (Verilog) morelint        No             - RTLDULIST      -               
 DisallowMult-ML      (VHDL   ) morelint        No             - ELABDU         -               
 DisallowMult-ML      (Verilog) morelint        No             - ELABDU         -               
 ReEntrantOutput-ML             morelint        No             - VSDU           -               
 ResetFlop-ML                   morelint        No             - VSTOPDU        -               
 SynchReset-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 SynchReset-ML        (Verilog) morelint        No             - RTLDULIST      -               
 NoInoutPort-ML       (Verilog) morelint        No             - ELABDU         -               
 NoInoutPort-ML       (VHDL   ) morelint        No             - ELABDU         -               
 NoBitArray-ML        (VHDL   ) morelint        No             - ELABDU         -               
 NoBitArray-ML        (Verilog) morelint        No             - ELABDU         -               
 ModuleName-ML        (VHDL   ) morelint        No             - RTLDULIST      -               
 ModuleName-ML        (Verilog) morelint        No             - RTLDULIST      -               
 HangingInst-ML                 morelint        No             - VSDU           -               
 HangingInstOutput-ML           morelint        No             - VSDU           -               
 DirectTopInputToInout-ML       morelint        No             - VSTOPDU        -               
 HangingInstInput-ML            morelint        No             - VSTOPDU        -               
 HierNameLength-ML              morelint        No             - VSTOPDU        -               
 UndrivenNUnloaded-ML           morelint        No             - VSTOPDU        -               
 UnloadedNet-ML                 morelint        No             - VSTOPDU        -               
 UnloadedOutTerm-ML             morelint        No             - VSTOPDU        -               
 UnloadedInPort-ML              morelint        No             - VSTOPDU        -               
 UndrivenNet-ML                 morelint        No             - VSTOPDU        -               
 AsyncPinsOfLibraryCells-ML(Verilog) morelint        No             - FLATDU2_WL     -               
 UndrivenOutPort-ML             morelint        No             - VSTOPDU        -               
 TristateSig-ML                 morelint        No             - VSDU           -               
 TristatePort-ML                morelint        No             - VSDU           -               
 MergeFlops-ML                  morelint        No             - FLATDU2_WL     -               
 ResetPreventSRL-ML             morelint        No             - FLATDU2_WL     -               
 UseSRLPrim-ML                  morelint        No             - FLATDU2_WL     -               
 W429L                (Verilog) latch           No             - VSDU           -               
 W428L                (Verilog) latch           No             - VSDU           -               
 W442bL               (Verilog) latch           No             - VSDU           -               
 W442aL               (Verilog) latch           No             - VSDU           -               
 W122L                (Verilog) latch           No             - VSDU           -               
 W336L                (Verilog) latch           No             - ALLVIEWS       -               
 W422L                (Verilog) latch           No             - FLATDU2_WL     -               
 Latch_VePreReqRule   (Verilog) latch           No             - RTLDULIST      -               
 W449L                (Verilog) latch           No             - VSDU           -               
 W392bL                         latch           No             - FLATDU2_WL     -               
 W392aL                         latch           No             - FLATDU2_WL     -               
 LatchReset                     latch           No             - FLATDU2_WL     -               
 GatedReset                     latch           No             - FLATDU2_WL     -               
 LatchGatedClock                latch           No             - FLATDU2_WL     -               
 ClockEdges                     latch           No             - FLATDU2_WL     -               
 LINT_blksgdc01                 lint            No             - FLATDU2_PRD_WL   -               
 LINT_JSON_Instance             lint            No             - VSTOPDU        -               
 LINT_JSON_Clock                lint            No             - FLATDU2_WL     -               
 LINT_JSON_RULES                lint            No             - SETUP          -               
 Postreqs_CheckFuncTask(Verilog) lint            No             - ELABDU         -               
 W120                 (VHDL   ) lint            No             - ELABDU         -               
 W120                 (Verilog) lint            No             - ELABDU         -               
 LINT_sca_validation            lint            No             - FLATDU2_ABSTRACT_WL   -               
 LINT_abstract01                lint            No             - FLATDU2_WL     -               
 W448                           lint            No             - FLATDU2_WL     -               
 W401                           lint            No             - FLATDU2_WL     -               
 W395                 (Verilog) lint            No             - ELABDU         -               
 W395                 (VHDL   ) lint            No             - RTLDULIST      -               
 W391                           lint            No             - FLATDU2_WL     -               
 W18                            lint            No             - VSTOPDU        -               
 W495                 (VHDL   ) lint            No             - ELABDU         -               
 W495                 (Verilog) lint            No             - ELABDU         -               
 W494                 (VHDL   ) lint            No             - ELABDU         -               
 W494                 (Verilog) lint            No             - ELABDU         -               
 W490                 (VHDL   ) lint            No             - RTLDULIST      -               
 W490                 (Verilog) lint            No             - ELABDU         -               
 W444                 (VHDL   ) lint            No             - RTLDULIST      -               
 W444                 (Verilog) lint            No             - ELABDU         -               
 W443                 (VHDL   ) lint            No             - RTLDULIST      -               
 W443                 (Verilog) lint            No             - ELABDU         -               
 W425                 (VHDL   ) lint            No             - RTLDULIST      -               
 W425                 (Verilog) lint            No             - ELABDU         -               
 W351                 (VHDL   ) lint            No             - RTLDULIST      -               
 W351                 (Verilog) lint            No             - RTLDULIST      -               
 W345                 (VHDL   ) lint            No             - SETUP          -               
 W345                 (Verilog) lint            No             - RTLDULIST      -               
 W287c                (VHDL   ) lint            No             - VSDU           -               
 W287c                (Verilog) lint            No             - ELABDU         -               
 W257                 (VHDL   ) lint            No             - SETUP          -               
 W257                 (Verilog) lint            No             - RTLDULIST      -               
 W241                 (VHDL   ) lint            No             - ELABDU         -               
 W241                 (Verilog) lint            No             - ELABDU         -               
 W210                 (VHDL   ) lint            No             - ELABDU         -               
 W210                 (Verilog) lint            No             - ELABDU         -               
 W191                 (VHDL   ) lint            No             - RTLDULIST      -               
 W191                 (Verilog) lint            No             - ELABDU         -               
 W190                 (VHDL   ) lint            No             - RTLDULIST      -               
 W190                 (Verilog) lint            No             - ELABDU         -               
 W187                 (VHDL   ) lint            No             - SETUP          -               
 W187                 (Verilog) lint            No             - ELABDU         -               
 W175                 (VHDL   ) lint            No             - RTLDULIST      -               
 W175                 (Verilog) lint            No             - RTLDULIST      -               
 W167                 (VHDL   ) lint            No             - RTLDULIST      -               
 W167                 (Verilog) lint            No             - RTLDULIST      -               
 W164b                (VHDL   ) lint            No             - ELABDU         -               
 W164b                (Verilog) lint            No             - ELABDU         -               
 W164a_b              (Verilog) lint            No             - ELABDU         -               
 W164a_a              (Verilog) lint            No             - ELABDU         -               
 W164a                (VHDL   ) lint            No             - ELABDU         -               
 W164a                (Verilog) lint            No             - ELABDU         -               
 W146                 (VHDL   ) lint            No             - SETUP          -               
 W146                 (Verilog) lint            No             - RTLDULIST      -               
 W128                 (VHDL   ) lint            No             - SETUP          -               
 W128                 (Verilog) lint            No             - RTLDULIST      -               
 W111                 (VHDL   ) lint            No             - ELABDU         -               
 W111                 (Verilog) lint            No             - ELABDU         -               
 W493                 (VHDL   ) lint            No             - RTLDULIST      -               
 W493                 (Verilog) lint            No             - SETUP          -               
 W17                  (VHDL   ) lint            No             - ELABDU         -               
 W17                  (Verilog) lint            No             - ELABDU         -               
 preReq_W351          (Verilog) lint            No             - RTLDULIST      -               
 W402                 (VHDL   ) lint            No             - FLATDU2_WL     -               
 PhysicalTypes        (VHDL   ) lint            No             - SETUP          -               
 W86                  (VHDL   ) lint            No             - ELABDU         -               
 W526                 (VHDL   ) lint            No             - RTLDULIST      -               
 W501                 (VHDL   ) lint            No             - ELABDU         -               
 W500                 (VHDL   ) lint            No             - ELABDU         -               
 W494b                (VHDL   ) lint            No             - ELABDU         -               
 W494a                (VHDL   ) lint            No             - ELABDU         -               
 W488                 (VHDL   ) lint            No             - ELABDU         -               
 W464                 (VHDL   ) lint            No             - RTLDULIST      -               
 W456a                (VHDL   ) lint            No             - ELABDU         -               
 W456                 (VHDL   ) lint            No             - ELABDU         -               
 W43                  (VHDL   ) lint            No             - RTLDULIST      -               
 W396                 (VHDL   ) lint            No             - VSDU           -               
 W259                 (VHDL   ) lint            No             - ELABDU         -               
 W226                 (VHDL   ) lint            No             - RTLDULIST      -               
 ClockStyle           (VHDL   ) lint            No             - RTLDULIST      -               
 W489                 (VHDL   ) lint            No             - RTLDULIST      -               
 W242                 (VHDL   ) lint            No             - RTLDULIST      -               
 SynthIfStmt          (VHDL   ) lint            No             - RTLDULIST      -               
 InitPorts            (VHDL   ) lint            No             - RTLDULIST      -               
 NoTimeOut            (VHDL   ) lint            No             - SETUP          -               
 MultipleWait         (VHDL   ) lint            No             - RTLDULIST      -               
 ArrayEnumIndex       (VHDL   ) lint            No             - SETUP          -               
 PortType             (VHDL   ) lint            No             - SETUP          -               
 ResFunction          (VHDL   ) lint            No             - RTLDULIST      -               
 PreDefAttr           (VHDL   ) lint            No             - SETUP          -               
 UserDefAttr          (VHDL   ) lint            No             - SETUP          -               
 AllocExpr            (VHDL   ) lint            No             - SETUP          -               
 LinkagePort          (VHDL   ) lint            No             - SETUP          -               
 DisconnSpec          (VHDL   ) lint            No             - SETUP          -               
 IncompleteType       (VHDL   ) lint            No             - SETUP          -               
 LoopBound            (VHDL   ) lint            No             - SETUP          -               
 BothPhase            (VHDL   ) lint            No             - RTLDULIST      -               
 ForLoopWait          (VHDL   ) lint            No             - SETUP          -               
 WhileInSubProg       (VHDL   ) lint            No             - RTLDULIST      -               
 IntGeneric           (VHDL   ) lint            No             - SETUP          -               
 SigVarInit           (VHDL   ) lint            No             - RTLDULIST      -               
 AssertStmt           (VHDL   ) lint            No             - SETUP          -               
 EntityStmt           (VHDL   ) lint            No             - SETUP          -               
 W397                 (VHDL   ) lint            No             - SETUP          -               
 W164c                (Verilog) lint            No             - ELABDU         -               
 W402b                (Verilog) lint            No             - FLATDU2_WL     -               
 W402a                (Verilog) lint            No             - RTLDU          -               
 W323                 (Verilog) lint            No             - FLATDU2_WL     -               
 W541                 (Verilog) lint            No             - VSDU           -               
 W438                 (Verilog) lint            No             - VSDU           -               
 W428                 (Verilog) lint            No             - VSDU           -               
 W701                 (Verilog) lint            No             - RTLDULIST      -               
 W576                 (Verilog) lint            No             - ELABDU         -               
 W575                 (Verilog) lint            No             - ELABDU         -               
 W563                 (Verilog) lint            No             - ELABDU         -               
 W551                 (Verilog) lint            No             - ELABDU         -               
 W529                 (Verilog) lint            No             - RTLDULIST      -               
 W527                 (Verilog) lint            No             - RTLDULIST      -               
 W526                 (Verilog) lint            No             - RTLDULIST      -               
 W208                 (Verilog) lint            No             - SETUP          -               
 W189                 (Verilog) lint            No             - RTLDULIST      -               
 W504                 (Verilog) lint            No             - ELABDU         -               
 W503                 (Verilog) lint            No             - RTLDULIST      -               
 W498                 (Verilog) lint            No             - ELABDU         -               
 W497                 (Verilog) lint            No             - ELABDU         -               
 W491                 (Verilog) lint            No             - ELABDU         -               
 W489                 (Verilog) lint            No             - ELABDU         -               
 W484                 (Verilog) lint            No             - ELABDU         -               
 W479                 (Verilog) lint            No             - RTLDULIST      -               
 W477                 (Verilog) lint            No             - RTLDULIST      -               
 W476                 (Verilog) lint            No             - RTLDULIST      -               
 W475                 (Verilog) lint            No             - RTLDULIST      -               
 W474                 (Verilog) lint            No             - RTLDULIST      -               
 W468                 (Verilog) lint            No             - ELABDU         -               
 W464                 (Verilog) lint            No             - RTLDULIST      -               
 W446                 (Verilog) lint            No             - ELABDU         -               
 W433                 (Verilog) lint            No             - RTLDULIST      -               
 W430                 (Verilog) lint            No             - RTLDULIST      -               
 W427                 (Verilog) lint            No             - RTLDULIST      -               
 W423                 (Verilog) lint            No             - ELABDU         -               
 W373                 (Verilog) lint            No             - RTLDULIST      -               
 W372                 (Verilog) lint            No             - RTLDULIST      -               
 W350                 (Verilog) lint            No             - RTLDULIST      -               
 W346                 (Verilog) lint            No             - RTLDULIST      -               
 W343                 (Verilog) lint            No             - ELABDU         -               
 W342                 (Verilog) lint            No             - ELABDU         -               
 W341                 (Verilog) lint            No             - ELABDU         -               
 W333                 (Verilog) lint            No             - RTLDULIST      -               
 W332                 (Verilog) lint            No             - ELABDU         -               
 W316                 (Verilog) lint            No             - ELABDU         -               
 W314                 (Verilog) lint            No             - ELABDU         -               
 W313                 (Verilog) lint            No             - ELABDU         -               
 W312                 (Verilog) lint            No             - ELABDU         -               
 W311                 (Verilog) lint            No             - ELABDU         -               
 W310                 (Verilog) lint            No             - ELABDU         -               
 W309                 (Verilog) lint            No             - ELABDU         -               
 W308                 (Verilog) lint            No             - ELABDU         -               
 W307                 (Verilog) lint            No             - ELABDU         -               
 W306                 (Verilog) lint            No             - ELABDU         -               
 W280                 (Verilog) lint            No             - RTLDULIST      -               
 W256                 (Verilog) lint            No             - RTLDULIST      -               
 W254                 (Verilog) lint            No             - RTLDULIST      -               
 W253                 (Verilog) lint            No             - RTLDULIST      -               
 W250                 (Verilog) lint            No             - RTLDULIST      -               
 W245                 (Verilog) lint            No             - ELABDU         -               
 W243                 (Verilog) lint            No             - RTLDULIST      -               
 W238                 (Verilog) lint            No             - ELABDU         -               
 W226                 (Verilog) lint            No             - ELABDU         -               
 W213                 (Verilog) lint            No             - RTLDULIST      -               
 W193                 (Verilog) lint            No             - RTLDULIST      -               
 W192                 (Verilog) lint            No             - RTLDULIST      -               
 W188                 (Verilog) lint            No             - ELABDU         -               
 W171                 (Verilog) lint            No             - ELABDU         -               
 W162                 (Verilog) lint            No             - ELABDU         -               
 W159                 (Verilog) lint            No             - ELABDU         -               
 W154                 (Verilog) lint            No             - RTLDULIST      -               
 W129                 (Verilog) lint            No             - RTLDULIST      -               
 W127                 (Verilog) lint            No             - RTLDULIST      -               
 W126                 (Verilog) lint            No             - RTLDULIST      -               
 W121                 (Verilog) lint            No             - ELABDU         -               
 W107                 (Verilog) lint            No             - ELABDU         -               
 W88                  (Verilog) lint            No             - ELABDU         -               
 W69                  (Verilog) lint            No             - ELABDU         -               
 W553                 (Verilog) lint            No             - ELABDU         -               
 W552                 (Verilog) lint            No             - ELABDU         -               
 W488                 (Verilog) lint            No             - ELABDU         -               
 W456a                (Verilog) lint            No             - ELABDU         -               
 W456                 (Verilog) lint            No             - ELABDU         -               
 W429                 (Verilog) lint            No             - ELABDU         -               
 W328                 (Verilog) lint            No             - ELABDU         -               
 W294                 (Verilog) lint            No             - RTLDULIST      -               
 W163                 (Verilog) lint            No             - ELABDU         -               
 W34                  (Verilog) lint            No             - RTLDULIST      -               
 W239                 (Verilog) lint            No             - ELABDU         -               
 infiniteloop         (Verilog) lint            No             - SETUP          -               
 readclock            (Verilog) lint            No             - SETUP          -               
 W561                 (Verilog) lint            No             - SETUP          -               
 W546                 (Verilog) lint            No             - SETUP          -               
 W453                 (Verilog) lint            No             - ELABDU         -               
 W182n                (Verilog) lint            No             - SETUP          -               
 W182k                (Verilog) lint            No             - SETUP          -               
 W182h                (Verilog) lint            No             - SETUP          -               
 W182g                (Verilog) lint            No             - SETUP          -               
 W182c                (Verilog) lint            No             - RTLDULIST      -               
 W348                 (Verilog) lint            No             - SETUP          -               
 W326                 (Verilog) lint            No             - SETUP          -               
 W295                 (Verilog) lint            No             - RTLDULIST      -               
 W143                 (Verilog) lint            No             - SETUP          -               
 VerilintPragma       (Verilog) lint            No             - RTLDULIST      -               
 sim_loop01           (Verilog) simulation      No             - RTLDULIST      -               
 sim_race08           (Verilog) simulation      No             - FLATDU2_WL     -               
 sim_race07           (Verilog) simulation      No             - FLATDU2_WL     -               
 Prereqs_sim_race07   (Verilog) simulation      No             - SETUP          -               
 sim_race06           (Verilog) simulation      No             - ALLVIEWS       -               
 sim_race03           (Verilog) simulation      No             - VSDU           -               
 sim_race05           (Verilog) simulation      No             - RTLDULIST      -               
 sim_race04           (Verilog) simulation      No             - RTLDU          -               
 sim_race11           (Verilog) simulation      No             - VSDU           -               
 Prereqs_sim_race11   (Verilog) simulation      No             - RTLDULIST      -               
 sim_race01           (Verilog) simulation      No             - RTLDU          -               
 pwrdnPinConnToSeqOrIOCells     erc             No             - FLATDU2_WL     -               
 elementsAllowedPerScanChain    erc             No             - FLATDU2_WL     -               
 delayLineDependentCkt          erc             No             - FLATDU2_WL     -               
 noCombinatorialFeedBack        erc             No             - FLATDU2_WL     -               
 setPinConnectedToSetNet        erc             No             - FLATDU2_WL     -               
 resetPinConnectedToResetNet    erc             No             - FLATDU2_WL     -               
 clockPinsConnectedToClkNets    erc             No             - FLATDU2_WL     -               
 listTristateBuses              erc             No             - FLATDU2_WL     -               
 checkTristateBuses             erc             No             - FLATDU2_WL     -               
 checkOPPinConnectedToNet_b     erc             No             - FLATDU2_WL     -               
 checkOPPinConnectedToNet_a     erc             No             - FLATDU2_WL     -               
 checkIOPinConnectedToNet       erc             No             - FLATDU2_WL     -               
 checkMultipleDrivers           erc             No             - FLATDU2_WL     -               
 checkNetReceiver               erc             No             - FLATDU2_WL     -               
 checkNetDriver                 erc             No             - FLATDU2_WL     -               
 Underload                      erc             No             - FLATDU2_WL     -               
 NearOverload                   erc             No             - FLATDU2_WL     -               
 Overload                       erc             No             - FLATDU2_WL     -               
 OutNotUsed                     erc             No             - FLATDU2_WL     -               
 NoContAssign         (Verilog) erc             No             - RTLDULIST      -               
 MuxSelConst                    erc             No             - FLATDU2_WL     -               
 TristateConst                  erc             No             - FLATDU2_WL     -               
 DisabledOr                     erc             No             - FLATDU2_WL     -               
 DisabledAnd                    erc             No             - FLATDU2_WL     -               
 LatchDataX                     erc             No             - FLATDU2_WL     -               
 LatchDataConstant              erc             No             - FLATDU2_WL     -               
 LatchDataUndriven              erc             No             - FLATDU2_WL     -               
 LatchEnableX                   erc             No             - FLATDU2_WL     -               
 LatchEnableConstant            erc             No             - FLATDU2_WL     -               
 LatchEnableUndriven            erc             No             - FLATDU2_WL     -               
 FlopSR                         erc             No             - FLATDU2_WL     -               
 FlopSREX                       erc             No             - FLATDU2_WL     -               
 FlopDataX                      erc             No             - FLATDU2_WL     -               
 FlopDataConstant               erc             No             - FLATDU2_WL     -               
 FlopDataUndriven               erc             No             - FLATDU2_WL     -               
 FlopClockX                     erc             No             - FLATDU2_WL     -               
 FlopClockUndriven              erc             No             - FLATDU2_WL     -               
 FloatingInputs                 erc             No             - FLATDU2_WL     -               
 erc_Prereq                     erc             No             - FLATDU2_WL     -               
 STARC05-1.3.1.7                starc2005       No             - FLATDU2_WL     -               
 STARC05-3.3.1.4b               starc2005       No             - FLATDU2_WL     -               
 STARC05-3.5.6.6                starc2005       No             - LEXICAL        -               
 STARC05-3.1.3.3v     (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-3.1.3.3      (Verilog) starc2005       No             - VSDU           -               
 STARC05-3.1.3.2vc    (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-3.1.3.2vb    (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-3.1.3.2va    (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-3.1.3.2b     (Verilog) starc2005       No             - VSDU           -               
 STARC05-3.1.3.2a     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.5a     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.5a     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-2.5.1.1      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-2.5.1.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-2.3.1.7a               starc2005       No             - VSDU           -               
 STARC05-2.2.1.2                starc2005       No             - VSTOPDU        -               
 STARC05-1.6.3.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.3.1                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.2.2a               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.1.2                starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.1.1b               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.6.1.1a               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.1b               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.4.3.1a               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.3.2.1b     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC05-1.3.2.1b     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC05-1.1.5.4      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-1.1.5.4      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.1.5.2b               starc2005       No             - FLATDU2_WL     -               
 STARC05-1.1.5.1      (VHDL   ) starc2005       No             - VSDU           -               
 STARC05-1.1.5.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.1.4.6b               starc2005       No             - VSDU           -               
 STARC05-1.1.4.6a               starc2005       No             - VSDU           -               
 STARC05-3.5.6.2vb    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-3.5.6.2va    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-3.5.2.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.3.1v     (VHDL   ) starc2005       No             - SETUP          -               
 STARC05-3.2.2.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.5.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.4.2      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-2.11.1.4     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.11.1.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.8.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.8.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.8.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.6.5     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.5.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.6v    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.4.4     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.3.1v    (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.8     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.5     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.1.4v    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.2.3      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.6      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.4b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.4a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.2.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.2.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.8.1.3      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.7.3.1c     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.6.2.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.6.1.4b     (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-2.6.1.4a     (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-2.6.1.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.5.1.5b     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-2.3.6.2b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.6.2a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2vc    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2vb    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2va    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.7b     (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-2.3.2.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.2.3v     (VHDL   ) starc2005       No             - RTLDU          -               
 STARC05-2.1.6.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.5.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.4.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.3.4v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.3.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.5v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.4v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.3v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.1.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.1.1v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.9v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.8v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.4v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.3v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.6.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.2v     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.1va    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC05-1.1.3.3d     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3c     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9d     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9c     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.8v     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-1.1.1.7      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.6v     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC05-1.1.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.3va    (VHDL   ) starc2005       No             - SETUP          -               
 STARC05-ProcessParamSetup(VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.3.2b_sb (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.3.2b_sa (Verilog) starc2005       No             - ELABDU         -               
 STARC05-3.5.6.2      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-3.5.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.2.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.2.2.2b     (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-3.2.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.5.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-3.1.4.2      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-2.11.1.4     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.11.1.2     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.8.3     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.8.2     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.8.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.6.5     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.5.3     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.2     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.4.6     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.4.5     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.4.1     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.10.3.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.8     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.10.1.6     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.1.4c    (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.9.2.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.9.1.2e     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.6.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.6      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.8.3.4b     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.4a     (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.2.2      (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.8.2.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.8.1.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.7.4.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1c     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.7.3.1b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.3.1a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.7.2.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.6.2.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.6.1.4b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.6.1.4a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.6.1.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.6.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.6.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.4.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.2.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.3.1.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.3.1.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.2.2.3b     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.2.2.3a     (Verilog) starc2005       No             - RTLDU          -               
 STARC05-2.1.6.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.5.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.4.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.3.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.5      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.2.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.1.1.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.1.1.1      (Verilog) starc2005       No             - VSDU           -               
 STARC05-1.1.4.9      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.8      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.4      (Verilog) starc2005       No             - LEXICAL        -               
 STARC05-1.1.4.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.4.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3e     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3d     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3c     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.3.3a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.2.1a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9d     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9c     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.9a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.8      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-2.10.5.3b    (Verilog) starc2005       No             - ELABDU         -               
 STARC05-2.10.5.3a    (Verilog) starc2005       No             - ELABDU         -               
 STARC05-1.1.1.6      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC05-1.1.1.3      (Verilog) starc2005       No             - SETUP          -               
 STARC05-AlwaysParamSetup(Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.10.1.5c      (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.10.1.5c      (Verilog) starc           No             - ELABDU         -               
 STARC-3.1.3.2c       (VHDL   ) starc           No             - ELABDU         -               
 STARC-3.1.3.2b                 starc           No             - VSDU           -               
 STARC-3.1.3.2a                 starc           No             - FLATDU2_WL     -               
 STARC-3.3.2.3                  starc           No             - FLATDU2_WL     -               
 STARC-3.3.2.2b                 starc           No             - FLATDU2_WL     -               
 STARC05-3.3.1.4a               starc2005       No             - FLATDU2_WL     -               
 STARC-3.3.2.2a                 starc           No             - FLATDU2_WL     -               
 STARC05-3.3.1.1                starc2005       No             - FLATDU2_WL     -               
 STARC-3.1.4.5        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.1.4.5      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-3.1.4.5        (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.1.4.5      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-2.3.6.1                  starc           No             - VSDU           -               
 STARC05-2.3.6.1                starc2005       No             - VSDU           -               
 Prereqs_STARC-2.3.6.1          starc           No             - ELABDU         -               
 STARC-2.5.2.1                  starc           No             - FLATDU2_WL     -               
 STARC05-2.5.2.1                starc2005       No             - FLATDU2_WL     -               
 STARC-2.5.1.4                  starc           No             - FLATDU2_WL     -               
 STARC05-2.5.1.4                starc2005       No             - FLATDU2_WL     -               
 STARC-2.3.5.1                  starc           No             - FLATDU2_WL     -               
 STARC05-2.3.5.1                starc2005       No             - FLATDU2_WL     -               
 STARC-2.3.4.3                  starc           No             - FLATDU2_WL     -               
 STARC-2.3.3.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.3.2b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.3.3        (Verilog) starc           No             - RTLDU          -               
 STARC05-2.3.3.2b     (Verilog) starc2005       No             - RTLDU          -               
 STARC-1.6.3.2                  starc           No             - FLATDU2_WL     -               
 STARC-1.6.3.1                  starc           No             - FLATDU2_WL     -               
 STARC-1.6.2.2a                 starc           No             - FLATDU2_WL     -               
 STARC-1.6.2.2                  starc           No             - FLATDU2_WL     -               
 STARC05-1.6.2.2                starc2005       No             - FLATDU2_WL     -               
 STARC-1.6.1.2                  starc           No             - FLATDU2_WL     -               
 STARC-1.6.1.1                  starc           No             - FLATDU2_WL     -               
 STARC-1.5.1.5                  starc           No             - FLATDU2_WL     -               
 STARC-1.5.1.2                  starc           No             - FLATDU2_WL     -               
 STARC05-1.5.1.2                starc2005       No             - FLATDU2_WL     -               
 STARC-1.5.1.1                  starc           No             - FLATDU2_WL     -               
 STARC05-1.5.1.1                starc2005       No             - FLATDU2_WL     -               
 STARC-1.4.3.4                  starc           No             - FLATDU2_WL     -               
 STARC-1.4.3.2                  starc           No             - FLATDU2_WL     -               
 STARC05-1.4.3.2                starc2005       No             - FLATDU2_WL     -               
 STARC-1.4.3.1b                 starc           No             - FLATDU2_WL     -               
 STARC05-1.4.3.1c               starc2005       No             - FLATDU2_WL     -               
 STARC-1.4.3.1a                 starc           No             - FLATDU2_WL     -               
 STARC-1.4.1.1                  starc           No             - FLATDU2_WL     -               
 STARC05-1.4.1.1                starc2005       No             - FLATDU2_WL     -               
 STARC-1.3.3.4                  starc           No             - FLATDU2_WL     -               
 STARC-1.3.2.2                  starc           No             - FLATDU2_WL     -               
 STARC05-1.3.2.2                starc2005       No             - FLATDU2_WL     -               
 STARC-1.3.2.2_prereq           starc           No             - SETUP          -               
 STARC-1.3.2.1                  starc           No             - FLATDU2_WL     -               
 STARC05-1.3.2.1a               starc2005       No             - FLATDU2_WL     -               
 STARC-1.3.1.7                  starc           No             - FLATDU2_WL     -               
 STARC-1.3.1.6                  starc           No             - FLATDU2_WL     -               
 STARC05-1.3.1.6                starc2005       No             - FLATDU2_WL     -               
 STARC-1.3.1.3a                 starc           No             - FLATDU2_WL     -               
 STARC-1.3.1.3                  starc           No             - FLATDU2_WL     -               
 STARC-1.2.1.3                  starc           No             - FLATDU2_WL     -               
 STARC05-1.2.1.3                starc2005       No             - FLATDU2_WL     -               
 STARC-1.2.1.2                  starc           No             - FLATDU2_WL     -               
 STARC-1.2.1.1b                 starc           No             - FLATDU2_WL     -               
 STARC05-1.2.1.1b               starc2005       No             - FLATDU2_WL     -               
 STARC-1.2.1.1a                 starc           No             - FLATDU2_WL     -               
 STARC05-1.2.1.1a               starc2005       No             - FLATDU2_WL     -               
 STARC-2.5.1.2                  starc           No             - FLATDU2_WL     -               
 STARC-2.5.1.1                  starc           No             - VSDU           -               
 STARC-2.4.1.2                  starc           No             - VSDU           -               
 STARC05-2.4.1.2                starc2005       No             - VSDU           -               
 STARC-2.2.1.3                  starc           No             - VSTOPDU        -               
 STARC-1.6.2.1                  starc           No             - VSDU           -               
 STARC05-1.6.2.1                starc2005       No             - VSDU           -               
 Prereqs_STARC-1.6.2.1          starc           No             - RTLDULIST      -               
 Prereqs_STARC05-1.6.2.1        starc2005       No             - RTLDULIST      -               
 STARC-1.1.5.4        (VHDL   ) starc           No             - VSDU           -               
 STARC-1.1.5.4        (Verilog) starc           No             - VSDU           -               
 STARC-1.1.5.3        (VHDL   ) starc           No             - VSDU           -               
 STARC05-1.1.5.3      (VHDL   ) starc2005       No             - VSDU           -               
 STARC-1.1.5.3        (Verilog) starc           No             - VSDU           -               
 STARC05-1.1.5.3      (Verilog) starc2005       No             - VSDU           -               
 STARC-1.1.5.1        (VHDL   ) starc           No             - VSDU           -               
 STARC-1.1.5.1        (Verilog) starc           No             - VSDU           -               
 STARC-1.1.2.1b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.2.1b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.5.6.3b       (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.5.6.3b     (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-3.5.3.1        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.5.3.1      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-3.1.4.3        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.1.4.3      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-3.1.2.7        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-3.1.2.7      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-2.7.3.5        (VHDL   ) starc           No             - LEXICAL        -               
 STARC-2.6.1.4        (VHDL   ) starc           No             - LEXICAL        -               
 STARC-1.3.1.5b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.5b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.5a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.5a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.5        (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-1.1.1.5      (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-1.1.4.1b       (VHDL   ) starc           No             - LEXICAL        -               
 STARC05-1.1.4.1vb    (VHDL   ) starc2005       No             - LEXICAL        -               
 STARC-1.1.4.1a       (VHDL   ) starc           No             - LEXICAL        -               
 STARC-1.1.1.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.1.3.3        (VHDL   ) starc           No             - VSDU           -               
 STARC-1.1.5.2c       (VHDL   ) starc           No             - FLATDU2_WL     -               
 STARC05-1.1.5.2c     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC-1.1.5.2b       (VHDL   ) starc           No             - FLATDU2_WL     -               
 STARC-1.1.5.2a       (VHDL   ) starc           No             - FLATDU2_WL     -               
 STARC05-1.1.5.2a     (VHDL   ) starc2005       No             - FLATDU2_WL     -               
 STARC-2.4.1.3        (VHDL   ) starc           No             - VSDU           -               
 STARC05-2.4.1.3      (VHDL   ) starc2005       No             - VSDU           -               
 STARC-2.3.4.1        (VHDL   ) starc           No             - VSDU           -               
 STARC-3.5.6.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.5.6.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.5.6.3a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.5.6.3a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.5.6.2b       (VHDL   ) starc           No             - LEXICAL        -               
 STARC-3.5.6.2a       (VHDL   ) starc           No             - LEXICAL        -               
 STARC-3.2.3.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.2.3.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.2.3.1        (VHDL   ) starc           No             - SETUP          -               
 STARC-3.2.2.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-3.1.6.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.1.6.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.1.6.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.1.6.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.1.5.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-3.1.4.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-3.1.4.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.1.3.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.5.2       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.11.5.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.11.4.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.11.4.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.11.3.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.2.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.11.2.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.11.1.4       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.1.3       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.1.2       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.11.1.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.7.2       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.10.7.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.10.6.6       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.6.5       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.10.4.7       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.4.5       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.10.4.3       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.10.4.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.10.3.1       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.10.1.6       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.1.5a      (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.1.4       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.10.1.2       (VHDL   ) starc           No             - SETUP          -               
 STARC05-2.10.1.2     (VHDL   ) starc2005       No             - SETUP          -               
 STARC-2.9.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.9.3.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.9.2.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.9.2.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.9.2.3        (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.9.2.2        (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.9.2.2      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.9.2.1        (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.9.2.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.9.1.1        (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.9.1.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.8.3.4a       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.8.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.8.3.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.8.2.1        (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.8.1.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.8.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.7.3.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.7.3.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.7.3.3c       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.3b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.3a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1c       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.7.2.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.7.2.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.7.1.3b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.7.1.3b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.7.1.3a       (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.7.1.3a     (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.6.2.2        (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.6.2.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.6.2.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.6.1.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.6.1.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.5.1.5b       (VHDL   ) starc           No             - FLATDU2_WL     -               
 STARC-2.5.1.5a       (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.3.6.2b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.6.2a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.3.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.3.2a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.2.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.2.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.2.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.8        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.1.8      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.1.5a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.1.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.3.1.2c       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.2b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.2a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.3.1.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.3.1.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.2.2.2        (VHDL   ) starc           No             - ELABDU         -               
 STARC-2.2.2.1        (VHDL   ) starc           No             - ELABDU         -               
 STARC05-2.2.2.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-2.1.10.8       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.8     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.6       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.6     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.5       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.5     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.4       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.4     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.3       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.3     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.2       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.2     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.10.1       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.10.1     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.9.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.9.5      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.9.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.9.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.9        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.9      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.7        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.10     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.6        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.6      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.5b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.5b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.5a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.5a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.8.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.8.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.7.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.7.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.7.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.7.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.6.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.6.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.6.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.6.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.6.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.5.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.4.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.3.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.3.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-2.1.3.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-2.1.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.2.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.1.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-2.1.1.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.6.6.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.6.6.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.6.1.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.6.1.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.6.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.6.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.6.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.6.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.4.9        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.4.8        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.4.7        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.4.7      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.4.6        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.4.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.3.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.3.1        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.3.1      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.6b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.6b     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.6a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.6a     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.5        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.5      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.1.3.1        (VHDL   ) starc           No             - ELABDU         -               
 STARC05-3.1.3.1      (VHDL   ) starc2005       No             - ELABDU         -               
 STARC-1.1.2.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.4      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.3        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.3      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.1a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.11       (VHDL   ) starc           No             - ELABDU         -               
 STARC-1.1.1.10       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.10     (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.9b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.9a       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.8        (VHDL   ) starc           No             - ELABDU         -               
 STARC-1.1.1.7        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.4        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC-1.1.1.3b       (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.3vb    (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.3a       (VHDL   ) starc           No             - SETUP          -               
 STARC-1.1.1.2        (VHDL   ) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.2      (VHDL   ) starc2005       No             - RTLDULIST      -               
 STARC-3.5.3.1        (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.5.3.1      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-3.2.2.7        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.2.2.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.2.2.3        (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.2.2.3      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-3.2.2.2        (Verilog) starc           No             - LEXICAL        -               
 STARC-3.1.4.3        (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.1.4.3      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-3.1.3.4b       (Verilog) starc           No             - LEXICAL        -               
 STARC05-3.1.3.4b     (Verilog) starc2005       No             - LEXICAL        -               
 STARC-2.7.3.5        (Verilog) starc           No             - LEXICAL        -               
 STARC-2.7.3.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.7.3.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.4.4        (Verilog) starc           No             - LEXICAL        -               
 STARC-2.5.1.5a       (Verilog) starc           No             - FLATDU2_WL     -               
 STARC-2.3.6.2b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.1.3        (Verilog) starc           No             - VSDU           -               
 STARC05-2.3.1.3      (Verilog) starc2005       No             - VSDU           -               
 STARC-1.4.4.2        (Verilog) starc           No             - FLATDU2_WL     -               
 STARC05-1.4.4.2      (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC-1.1.5.2c       (Verilog) starc           No             - FLATDU2_WL     -               
 STARC05-1.1.5.2c     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC-1.1.5.2b       (Verilog) starc           No             - FLATDU2_WL     -               
 STARC-1.1.5.2a       (Verilog) starc           No             - FLATDU2_WL     -               
 STARC05-1.1.5.2a     (Verilog) starc2005       No             - FLATDU2_WL     -               
 STARC-3.1.3.3        (Verilog) starc           No             - VSDU           -               
 STARC-2.4.1.3        (Verilog) starc           No             - VSDU           -               
 STARC05-2.4.1.3      (Verilog) starc2005       No             - VSDU           -               
 STARC-2.3.2.1        (Verilog) starc           No             - VSDU           -               
 STARC05-2.3.2.1      (Verilog) starc2005       No             - VSDU           -               
 STARC-2.2.3.1        (Verilog) starc           No             - VSDU           -               
 STARC05-2.2.3.1      (Verilog) starc2005       No             - VSDU           -               
 STARC-2.1.1.1        (Verilog) starc           No             - VSDU           -               
 STARC-3.5.6.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.5.6.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.5.6.2a       (Verilog) starc           No             - LEXICAL        -               
 STARC-3.5.2.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.2.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.2.2.5        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.2.2.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.2.2.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.2.2.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.1.5.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC-3.1.4.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.1.4.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.1.3.4a       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.1.3.4a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.1.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-3.1.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.1.2.7        (Verilog) starc           No             - SETUP          -               
 STARC05-3.1.2.7      (Verilog) starc2005       No             - SETUP          -               
 STARC-2.11.4.2       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.11.4.2     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.11.4.1       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.11.4.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.11.3.1       (Verilog) starc           No             - ELABDU         -               
 STARC-2.11.2.1       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.11.2.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.11.1.4       (Verilog) starc           No             - ELABDU         -               
 STARC-2.11.1.2       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.6.6       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.10.6.5       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.6.1       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.10.6.1     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.10.5.1       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.4.6       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.4.5       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.3.6       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.10.3.6     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.10.3.5       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.10.3.5     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.10.3.2c      (Verilog) starc           No             - ELABDU         -               
 STARC05-2.10.3.2c    (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.10.3.2b      (Verilog) starc           No             - ELABDU         -               
 STARC05-2.10.3.2b    (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.10.3.2a      (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.3.1       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.2.3       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.1.6       (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.1.5b      (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.1.5a      (Verilog) starc           No             - ELABDU         -               
 STARC-2.10.1.4       (Verilog) starc           No             - ELABDU         -               
 STARC-2.9.2.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.2.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.2.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.9.2.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.2.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.2.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.1.2d       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.9.1.2d     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.9.1.2c       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.1.2c     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.1.2b       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.1.2b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.1.2a       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.1.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.9.1.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.9.1.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.5.5        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.5.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.5.4        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.5.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.5.3        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.5.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.5.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.5.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.4.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.4.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.4.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.4.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.4.1b       (Verilog) starc           No             - RTLDU          -               
 STARC05-2.8.4.1b     (Verilog) starc2005       No             - RTLDU          -               
 STARC-2.8.4.1a       (Verilog) starc           No             - RTLDU          -               
 STARC05-2.8.4.1a     (Verilog) starc2005       No             - RTLDU          -               
 STARC-2.8.3.5        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.3.5      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.3.4b       (Verilog) starc           No             - ELABDU         -               
 STARC-2.8.3.4a       (Verilog) starc           No             - ELABDU         -               
 STARC-2.8.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.2.1        (Verilog) starc           No             - ELABDU         -               
 STARC-2.8.1.6        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.1.6      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.1.5        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.8.1.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.8.1.4        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.8.1.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.8.1.3        (Verilog) starc           No             - ELABDU         -               
 STARC-2.7.4.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.7.4.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.7.3.3c       (Verilog) starc           No             - RTLDU          -               
 STARC-2.7.3.3b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.7.3.3a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1c       (Verilog) starc           No             - RTLDU          -               
 STARC-2.7.3.1b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.7.3.1a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.7.2.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.7.2.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.7.1.3b       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.7.1.3b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.7.1.3a       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.7.1.3a     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.6.2.2        (Verilog) starc           No             - ELABDU         -               
 STARC-2.6.2.1        (Verilog) starc           No             - RTLDU          -               
 STARC05-2.6.2.1      (Verilog) starc2005       No             - RTLDU          -               
 STARC-2.6.1.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.6.1.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.6.1.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.3.6.2a       (Verilog) starc           No             - ELABDU         -               
 STARC-2.3.4.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.3.4.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.3.4.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.3.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-2.3.3.2a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-2.3.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.2.2        (Verilog) starc           No             - ELABDU         -               
 STARC-2.3.1.6        (Verilog) starc           No             - ELABDU         -               
 STARC-2.3.1.5b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.1.5a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.1.4        (Verilog) starc           No             - ELABDU         -               
 STARC-2.3.1.2b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.3.1.2a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.2.3.3        (Verilog) starc           No             - ELABDU         -               
 STARC-2.2.3.2        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.2.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.2.2.2        (Verilog) starc           No             - ELABDU         -               
 STARC-2.2.2.1        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.2.2.1      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.6.4        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.6.4      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.6.3        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.6.3      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.6.2        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.6.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.6.1        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.5.3        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.5.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.1.4.7b       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.4.6b     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.4.7a       (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.4.6a     (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.4.6        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.4.3        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.4.1        (Verilog) starc           No             - SETUP          -               
 STARC05-2.1.4.1      (Verilog) starc2005       No             - SETUP          -               
 STARC-2.1.3.5        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.3.5      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.3.4        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.3.2        (Verilog) starc           No             - ELABDU         -               
 STARC05-2.1.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.1.3.1        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.2.6        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.2.5        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.2.4        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.2.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC-2.1.2.2        (Verilog) starc           No             - ELABDU         -               
 STARC-2.1.1.2        (Verilog) starc           No             - ELABDU         -               
 STARC-1.6.6.3        (Verilog) starc           No             - ELABDU         -               
 STARC-1.6.6.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.6.1.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.6.1.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.5b       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.5b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.5a       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.5a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.3.1.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.3.1.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.4.9a       (Verilog) starc           No             - ELABDU         -               
 STARC-1.1.4.9        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.4.8        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.4.7        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.4.7      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.4.6        (Verilog) starc           No             - ELABDU         -               
 STARC-1.1.4.5        (Verilog) starc           No             - LEXICAL        -               
 STARC05-1.1.4.5      (Verilog) starc2005       No             - LEXICAL        -               
 STARC-1.1.4.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.4.1a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.3.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.3.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.6b       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.6b     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.6a       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.6a     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.5        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.4      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.3        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.3      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.2.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.2.1a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.10       (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.10     (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.9b       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.9a       (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.8        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.7        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.6        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.5        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.5      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.4        (Verilog) starc           No             - RTLDULIST      -               
 STARC-1.1.1.2        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.2      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-1.1.1.1        (Verilog) starc           No             - RTLDULIST      -               
 STARC05-1.1.1.1      (Verilog) starc2005       No             - RTLDULIST      -               
 STARC-3.2.4.3        (Verilog) starc           No             - RTLDU          -               
 STARC05-3.2.4.3      (Verilog) starc2005       No             - RTLDU          -               
 STARC-3.2.3.2        (Verilog) starc           No             - ELABDU         -               
 STARC05-3.2.3.2      (Verilog) starc2005       No             - ELABDU         -               
 STARC-2.3.1.2c       (Verilog) starc           No             - SETUP          -               
 STARC-2.3.1.1        (Verilog) starc           No             - VSDU           -               
 STARC05-2.3.1.1      (Verilog) starc2005       No             - VSDU           -               
 STARC-1.1.1.3a       (Verilog) starc           No             - SETUP          -               
 preReq_3.5.6.4       (Verilog) starc           No             - RTLDULIST      -               
 PortOrder_C          (VHDL   ) openmore        No             - ELABDU         -               
 PortOrder_B                    openmore        No             - VSDU           -               
 PortOrder_A                    openmore        No             - FLATDU2_WL     -               
 ClockDomain                    openmore        No             - FLATDU2_WL     -               
 AvoidAsync                     openmore        No             - VSDU           -               
 GateResetAtTop                 openmore        No             - FLATDU2_WL     -               
 IntReset                       openmore        No             - FLATDU2_WL     -               
 GateClockAtTop                 openmore        No             - FLATDU2_WL     -               
 IntClock                       openmore        No             - FLATDU2_WL     -               
 GatedClock                     openmore        No             - FLATDU2_WL     -               
 SepClock                       openmore        No             - FLATDU2_WL     -               
 ClockPhase                     openmore        No             - FLATDU2_WL     -               
 AsyncName                      openmore        No             - VSDU           -               
 ResetName                      openmore        No             - VSDU           -               
 ClkHierName                    openmore        No             - FLATDU2_WL     -               
 ClkName                        openmore        No             - FLATDU2_WL     -               
 RegInName                      openmore        No             - VSDU           -               
 RegOutName                     openmore        No             - VSDU           -               
 RegOutputs                     openmore        No             - FLATDU2_WL     -               
 Prereqs_RegOutputs             openmore        No             - RTLDULIST      -               
 InferFF                        openmore        No             - VSDU           -               
 TriStateName                   openmore        No             - VSDU           -               
 UseMuxBusses                   openmore        No             - VSDU           -               
 Indent               (VHDL   ) openmore        No             - LEXICAL        -               
 Indent               (Verilog) openmore        No             - LEXICAL        -               
 NoMixedSynch                   openmore        No             - VSDU           -               
 NameLength           (VHDL   ) openmore        No             - RTLDULIST      -               
 NameLength           (Verilog) openmore        No             - RTLDULIST      -               
 Uniq8Char            (VHDL   ) openmore        No             - RTLDULIST      -               
 Uniq8Char            (Verilog) openmore        No             - RTLDULIST      -               
 LineLength           (VHDL   ) openmore        No             - LEXICAL        -               
 LineLength           (Verilog) openmore        No             - LEXICAL        -               
 SepFSMLogic          (VHDL   ) openmore        No             - RTLDULIST      -               
 SepFSMLogic          (Verilog) openmore        No             - RTLDULIST      -               
 PortGroups           (VHDL   ) openmore        No             - RTLDULIST      -               
 PortGroups           (Verilog) openmore        No             - RTLDULIST      -               
 ParamName            (VHDL   ) openmore        No             - RTLDULIST      -               
 ParamName            (Verilog) openmore        No             - RTLDULIST      -               
 SigName              (VHDL   ) openmore        No             - RTLDULIST      -               
 SigName              (Verilog) openmore        No             - RTLDULIST      -               
 ActLowName           (VHDL   ) openmore        No             - RTLDULIST      -               
 ActLowName           (Verilog) openmore        No             - RTLDULIST      -               
 InstName             (VHDL   ) openmore        No             - RTLDULIST      -               
 InstName             (Verilog) openmore        No             - RTLDULIST      -               
 NoGates              (VHDL   ) openmore        No             - RTLDULIST      -               
 NoGates              (Verilog) openmore        No             - ELABDU         -               
 NoTab                (VHDL   ) openmore        No             - LEXICAL        -               
 NoTab                (Verilog) openmore        No             - LEXICAL        -               
 PortComment          (VHDL   ) openmore        No             - LEXICAL        -               
 PortComment          (Verilog) openmore        No             - LEXICAL        -               
 PortName             (VHDL   ) openmore        No             - RTLDULIST      -               
 PortName             (Verilog) openmore        No             - RTLDULIST      -               
 ArrayIndex           (VHDL   ) openmore        No             - ELABDU         -               
 ArrayIndex           (Verilog) openmore        No             - ELABDU         -               
 FunctionComment      (VHDL   ) openmore        No             - LEXICAL        -               
 FunctionComment      (Verilog) openmore        No             - LEXICAL        -               
 FuncName             (VHDL   ) openmore        No             - RTLDULIST      -               
 FuncName             (Verilog) openmore        No             - RTLDULIST      -               
 VarName              (VHDL   ) openmore        No             - RTLDULIST      -               
 VarName              (Verilog) openmore        No             - RTLDULIST      -               
 OnePortLine          (VHDL   ) openmore        No             - RTLDULIST      -               
 OnePortLine          (Verilog) openmore        No             - RTLDULIST      -               
 NamedAssoc           (VHDL   ) openmore        No             - SETUP          -               
 NamedAssoc           (Verilog) openmore        No             - ELABDU         -               
 NoTopLogic           (VHDL   ) openmore        No             - RTLDULIST      -               
 NoTopLogic           (Verilog) openmore        No             - RTLDULIST      -               
 NoTopGates           (VHDL   ) openmore        No             - RTLDULIST      -               
 NoTopGates           (Verilog) openmore        No             - ELABDU         -               
 UseDefine            (VHDL   ) openmore        No             - RTLDULIST      -               
 UseDefine            (Verilog) openmore        No             - RTLDULIST      -               
 SepStateMachine      (VHDL   ) openmore        No             - RTLDULIST      -               
 SepStateMachine      (Verilog) openmore        No             - RTLDULIST      -               
 DefaultState         (VHDL   ) openmore        No             - RTLDULIST      -               
 DefaultState         (Verilog) openmore        No             - RTLDULIST      -               
 OneStmtLine          (VHDL   ) openmore        No             - RTLDULIST      -               
 OneStmtLine          (Verilog) openmore        No             - RTLDULIST      -               
 NoScripts            (VHDL   ) openmore        No             - LEXICAL        -               
 ConstantComment      (VHDL   ) openmore        No             - LEXICAL        -               
 VariableComment      (VHDL   ) openmore        No             - LEXICAL        -               
 SignalComment        (VHDL   ) openmore        No             - LEXICAL        -               
 PortGrpComment       (VHDL   ) openmore        No             - LEXICAL        -               
 TypeComment          (VHDL   ) openmore        No             - LEXICAL        -               
 ProcessComment       (VHDL   ) openmore        No             - LEXICAL        -               
 PackHdr              (VHDL   ) openmore        No             - LEXICAL        -               
 ArchHdr              (VHDL   ) openmore        No             - LEXICAL        -               
 EntHdr               (VHDL   ) openmore        No             - LEXICAL        -               
 FileHdr              (VHDL   ) openmore        No             - LEXICAL        -               
 ConsCase             (VHDL   ) openmore        No             - LEXICAL        -               
 preReq_ConsCase2     (VHDL   ) openmore        No             - RTLDULIST      -               
 CaseOverIf           (VHDL   ) openmore        No             - RTLDULIST      -               
 NoVar                (VHDL   ) openmore        No             - RTLDULIST      -               
 NotReqSens           (VHDL   ) openmore        No             - ELABDU         -               
 NotInSens            (VHDL   ) openmore        No             - ELABDU         -               
 ModConst             (VHDL   ) openmore        No             - RTLDULIST      -               
 NoBlock              (VHDL   ) openmore        No             - RTLDULIST      -               
 NoGenerate           (VHDL   ) openmore        No             - RTLDULIST      -               
 DesgPack             (VHDL   ) openmore        No             - RTLDULIST      -               
 InvSigType           (VHDL   ) openmore        No             - RTLDULIST      -               
 TypeCount            (VHDL   ) openmore        No             - RTLDULIST      -               
 SigType              (VHDL   ) openmore        No             - RTLDULIST      -               
 IEEEType             (VHDL   ) openmore        No             - RTLDULIST      -               
 NoDup                (VHDL   ) openmore        No             - RTLDULIST      -               
 ProcName             (VHDL   ) openmore        No             - RTLDULIST      -               
 OneFile              (VHDL   ) openmore        No             - RTLDULIST      -               
 ArchName             (VHDL   ) openmore        No             - RTLDULIST      -               
 TypeName             (VHDL   ) openmore        No             - RTLDULIST      -               
 ConstName            (VHDL   ) openmore        No             - RTLDULIST      -               
 SigHierName          (VHDL   ) openmore        No             - RTLDULIST      -               
 ReserveName          (VHDL   ) openmore        No             - SETUP          -               
 HardConst            (VHDL   ) openmore        No             - RTLDULIST      -               
 ExprParen            (VHDL   ) openmore        No             - SETUP          -               
 VariableComment      (Verilog) openmore        No             - LEXICAL        -               
 SignalComment        (Verilog) openmore        No             - LEXICAL        -               
 AlwaysComment        (Verilog) openmore        No             - LEXICAL        -               
 TaskComment          (Verilog) openmore        No             - LEXICAL        -               
 FileHdr              (Verilog) openmore        No             - LEXICAL        -               
 NonBlockAssign       (Verilog) openmore        No             - VSDU           -               
 CaseOverIf           (Verilog) openmore        No             - RTLDULIST      -               
 ConsCase             (Verilog) openmore        No             - RTLDULIST      -               
 NotReqSens           (Verilog) openmore        No             - ELABDU         -               
 NotInSens            (Verilog) openmore        No             - ELABDU         -               
 NoDefine             (Verilog) openmore        No             - RTLDULIST      -               
 InstNameLength       (Verilog) openmore        No             - RTLDULIST      -               
 SigHierName          (Verilog) openmore        No             - RTLDULIST      -               
 ConstName            (Verilog) openmore        No             - RTLDULIST      -               
 NoScripts            (Verilog) openmore        No             - SETUP          -               
 ReserveName          (Verilog) openmore        No             - SETUP          -               
 HardConst            (Verilog) openmore        No             - RTLDULIST      -               
 ExprParen            (Verilog) openmore        No             - SETUP          -               
 STARC05-2.5.1.9      (Verilog) starc2005       Yes            0 VSDU           -               
 STARC05-2.1.6.5      (Verilog) starc2005       Yes            0 SETUP          -               
 STARC05-1.2.1.2                starc2005       Yes            0 FLATDU2_WL     -               
 STARC05-2.4.1.5                starc2005       Yes            0 FLATDU2_WL     -               
 STARC05-2.5.1.7      (VHDL   ) starc2005       Yes            0 VSDU           -               
 STARC05-2.5.1.7      (Verilog) starc2005       Yes            0 VSDU           -               
 _avAddSynthNet                 auto-verify     Yes            0 ELABDU         -               
 _advLintReport01               auto-verify     Yes            0 FLATDU2_WL     -               
 Av_report01                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_IpblockTaggedNet            auto-verify     Yes            0 FLATDU2_PRD_WL   -               
 Av_PortRetention               auto-verify     Yes            0 VSTOPDU        -               
 _formallint_preReq   (Verilog) auto-verify     Yes            0 ELABDU         -               
 _case_default_missing_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 _case_default_redundant_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 _dontcare_mismatch_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 _width_expr03_mismatch_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 _width_expr02_mismatch_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 _width05_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 _signunsign01_prereq (Verilog) auto-verify     Yes            0 ELABDU         -               
 _width04_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 _width03_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 _width02_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 _width01_prereq      (Verilog) auto-verify     Yes            0 ELABDU         -               
 _chk_signed_unsigned_prereq(Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_staticnetnreq01             auto-verify     Yes            0 VSDU           -               
 Av_dcreq01           (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_dcreq01           (Verilog) auto-verify     Yes            0 ELABDU         -               
 veShiftOperatorPreReq(Verilog) auto-verify     Yes            0 ELABDU         -               
 veOperatorPreReq     (Verilog) auto-verify     Yes            0 ELABDU         -               
 AnalyzeABV           (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_dcreq02                     auto-verify     Yes            0 VSDU           -               
 Av_deadfilter01                auto-verify     Yes            0 VSDU           -               
 Av_deadreq01         (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_deadreq01         (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_complexity_req02            auto-verify     Yes            0 VSDULIST       -               
 Av_complexity_req01  (VHDL   ) auto-verify     Yes            0 LEXICAL        -               
 Av_complexity_req01  (Verilog) auto-verify     Yes            0 LEXICAL        -               
 SGDC_fsm_setup01               auto-verify     Yes            0 VSTOPDU        -               
 _fsm_contr01                   auto-verify     Yes            0 FLATDU2_WL     -               
 Av_casereq03                   auto-verify     Yes            0 VSTOPDU        -               
 Av_casereq02         (Verilog) auto-verify     Yes            0 VSDU           -               
 Av_casereq01         (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_svasetup01                  auto-verify     Yes            0 VSDU           -               
 Av_rstreq01          (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_rstreq01          (Verilog) auto-verify     Yes            0 ELABDU         -               
 _fsm03_prereq                  auto-verify     Yes            0 FLATDU2_WL     -               
 Av_fsmreq02                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_fsmreq01          (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_fsmreq01          (Verilog) auto-verify     Yes            0 ELABDU         -               
 InitState            (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 InitState            (Verilog) auto-verify     Yes            0 ELABDU         -               
 _formal_anlysis_filter_prereq  auto-verify     Yes            0 FLATDU2_WL     -               
 Av_sanity06                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_multitop01        (VHDL   ) auto-verify     Yes            0 ELABDU         -               
 Av_multitop01        (Verilog) auto-verify     Yes            0 ELABDU         -               
 Av_sanity02                    auto-verify     Yes            0 FLATDU2_WL     -               
 Av_sanity01                    auto-verify     Yes            0 SETUP          -               
 Av_setup_checks01              auto-verify     Yes            0 SETUP          -               
 Av_license01                   auto-verify     Yes            0 SETUP          -               
 Av_initstate01                 auto-verify     Yes            0 FLATDU2_WL     -               
 SGDC_av_meta_design_hier01     auto-verify     Yes            0 FLATDU2_WL     -               
 _vhAvMeta01          (VHDL   ) auto-verify     Yes            0 VSDU           -               
 Av_init01                      auto-verify     Yes            0 FLATDU2_WL     -               
 Av_initseq01                   auto-verify     Yes            0 FLATDU2_WL     -               
 NoXInCase-ML         (VHDL   ) morelint        Yes            0 ELABDU         -               
 Postreqs_Usage_ML    (Verilog) morelint        Yes            0 ELABDU         -               
 Prereqs_CheckTimeUnitandPrecision-ML(Verilog) morelint        Yes            0 RTLDULIST      -               
 CheckDelayTimescale-ML(Verilog) morelint        Yes            0 RTLDULIST      -               
 ParamWidthMismatch-ML(Verilog) morelint        Yes            0 ELABDU         -               
 NoAssignX-ML         (Verilog) morelint        Yes           16 ELABDU         -               
 PragmaComments-ML    (VHDL   ) morelint        Yes            0 RTLDULIST      -               
 PragmaComments-ML    (Verilog) morelint        Yes            0 RTLDULIST      -               
 Prereqs_ReportPortInfo-ML(Verilog) morelint        Yes            0 ELABDU         -               
 Prereqs_ReportPortInfo-ML(VHDL   ) morelint        Yes            0 ELABDU         -               
 ReportPortInfo-ML              morelint        Yes            0 ELABDU         -               
 RegInputOutput-ML              morelint        Yes            0 VSDU           -               
 Prereqs_RegInputOutputs        morelint        Yes            0 RTLDULIST      -               
 Prereqs_ConstantInput-ML(VHDL   ) morelint        Yes            0 ELABDU         -               
 UndrivenInTerm-ML              morelint        Yes            1 VSTOPDU        -               
 HangingNetPreReq-ML            morelint        Yes            0 SETUP          -               
 W450L                (Verilog) latch           Yes            0 VSDU           -               
 LatchFeedback                  latch           Yes            0 FLATDU2_WL     -               
 Prereqs_RTLSchematic (Verilog) lint            Yes            0 SETUP          -               
 LINT_portReten                 lint            Yes            0 SETUP          -               
 Prereqs_Usage        (Verilog) lint            Yes            0 ELABDU         -               
 W415                           lint            Yes            0 FLATDU2_WL     -               
 W392                           lint            Yes            0 FLATDU2_WL     -               
 W528                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W528                 (Verilog) lint            Yes           26 ELABDU         -               
 W505                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W505                 (Verilog) lint            Yes            0 ELABDU         -               
 W467                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W467                 (Verilog) lint            Yes            0 ELABDU         -               
 W424                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W424                 (Verilog) lint            Yes            0 ELABDU         -               
 W421                 (VHDL   ) lint            Yes            0 SETUP          -               
 W421                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W398                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W398                 (Verilog) lint            Yes            1 ELABDU         -               
 W293                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W293                 (Verilog) lint            Yes            0 ELABDU         -               
 W287b                (VHDL   ) lint            Yes            0 VSDU           -               
 W287b                (Verilog) lint            Yes           13 RTLDULIST      -               
 W287a                (VHDL   ) lint            Yes            0 VSDU           -               
 W287a                (Verilog) lint            Yes            5 ELABDU         -               
 W240                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W240                 (Verilog) lint            Yes            4 ELABDU         -               
 W71                  (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W71                  (Verilog) lint            Yes            0 ELABDU         -               
 preReq_functional_lint(Verilog) lint            Yes            0 SETUP          -               
 W110a                (VHDL   ) lint            Yes            0 RTLDU          -               
 mixedsenselist       (VHDL   ) lint            Yes            0 RTLDU          -               
 W416                 (VHDL   ) lint            Yes            0 RTLDU          -               
 W292                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W156                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W123                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W122                 (VHDL   ) lint            Yes            0 ELABDU         -               
 W116                 (VHDL   ) lint            Yes            0 ELABDU         -               
 BlockHeader          (VHDL   ) lint            Yes            0 SETUP          -               
 W422                 (VHDL   ) lint            Yes            0 RTLDULIST      -               
 W414                 (Verilog) lint            Yes            0 VSDU           -               
 W336                 (Verilog) lint            Yes            0 VSDU           -               
 W502                 (Verilog) lint            Yes            0 ELABDU         -               
 W499                 (Verilog) lint            Yes            0 ELABDU         -               
 W486                 (Verilog) lint            Yes            6 ELABDU         -               
 W481b                (Verilog) lint            Yes            0 RTLDULIST      -               
 W481a                (Verilog) lint            Yes            0 RTLDULIST      -               
 W480                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W426                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W422                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W415a                (Verilog) lint            Yes          268 ELABDU         -               
 W362                 (Verilog) lint            Yes            1 ELABDU         -               
 W352                 (Verilog) lint            Yes            0 ELABDU         -               
 W416                 (Verilog) lint            Yes            0 ELABDU         -               
 W337                 (Verilog) lint            Yes            0 ELABDU         -               
 W317                 (Verilog) lint            Yes            0 RTLDULIST      -               
 W289                 (Verilog) lint            Yes            0 ELABDU         -               
 W263                 (Verilog) lint            Yes            0 ELABDU         -               
 W224                 (Verilog) lint            Yes            9 ELABDU         -               
 W218                 (Verilog) lint            Yes            0 ELABDU         -               
 W216                 (Verilog) lint            Yes            0 ELABDU         -               
 W215                 (Verilog) lint            Yes            0 ELABDU         -               
 W156                 (Verilog) lint            Yes            0 ELABDU         -               
 W123                 (Verilog) lint            Yes            0 ELABDU         -               
 W116                 (Verilog) lint            Yes            2 ELABDU         -               
 W66                  (Verilog) lint            Yes            0 ELABDU         -               
 W19                  (Verilog) lint            Yes            0 ELABDU         -               
 W496b                (Verilog) lint            Yes            0 ELABDU         -               
 W496a                (Verilog) lint            Yes            0 ELABDU         -               
 W122                 (Verilog) lint            Yes            0 ELABDU         -               
 W110                 (Verilog) lint            Yes            0 ELABDU         -               
 bothedges            (Verilog) lint            Yes            0 SETUP          -               
 badimplicitSM4       (Verilog) lint            Yes            0 SETUP          -               
 badimplicitSM2       (Verilog) lint            Yes            0 SETUP          -               
 badimplicitSM1       (Verilog) lint            Yes            0 SETUP          -               
 mixedsenselist       (Verilog) lint            Yes            0 SETUP          -               
 W442f                (Verilog) lint            Yes            0 SETUP          -               
 W442c                (Verilog) lint            Yes            0 SETUP          -               
 W442b                (Verilog) lint            Yes            0 SETUP          -               
 W442a                (Verilog) lint            Yes            0 SETUP          -               
 W339a                (Verilog) lint            Yes            0 RTLDU          -               
 PrereqRCAUsage       (Verilog) lint            Yes            0 ELABDU         -               
 sim_race02           (Verilog) simulation      Yes            0 ELABDU         -               
 checkPinConnectedToSupply      erc             Yes            0 FLATDU2_WL     -               
 FlopEConst                     erc             Yes            0 FLATDU2_WL     -               
 FlopSRConst                    erc             Yes            0 FLATDU2_WL     -               
 FlopClockConstant              erc             Yes            0 FLATDU2_WL     -               
 STARC05-2.3.4.1v     (VHDL   ) starc2005       Yes            0 VSDU           -               
 STARC05-2.10.1.4b    (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.10.1.4a    (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.3.1.2c     (Verilog) starc2005       Yes            0 SETUP          -               
 STARC05-2.1.3.1      (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-1.4.3.4                starc2005       Yes            0 FLATDU2_WL     -               
 STARC05-1.3.1.3                starc2005       Yes            0 FLATDU2_WL     -               
 STARC05-2.5.1.2                starc2005       Yes            0 FLATDU2_WL     -               
 preReq_ConsCase      (VHDL   ) starc           Yes            0 RTLDULIST      -               
 STARC05-2.11.3.1     (VHDL   ) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.3.3.1      (VHDL   ) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.11.3.1     (Verilog) starc2005       Yes            5 ELABDU         -               
 STARC05-2.10.3.2a    (Verilog) starc2005       Yes           10 ELABDU         -               
 STARC05-2.10.2.3     (Verilog) starc2005       Yes           15 ELABDU         -               
 STARC05-2.3.3.1      (Verilog) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.3.1.6      (Verilog) starc2005       Yes            0 ELABDU         -               
 STARC05-2.3.1.5b     (Verilog) starc2005       Yes            0 RTLDULIST      -               
 STARC05-2.2.3.3      (Verilog) starc2005       Yes          195 ELABDU         -               
 STARC05-2.1.5.3      (Verilog) starc2005       Yes            9 ELABDU         -               
 STARC05-2.1.4.5      (Verilog) starc2005       Yes           27 ELABDU         -               
 CombLoop                       openmore        Yes            0 FLATDU2_WL     -               
 Prereq_IntClock      (Verilog) openmore        Yes            0 SETUP          -               
 BufClock                       openmore        Yes            0 FLATDU2_WL     -               
 InferLatch                     openmore        Yes            0 VSTOPDU        -               
 Prereqs_InferLatch   (Verilog) openmore        Yes            0 ELABDU         -               
 WRN_1464             (Verilog) SpyGlass        Yes            1 SETUP          -               
 WRN_1024             (Verilog) SpyGlass        Yes            7 SETUP          -               
 SYNTH_5143           (Verilog) SpyGlass        Yes            1 SETUP          -               
 WRN_69               (Verilog) SpyGlass        Yes            1 SETUP          -               
 ElabSummary                    SpyGlass        Yes            1 SETUP          -               
 ErrorAnalyzeBBox               SpyGlass        Yes            3 SETUP          -               
 WarnAnalyzeBBox                SpyGlass        Yes            1 SETUP          -               
 InferBlackBox        (Verilog) SpyGlass        Yes            1 VSDULIST       -               
 DetectTopDesignUnits           SpyGlass        Yes            1 RTLALLDULIST   -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Complete.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_turbo_rtl
   Command-line read  :      0 error,      0 warning,      0 information message 
   Design Read        :      0 error,     10 warnings,     3 information messages
      Found 1 top module:
         soctop   (file: ../rtl/soctop.v)

** Blackbox Resolution:      3 errors,     1 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   Policy lint        :      1 error,    332 warnings,     2 information messages
   Policy starc2005   :      0 error,    261 warnings,     0 information message 
   Policy morelint    :      1 error,     16 warnings,     0 information message 
   -------------------------------------------------------------------------------------
   Total              :      5 errors,   620 warnings,     5 information messages

  Total Number of Generated Messages     :       630 (5 errors, 620 warnings, 5 Infos)
  Number of Reported Messages            :       630 (5 errors, 620 warnings, 5 Infos)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------



SpyGlass Rule Checking Complete.

Generating moresimple report from './spyglass-1/soctop/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/soctop/lint/lint_turbo_rtl/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/soctop/lint/lint_turbo_rtl/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/soctop/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/soctop/lint/lint_turbo_rtl/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating ADV-LINT report from './spyglass-1/soctop/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/soctop/lint/lint_turbo_rtl/spyglass_reports/ADV-LINT.rpt' ....

Generating auto_verify report from './spyglass-1/soctop/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/soctop/lint/lint_turbo_rtl/spyglass_reports/auto_verify.rpt' ....

Generating W415_Report report from './spyglass-1/soctop/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/soctop/lint/lint_turbo_rtl/spyglass_reports/lint/W415_Report.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/soctop/lint/lint_turbo_rtl/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/soctop_lint_lint_turbo_rtl/'.


---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_turbo_rtl
   Top Module         :      soctop
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/users/team3_03/Desktop/design2021/spyglass/spyglass-1/consolidated_reports/soctop_lint_lint_turbo_rtl/ 

   SpyGlass LogFile: 
    /home/users/team3_03/Desktop/design2021/spyglass/spyglass-1/soctop/lint/lint_turbo_rtl/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /home/users/team3_03/Desktop/design2021/spyglass/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:  
     auto_verify.rpt          ADV-LINT.rpt        
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:         0 Fatals,    5 Errors,    620 Warnings,      5 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
SpyGlass Exit Code 0 (Rule-checking completed with errors)
SpyGlass total run-time is 02:28:24 (8904 secs)
SpyGlass total goal run-time is 00:00:08 (8 secs)
SpyGlass total cpu-time is 10 secs
SpyGlass run completed at 04:41:55 PM on Oct 07 2021
