
---------- Begin Simulation Statistics ----------
host_inst_rate                                 640318                       # Simulator instruction rate (inst/s)
host_mem_usage                                 387888                       # Number of bytes of host memory used
host_seconds                                    31.24                       # Real time elapsed on the host
host_tick_rate                              590475557                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018444                       # Number of seconds simulated
sim_ticks                                 18444355500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257569                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 44773.080555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 41643.356391                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4230035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1232782000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006467                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                27534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             13656                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    577926500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13878                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 80492.881065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 88990.113188                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799817                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    4168967789                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51793                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25527                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2337414313                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26266                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 21723.696530                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 57118.142047                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.175606                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4208                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9518                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     91413315                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    543650476                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7109179                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 68094.719188                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 72622.080834                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7029852                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      5401749789                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.011158                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 79327                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              39183                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2915340813                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965779                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.957643                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7109179                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 68094.719188                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 72622.080834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7029852                       # number of overall hits
system.cpu.dcache.overall_miss_latency     5401749789                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.011158                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                79327                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             39183                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2915340813                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28098                       # number of replacements
system.cpu.dcache.sampled_refs                  29122                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.957643                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7052638                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505751930000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25298                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11275320                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14162.827301                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11369.341691                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11199396                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1075298500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006734                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75924                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              3175                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    827085500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006452                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        65000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 153.945704                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       195000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11275320                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14162.827301                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11369.341691                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11199396                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1075298500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006734                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75924                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               3175                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    827085500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006452                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809769                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.601518                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11275320                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14162.827301                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11369.341691                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11199396                       # number of overall hits
system.cpu.icache.overall_miss_latency     1075298500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006734                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75924                       # number of overall misses
system.cpu.icache.overall_mshr_hits              3175                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    827085500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006452                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.601518                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11199396                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 51228.494120                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       522735554                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 10204                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     112304.828450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 96973.191497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          636                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1640548934                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.958279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      14608                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1416390435                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.958147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 14606                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       72420.555139                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  56869.203062                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          79962                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              482683000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.076939                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         6665                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         378919500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.076916                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    6663                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56757.584558                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40817.012339                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           625582097                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11022                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      449885110                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11022                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25298                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25298                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.362079                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101871                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        99808.768580                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   84409.701208                       # average overall mshr miss latency
system.l2.demand_hits                           80598                       # number of demand (read+write) hits
system.l2.demand_miss_latency              2123231934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.208823                       # miss rate for demand accesses
system.l2.demand_misses                         21273                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1795309935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.208784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    21269                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.204773                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.108978                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   3355.000147                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1785.497522                       # Average occupied blocks per context
system.l2.overall_accesses                     101871                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       99808.768580                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  73651.875862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          80598                       # number of overall hits
system.l2.overall_miss_latency             2123231934                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.208823                       # miss rate for overall accesses
system.l2.overall_misses                        21273                       # number of overall misses
system.l2.overall_mshr_hits                         2                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2318045489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.308950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   31473                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.905233                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          9237                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         7416                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        17687                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            10204                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           67                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9318                       # number of replacements
system.l2.sampled_refs                          17220                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5140.497669                       # Cycle average of tags in use
system.l2.total_refs                            92335                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8741                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 30155651                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         265518                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       430612                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40273                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       493538                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         510882                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5827                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       372569                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6307635                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.611623                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.379355                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3358560     53.25%     53.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       903633     14.33%     67.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415741      6.59%     74.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       402615      6.38%     80.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       402986      6.39%     86.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       191793      3.04%     89.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       147055      2.33%     92.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       112683      1.79%     94.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       372569      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6307635                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40244                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1331478                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.673305                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.673305                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       983045                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11470                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13455631                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3386125                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1926302                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       253884                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12162                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4079221                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4077543                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1678                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2489815                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2489521                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              294                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1589406                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1588022                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1384                       # DTB write misses
system.switch_cpus_1.fetch.Branches            510882                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1275223                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3239125                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        60863                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13629436                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        166790                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.075877                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1275223                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       271345                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.024256                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6561519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.077177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.357602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4597636     70.07%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          39041      0.59%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76823      1.17%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          66651      1.02%     72.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         173147      2.64%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          60237      0.92%     76.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          50627      0.77%     77.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39595      0.60%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1457762     22.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6561519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                171540                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         380425                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              178885                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.619293                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4301895                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1640015                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7575758                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10569536                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753299                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5706813                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.569797                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10574871                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42320                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         64638                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2736868                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       452805                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1835067                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11499213                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2661880                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       128031                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10902798                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1573                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          204                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       253884                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4642                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       321125                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36780                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3183                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       423815                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       365171                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3183                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3459                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38861                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.485210                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.485210                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4086360     37.04%     37.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       388738      3.52%     40.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331339     12.07%     52.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18096      0.16%     52.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851273      7.72%     60.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6162      0.06%     60.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2690914     24.39%     84.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1657948     15.03%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11030830                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       388708                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.035238                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51551     13.26%     13.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52742     13.57%     26.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.24%     31.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96872     24.92%     55.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     55.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     55.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       120254     30.94%     86.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        50816     13.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6561519                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.681140                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.010685                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2906961     44.30%     44.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1002609     15.28%     59.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       671393     10.23%     69.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       589308      8.98%     78.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       630882      9.61%     88.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       357397      5.45%     93.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       255961      3.90%     97.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104832      1.60%     99.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        42176      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6561519                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.638309                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11320328                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11030830                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1320130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        37447                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       884647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1275245                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1275223                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       610554                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       448512                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2736868                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1835067                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6733059                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       489287                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58203                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3511136                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       436754                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          227                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19677030                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     13002143                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9874127                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1809809                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       253884                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497402                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1861590                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       960342                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28333                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
