-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w4a16/amc_cnn_4w16a_src_SinglePortRAM_generic_block2.vhd
-- Created: 2023-06-15 16:02:53
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_4w16a_src_SinglePortRAM_generic_block2
-- Source Path: amc_model_w4a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 1/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_4w16a_src_SinglePortRAM_generic_block2 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_4w16a_src_SinglePortRAM_generic_block2;


ARCHITECTURE rtl OF amc_cnn_4w16a_src_SinglePortRAM_generic_block2 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"09", X"0a", X"10", X"15", X"e1", X"e7", X"2d", X"db", X"29", X"f7", X"d9", X"e4", X"df", X"28", X"e7", X"cf", X"14", X"e8", X"e8", X"1d", X"f0", X"dd", X"f4", X"1c", X"e0", X"14",
                                                        X"ee", X"de", X"30", X"15", X"df", X"40", X"3d", X"d8", X"f6", X"d5", X"17", X"3d", X"19", X"1b", X"29", X"35", X"d9", X"f4", X"d2", X"f9", X"00", X"f5", X"2d", X"dd", X"f9", X"33",
                                                        X"ff", X"d0", X"ef", X"e6", X"e9", X"10", X"f0", X"31", X"ed", X"fe", X"e6", X"e1", X"01", X"05", X"e7", X"25", X"e6", X"db", X"fd", X"13", X"e5", X"e7", X"e6", X"d9", X"ef", X"e9",
                                                        X"e5", X"d0", X"e1", X"f6", X"f6", X"f0", X"f5", X"f4", X"1a", X"db", X"c2", X"ea", X"f4", X"0a", X"0a", X"f0", X"2d", X"da", X"28", X"c7", X"e8", X"f4", X"1c", X"ee", X"f0", X"db",
                                                        X"e2", X"d8", X"da", X"38", X"e7", X"33", X"ec", X"2f", X"d3", X"02", X"18", X"28", X"0d", X"d3", X"ed", X"07", X"0b", X"34", X"e3", X"e9", X"f7", X"c0", X"e6", X"f0");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"f0";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

