

================================================================
== Vitis HLS Report for 'sqrt_fixed_32_10_s'
================================================================
* Date:           Wed Jul 31 16:59:15 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.218 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.21>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x"   --->   Operation 8 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %x_read, i32 22, i32 30"   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i9 %trunc_ln"   --->   Operation 10 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln841 = trunc i32 %x_read"   --->   Operation 11 'trunc' 'trunc_ln841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_l_FH_V_43 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %trunc_ln841, i1 0"   --->   Operation 12 'bitconcatenate' 'x_l_FH_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %x_read, i32 30, i32 31"   --->   Operation 13 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln594 = sext i2 %tmp_1"   --->   Operation 14 'sext' 'sext_ln594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.44ns)   --->   "%icmp_ln443 = icmp_eq  i2 %tmp_1, i2 0"   --->   Operation 15 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.54ns)   --->   "%add_ln277 = add i3 %sext_ln594, i3 7"   --->   Operation 16 'add' 'add_ln277' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_48 = partset i13 @_ssdm_op_PartSet.i13.i13.i3.i32.i32, i13 %zext_ln818, i3 %add_ln277, i32 8, i32 10"   --->   Operation 17 'partset' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.30ns)   --->   "%x_l_I_V_80 = select i1 %icmp_ln443, i13 %zext_ln818, i13 %p_Result_48"   --->   Operation 18 'select' 'x_l_I_V_80' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.41ns)   --->   "%res_I_V_10 = select i1 %icmp_ln443, i5 0, i5 16"   --->   Operation 19 'select' 'res_I_V_10' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %res_I_V_10, i32 3, i32 4"   --->   Operation 20 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp_s, i1 1"   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %x_l_I_V_80, i32 6, i32 9"   --->   Operation 22 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln443 = zext i3 %tmp"   --->   Operation 23 'zext' 'zext_ln443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.72ns)   --->   "%icmp_ln443_1 = icmp_ult  i4 %tmp_4, i4 %zext_ln443"   --->   Operation 24 'icmp' 'icmp_ln443_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%sub_ln277 = sub i4 %tmp_4, i4 %zext_ln443"   --->   Operation 25 'sub' 'sub_ln277' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_49 = partset i13 @_ssdm_op_PartSet.i13.i13.i4.i32.i32, i13 %x_l_I_V_80, i4 %sub_ln277, i32 6, i32 9"   --->   Operation 26 'partset' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_50 = bitset i5 @_ssdm_op_BitSet.i5.i5.i32.i1, i5 %res_I_V_10, i32 3, i1 1"   --->   Operation 27 'bitset' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.30ns)   --->   "%x_l_I_V_81 = select i1 %icmp_ln443_1, i13 %x_l_I_V_80, i13 %p_Result_49"   --->   Operation 28 'select' 'x_l_I_V_81' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.41ns)   --->   "%res_I_V_11 = select i1 %icmp_ln443_1, i5 %res_I_V_10, i5 %p_Result_50"   --->   Operation 29 'select' 'res_I_V_11' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %res_I_V_11, i32 2, i32 4"   --->   Operation 30 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_6, i1 1"   --->   Operation 31 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %x_l_I_V_81, i32 4, i32 8"   --->   Operation 32 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln443_1 = zext i4 %tmp_2"   --->   Operation 33 'zext' 'zext_ln443_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.75ns)   --->   "%icmp_ln443_2 = icmp_ult  i5 %tmp_7, i5 %zext_ln443_1"   --->   Operation 34 'icmp' 'icmp_ln443_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%sub_ln277_1 = sub i5 %tmp_7, i5 %zext_ln443_1"   --->   Operation 35 'sub' 'sub_ln277_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_51 = partset i13 @_ssdm_op_PartSet.i13.i13.i5.i32.i32, i13 %x_l_I_V_81, i5 %sub_ln277_1, i32 4, i32 8"   --->   Operation 36 'partset' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_52 = bitset i5 @_ssdm_op_BitSet.i5.i5.i32.i1, i5 %res_I_V_11, i32 2, i1 1"   --->   Operation 37 'bitset' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.30ns)   --->   "%x_l_I_V_82 = select i1 %icmp_ln443_2, i13 %x_l_I_V_81, i13 %p_Result_51"   --->   Operation 38 'select' 'x_l_I_V_82' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%res_I_V_12 = select i1 %icmp_ln443_2, i5 %res_I_V_11, i5 %p_Result_52"   --->   Operation 39 'select' 'res_I_V_12' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %res_I_V_12, i32 1, i32 4"   --->   Operation 40 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_8, i1 1"   --->   Operation 41 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i13.i32.i32, i13 %x_l_I_V_82, i32 2, i32 7"   --->   Operation 42 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln443_2 = zext i5 %tmp_3"   --->   Operation 43 'zext' 'zext_ln443_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%icmp_ln443_3 = icmp_ult  i6 %tmp_9, i6 %zext_ln443_2"   --->   Operation 44 'icmp' 'icmp_ln443_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.78ns)   --->   "%sub_ln277_2 = sub i6 %tmp_9, i6 %zext_ln443_2"   --->   Operation 45 'sub' 'sub_ln277_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_53 = partset i13 @_ssdm_op_PartSet.i13.i13.i6.i32.i32, i13 %x_l_I_V_82, i6 %sub_ln277_2, i32 2, i32 7"   --->   Operation 46 'partset' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_54 = bitset i5 @_ssdm_op_BitSet.i5.i5.i32.i1, i5 %res_I_V_12, i32 1, i1 1"   --->   Operation 47 'bitset' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.30ns)   --->   "%x_l_I_V_83 = select i1 %icmp_ln443_3, i13 %x_l_I_V_82, i13 %p_Result_53"   --->   Operation 48 'select' 'x_l_I_V_83' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.41ns)   --->   "%res_I_V = select i1 %icmp_ln443_3, i5 %res_I_V_12, i5 %p_Result_54"   --->   Operation 49 'select' 'res_I_V' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %res_I_V, i1 1"   --->   Operation 50 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln594 = trunc i13 %x_l_I_V_83"   --->   Operation 51 'trunc' 'trunc_ln594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln443_3 = zext i6 %tmp_5"   --->   Operation 52 'zext' 'zext_ln443_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.81ns)   --->   "%icmp_ln443_4 = icmp_ult  i7 %trunc_ln594, i7 %zext_ln443_3"   --->   Operation 53 'icmp' 'icmp_ln443_4' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.77ns)   --->   "%sub_ln277_3 = sub i7 %trunc_ln594, i7 %zext_ln443_3"   --->   Operation 54 'sub' 'sub_ln277_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_55 = partset i13 @_ssdm_op_PartSet.i13.i13.i7.i32.i32, i13 %x_l_I_V_83, i7 %sub_ln277_3, i32 0, i32 6"   --->   Operation 55 'partset' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_56 = bitset i5 @_ssdm_op_BitSet.i5.i5.i32.i1, i5 %res_I_V, i32 0, i1 1"   --->   Operation 56 'bitset' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.30ns)   --->   "%x_l_I_V_84 = select i1 %icmp_ln443_4, i13 %x_l_I_V_83, i13 %p_Result_55"   --->   Operation 57 'select' 'x_l_I_V_84' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.41ns)   --->   "%res_I_V_13 = select i1 %icmp_ln443_4, i5 %res_I_V, i5 %p_Result_56"   --->   Operation 58 'select' 'res_I_V_13' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 0, i5 %res_I_V_13"   --->   Operation 59 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1649 = zext i6 %trunc_ln3"   --->   Operation 60 'zext' 'zext_ln1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%icmp_ln1649 = icmp_ugt  i13 %x_l_I_V_84, i13 %zext_ln1649"   --->   Operation 61 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%icmp_ln1653 = icmp_eq  i13 %x_l_I_V_84, i13 %zext_ln1649"   --->   Operation 62 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %x_read, i32 20, i32 21" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 63 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.44ns)   --->   "%icmp_ln318 = icmp_ne  i2 %tmp_14, i2 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 64 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_1)   --->   "%and_ln318 = and i1 %icmp_ln1653, i1 %icmp_ln318" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 65 'and' 'and_ln318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %x_read, i32 20, i32 21"   --->   Operation 66 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.44ns)   --->   "%icmp_ln1650 = icmp_eq  i2 %tmp_15, i2 0"   --->   Operation 67 'icmp' 'icmp_ln1650' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.82ns)   --->   "%x_l_I_V = add i13 %x_l_I_V_84, i13 8191"   --->   Operation 68 'add' 'x_l_I_V' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_85)   --->   "%x_l_I_V_11 = select i1 %icmp_ln1650, i13 %x_l_I_V, i13 %x_l_I_V_84" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 69 'select' 'x_l_I_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.92ns)   --->   "%x_l_FH_V_44 = add i23 %x_l_FH_V_43, i23 6291456"   --->   Operation 70 'add' 'x_l_FH_V_44' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.82ns) (out node of the LUT)   --->   "%x_l_I_V_85 = sub i13 %x_l_I_V_11, i13 %zext_ln1649"   --->   Operation 71 'sub' 'x_l_I_V_85' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_1 = or i1 %icmp_ln1649, i1 %and_ln318" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 72 'or' 'or_ln318_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.33ns)   --->   "%p_Val2_133 = select i1 %or_ln318_1, i23 %x_l_FH_V_44, i23 %x_l_FH_V_43" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 73 'select' 'p_Val2_133' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.33ns)   --->   "%res_FH_V_45 = select i1 %or_ln318_1, i23 4194304, i23 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 74 'select' 'res_FH_V_45' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i23.i32.i32, i23 %res_FH_V_45, i32 21, i32 22"   --->   Operation 75 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i5 %res_I_V_13"   --->   Operation 76 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %res_I_V_13, i32 1, i32 4"   --->   Operation 77 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i5 %res_I_V_13"   --->   Operation 78 'trunc' 'trunc_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %res_I_V_13, i32 2, i32 4"   --->   Operation 79 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = trunc i5 %res_I_V_13"   --->   Operation 80 'trunc' 'trunc_ln58_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %res_I_V_13, i32 3, i32 4"   --->   Operation 81 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln58_3 = trunc i5 %res_I_V_13"   --->   Operation 82 'trunc' 'trunc_ln58_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %res_I_V_13, i32 4"   --->   Operation 83 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.14>
ST_2 : Operation 84 [1/1] (0.30ns)   --->   "%x_l_I_V_86 = select i1 %or_ln318_1, i13 %x_l_I_V_85, i13 %x_l_I_V_84" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 84 'select' 'x_l_I_V_86' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mul_FH_V = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i2.i20, i1 %trunc_ln58, i2 %tmp_10, i20 524288"   --->   Operation 85 'bitconcatenate' 'mul_FH_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1649_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %tmp_11"   --->   Operation 86 'bitconcatenate' 'trunc_ln1649_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1649_1 = zext i5 %trunc_ln1649_1"   --->   Operation 87 'zext' 'zext_ln1649_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.00ns)   --->   "%icmp_ln1649_1 = icmp_ugt  i13 %x_l_I_V_86, i13 %zext_ln1649_1"   --->   Operation 88 'icmp' 'icmp_ln1649_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.00ns)   --->   "%icmp_ln1653_1 = icmp_eq  i13 %x_l_I_V_86, i13 %zext_ln1649_1"   --->   Operation 89 'icmp' 'icmp_ln1653_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.05ns)   --->   "%icmp_ln318_1 = icmp_ult  i23 %p_Val2_133, i23 %mul_FH_V" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 90 'icmp' 'icmp_ln318_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_2)   --->   "%xor_ln318 = xor i1 %icmp_ln318_1, i1 1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 91 'xor' 'xor_ln318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_2)   --->   "%and_ln318_1 = and i1 %icmp_ln1653_1, i1 %xor_ln318" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 92 'and' 'and_ln318_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.05ns)   --->   "%icmp_ln1650_1 = icmp_ult  i23 %p_Val2_133, i23 %mul_FH_V"   --->   Operation 93 'icmp' 'icmp_ln1650_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.82ns)   --->   "%x_l_I_V_14 = add i13 %x_l_I_V_86, i13 8191"   --->   Operation 94 'add' 'x_l_I_V_14' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_87)   --->   "%x_l_I_V_15 = select i1 %icmp_ln1650_1, i13 %x_l_I_V_14, i13 %x_l_I_V_86" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 95 'select' 'x_l_I_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.92ns)   --->   "%x_l_FH_V = sub i23 %p_Val2_133, i23 %mul_FH_V"   --->   Operation 96 'sub' 'x_l_FH_V' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.82ns) (out node of the LUT)   --->   "%x_l_I_V_87 = sub i13 %x_l_I_V_15, i13 %zext_ln1649_1"   --->   Operation 97 'sub' 'x_l_I_V_87' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_57 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_45, i32 21, i1 1"   --->   Operation 98 'bitset' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_2 = or i1 %icmp_ln1649_1, i1 %and_ln318_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 99 'or' 'or_ln318_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.30ns)   --->   "%x_l_I_V_88 = select i1 %or_ln318_2, i13 %x_l_I_V_87, i13 %x_l_I_V_86" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 100 'select' 'x_l_I_V_88' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.33ns)   --->   "%x_l_FH_V_45 = select i1 %or_ln318_2, i23 %x_l_FH_V, i23 %p_Val2_133" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 101 'select' 'x_l_FH_V_45' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.33ns)   --->   "%res_FH_V_46 = select i1 %or_ln318_2, i23 %p_Result_57, i23 %res_FH_V_45" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 102 'select' 'res_FH_V_46' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i23.i32.i32, i23 %res_FH_V_46, i32 20, i32 22"   --->   Operation 103 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%mul_FH_V_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i2.i3.i18, i2 %trunc_ln58_1, i3 %tmp_12, i18 131072"   --->   Operation 104 'bitconcatenate' 'mul_FH_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln1649_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 0, i3 %tmp_13"   --->   Operation 105 'bitconcatenate' 'trunc_ln1649_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1649_2 = zext i4 %trunc_ln1649_2"   --->   Operation 106 'zext' 'zext_ln1649_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.00ns)   --->   "%icmp_ln1649_2 = icmp_ugt  i13 %x_l_I_V_88, i13 %zext_ln1649_2"   --->   Operation 107 'icmp' 'icmp_ln1649_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (1.00ns)   --->   "%icmp_ln1653_2 = icmp_eq  i13 %x_l_I_V_88, i13 %zext_ln1649_2"   --->   Operation 108 'icmp' 'icmp_ln1653_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.05ns)   --->   "%icmp_ln318_2 = icmp_ult  i23 %x_l_FH_V_45, i23 %mul_FH_V_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 109 'icmp' 'icmp_ln318_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_3)   --->   "%xor_ln318_1 = xor i1 %icmp_ln318_2, i1 1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 110 'xor' 'xor_ln318_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_3)   --->   "%and_ln318_2 = and i1 %icmp_ln1653_2, i1 %xor_ln318_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 111 'and' 'and_ln318_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.05ns)   --->   "%icmp_ln1650_2 = icmp_ult  i23 %x_l_FH_V_45, i23 %mul_FH_V_1"   --->   Operation 112 'icmp' 'icmp_ln1650_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.82ns)   --->   "%x_l_I_V_18 = add i13 %x_l_I_V_88, i13 8191"   --->   Operation 113 'add' 'x_l_I_V_18' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_89)   --->   "%x_l_I_V_19 = select i1 %icmp_ln1650_2, i13 %x_l_I_V_18, i13 %x_l_I_V_88" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 114 'select' 'x_l_I_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.92ns)   --->   "%x_l_FH_V_46 = sub i23 %x_l_FH_V_45, i23 %mul_FH_V_1"   --->   Operation 115 'sub' 'x_l_FH_V_46' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.82ns) (out node of the LUT)   --->   "%x_l_I_V_89 = sub i13 %x_l_I_V_19, i13 %zext_ln1649_2"   --->   Operation 116 'sub' 'x_l_I_V_89' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_58 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_46, i32 20, i1 1"   --->   Operation 117 'bitset' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_3 = or i1 %icmp_ln1649_2, i1 %and_ln318_2" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 118 'or' 'or_ln318_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.30ns)   --->   "%x_l_I_V_90 = select i1 %or_ln318_3, i13 %x_l_I_V_89, i13 %x_l_I_V_88" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 119 'select' 'x_l_I_V_90' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.33ns)   --->   "%x_l_FH_V_47 = select i1 %or_ln318_3, i23 %x_l_FH_V_46, i23 %x_l_FH_V_45" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 120 'select' 'x_l_FH_V_47' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.33ns)   --->   "%res_FH_V_47 = select i1 %or_ln318_3, i23 %p_Result_58, i23 %res_FH_V_46" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 121 'select' 'res_FH_V_47' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i4 @_ssdm_op_PartSelect.i4.i23.i32.i32, i23 %res_FH_V_47, i32 19, i32 22"   --->   Operation 122 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%mul_FH_V_2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i3.i4.i16, i3 %trunc_ln58_2, i4 %tmp_16, i16 32768"   --->   Operation 123 'bitconcatenate' 'mul_FH_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln1649_3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %tmp_17"   --->   Operation 124 'bitconcatenate' 'trunc_ln1649_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1649_3 = zext i3 %trunc_ln1649_3"   --->   Operation 125 'zext' 'zext_ln1649_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.00ns)   --->   "%icmp_ln1649_3 = icmp_ugt  i13 %x_l_I_V_90, i13 %zext_ln1649_3"   --->   Operation 126 'icmp' 'icmp_ln1649_3' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (1.00ns)   --->   "%icmp_ln1653_3 = icmp_eq  i13 %x_l_I_V_90, i13 %zext_ln1649_3"   --->   Operation 127 'icmp' 'icmp_ln1653_3' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.05ns)   --->   "%icmp_ln318_3 = icmp_ult  i23 %x_l_FH_V_47, i23 %mul_FH_V_2" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 128 'icmp' 'icmp_ln318_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_4)   --->   "%xor_ln318_2 = xor i1 %icmp_ln318_3, i1 1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 129 'xor' 'xor_ln318_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_4)   --->   "%and_ln318_3 = and i1 %icmp_ln1653_3, i1 %xor_ln318_2" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 130 'and' 'and_ln318_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (1.05ns)   --->   "%icmp_ln1650_3 = icmp_ult  i23 %x_l_FH_V_47, i23 %mul_FH_V_2"   --->   Operation 131 'icmp' 'icmp_ln1650_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.82ns)   --->   "%x_l_I_V_22 = add i13 %x_l_I_V_90, i13 8191"   --->   Operation 132 'add' 'x_l_I_V_22' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_91)   --->   "%x_l_I_V_23 = select i1 %icmp_ln1650_3, i13 %x_l_I_V_22, i13 %x_l_I_V_90" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 133 'select' 'x_l_I_V_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.92ns)   --->   "%x_l_FH_V_48 = sub i23 %x_l_FH_V_47, i23 %mul_FH_V_2"   --->   Operation 134 'sub' 'x_l_FH_V_48' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.82ns) (out node of the LUT)   --->   "%x_l_I_V_91 = sub i13 %x_l_I_V_23, i13 %zext_ln1649_3"   --->   Operation 135 'sub' 'x_l_I_V_91' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_59 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_47, i32 19, i1 1"   --->   Operation 136 'bitset' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_4 = or i1 %icmp_ln1649_3, i1 %and_ln318_3" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 137 'or' 'or_ln318_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.30ns)   --->   "%x_l_I_V_92 = select i1 %or_ln318_4, i13 %x_l_I_V_91, i13 %x_l_I_V_90" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 138 'select' 'x_l_I_V_92' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.33ns)   --->   "%x_l_FH_V_49 = select i1 %or_ln318_4, i23 %x_l_FH_V_48, i23 %x_l_FH_V_47" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 139 'select' 'x_l_FH_V_49' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.33ns)   --->   "%res_FH_V_48 = select i1 %or_ln318_4, i23 %p_Result_59, i23 %res_FH_V_47" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 140 'select' 'res_FH_V_48' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %res_FH_V_48, i32 18, i32 22"   --->   Operation 141 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%mul_FH_V_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i4.i5.i14, i4 %trunc_ln58_3, i5 %tmp_18, i14 8192"   --->   Operation 142 'bitconcatenate' 'mul_FH_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1649_4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %tmp_20"   --->   Operation 143 'bitconcatenate' 'trunc_ln1649_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1649_4 = zext i2 %trunc_ln1649_4"   --->   Operation 144 'zext' 'zext_ln1649_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (1.00ns)   --->   "%icmp_ln1649_4 = icmp_ugt  i13 %x_l_I_V_92, i13 %zext_ln1649_4"   --->   Operation 145 'icmp' 'icmp_ln1649_4' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (1.00ns)   --->   "%icmp_ln1653_4 = icmp_eq  i13 %x_l_I_V_92, i13 %zext_ln1649_4"   --->   Operation 146 'icmp' 'icmp_ln1653_4' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (1.05ns)   --->   "%icmp_ln318_4 = icmp_ult  i23 %x_l_FH_V_49, i23 %mul_FH_V_3" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 147 'icmp' 'icmp_ln318_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (1.05ns)   --->   "%icmp_ln1650_4 = icmp_ult  i23 %x_l_FH_V_49, i23 %mul_FH_V_3"   --->   Operation 148 'icmp' 'icmp_ln1650_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.82ns)   --->   "%x_l_I_V_26 = add i13 %x_l_I_V_92, i13 8191"   --->   Operation 149 'add' 'x_l_I_V_26' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.92ns)   --->   "%x_l_FH_V_50 = sub i23 %x_l_FH_V_49, i23 %mul_FH_V_3"   --->   Operation 150 'sub' 'x_l_FH_V_50' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_5)   --->   "%xor_ln318_3 = xor i1 %icmp_ln318_4, i1 1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 151 'xor' 'xor_ln318_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_5)   --->   "%and_ln318_4 = and i1 %icmp_ln1653_4, i1 %xor_ln318_3" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 152 'and' 'and_ln318_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_93)   --->   "%x_l_I_V_27 = select i1 %icmp_ln1650_4, i13 %x_l_I_V_26, i13 %x_l_I_V_92" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 153 'select' 'x_l_I_V_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.82ns) (out node of the LUT)   --->   "%x_l_I_V_93 = sub i13 %x_l_I_V_27, i13 %zext_ln1649_4"   --->   Operation 154 'sub' 'x_l_I_V_93' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_60 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_48, i32 18, i1 1"   --->   Operation 155 'bitset' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_5 = or i1 %icmp_ln1649_4, i1 %and_ln318_4" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 156 'or' 'or_ln318_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.30ns)   --->   "%x_l_I_V_94 = select i1 %or_ln318_5, i13 %x_l_I_V_93, i13 %x_l_I_V_92" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 157 'select' 'x_l_I_V_94' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.33ns)   --->   "%x_l_FH_V_51 = select i1 %or_ln318_5, i23 %x_l_FH_V_50, i23 %x_l_FH_V_49" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 158 'select' 'x_l_FH_V_51' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.33ns)   --->   "%res_FH_V_49 = select i1 %or_ln318_5, i23 %p_Result_60, i23 %res_FH_V_48" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 159 'select' 'res_FH_V_49' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %res_FH_V_49, i32 17, i32 22"   --->   Operation 160 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%mul_FH_V_4 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i5.i6.i12, i5 %res_I_V_13, i6 %tmp_22, i12 2048"   --->   Operation 161 'bitconcatenate' 'mul_FH_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.00ns)   --->   "%icmp_ln1649_5 = icmp_eq  i13 %x_l_I_V_94, i13 0"   --->   Operation 162 'icmp' 'icmp_ln1649_5' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (1.05ns)   --->   "%icmp_ln318_5 = icmp_ult  i23 %x_l_FH_V_51, i23 %mul_FH_V_4" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 163 'icmp' 'icmp_ln318_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.28ns)   --->   "%and_ln318_5 = and i1 %icmp_ln1649_5, i1 %icmp_ln318_5" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 164 'and' 'and_ln318_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.82ns)   --->   "%x_l_I_V_30 = add i13 %x_l_I_V_94, i13 8191"   --->   Operation 165 'add' 'x_l_I_V_30' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_96)   --->   "%x_l_I_V_95 = select i1 %icmp_ln318_5, i13 %x_l_I_V_30, i13 %x_l_I_V_94" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 166 'select' 'x_l_I_V_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.92ns)   --->   "%x_l_FH_V_52 = sub i23 %x_l_FH_V_51, i23 %mul_FH_V_4"   --->   Operation 167 'sub' 'x_l_FH_V_52' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_61 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_49, i32 17, i1 1"   --->   Operation 168 'bitset' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_96 = select i1 %and_ln318_5, i13 0, i13 %x_l_I_V_95" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 169 'select' 'x_l_I_V_96' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.33ns)   --->   "%x_l_FH_V_53 = select i1 %and_ln318_5, i23 %x_l_FH_V_51, i23 %x_l_FH_V_52" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 170 'select' 'x_l_FH_V_53' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.33ns)   --->   "%res_FH_V_50 = select i1 %and_ln318_5, i23 %res_FH_V_49, i23 %p_Result_61" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 171 'select' 'res_FH_V_50' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %res_FH_V_50, i32 16, i32 22"   --->   Operation 172 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%mul_FH_V_5 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i5.i7.i10, i1 0, i5 %res_I_V_13, i7 %tmp_23, i10 512"   --->   Operation 173 'bitconcatenate' 'mul_FH_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (1.00ns)   --->   "%icmp_ln1649_6 = icmp_eq  i13 %x_l_I_V_96, i13 0"   --->   Operation 174 'icmp' 'icmp_ln1649_6' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (1.05ns)   --->   "%icmp_ln318_6 = icmp_ult  i23 %x_l_FH_V_53, i23 %mul_FH_V_5" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 175 'icmp' 'icmp_ln318_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.28ns)   --->   "%and_ln318_6 = and i1 %icmp_ln1649_6, i1 %icmp_ln318_6" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 176 'and' 'and_ln318_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.82ns)   --->   "%x_l_I_V_33 = add i13 %x_l_I_V_96, i13 8191"   --->   Operation 177 'add' 'x_l_I_V_33' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_98)   --->   "%x_l_I_V_97 = select i1 %icmp_ln318_6, i13 %x_l_I_V_33, i13 %x_l_I_V_96" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 178 'select' 'x_l_I_V_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.92ns)   --->   "%x_l_FH_V_54 = sub i23 %x_l_FH_V_53, i23 %mul_FH_V_5"   --->   Operation 179 'sub' 'x_l_FH_V_54' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_62 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_50, i32 16, i1 1"   --->   Operation 180 'bitset' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_98 = select i1 %and_ln318_6, i13 0, i13 %x_l_I_V_97" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 181 'select' 'x_l_I_V_98' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.33ns)   --->   "%x_l_FH_V_55 = select i1 %and_ln318_6, i23 %x_l_FH_V_53, i23 %x_l_FH_V_54" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 182 'select' 'x_l_FH_V_55' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.33ns)   --->   "%res_FH_V_51 = select i1 %and_ln318_6, i23 %res_FH_V_50, i23 %p_Result_62" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 183 'select' 'res_FH_V_51' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %res_FH_V_51, i32 15, i32 22"   --->   Operation 184 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%mul_FH_V_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i1.i5.i8.i8, i1 0, i5 %res_I_V_13, i8 %tmp_24, i8 128"   --->   Operation 185 'bitconcatenate' 'mul_FH_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i22 %mul_FH_V_6"   --->   Operation 186 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.00ns)   --->   "%icmp_ln1649_7 = icmp_eq  i13 %x_l_I_V_98, i13 0"   --->   Operation 187 'icmp' 'icmp_ln1649_7' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (1.05ns)   --->   "%icmp_ln318_7 = icmp_ult  i23 %x_l_FH_V_55, i23 %zext_ln818_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 188 'icmp' 'icmp_ln318_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.28ns)   --->   "%and_ln318_7 = and i1 %icmp_ln1649_7, i1 %icmp_ln318_7" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 189 'and' 'and_ln318_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.82ns)   --->   "%x_l_I_V_36 = add i13 %x_l_I_V_98, i13 8191"   --->   Operation 190 'add' 'x_l_I_V_36' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_100)   --->   "%x_l_I_V_99 = select i1 %icmp_ln318_7, i13 %x_l_I_V_36, i13 %x_l_I_V_98" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 191 'select' 'x_l_I_V_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.92ns)   --->   "%x_l_FH_V_56 = sub i23 %x_l_FH_V_55, i23 %zext_ln818_1"   --->   Operation 192 'sub' 'x_l_FH_V_56' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%p_Result_63 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_51, i32 15, i1 1"   --->   Operation 193 'bitset' 'p_Result_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_100 = select i1 %and_ln318_7, i13 0, i13 %x_l_I_V_99" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 194 'select' 'x_l_I_V_100' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.33ns)   --->   "%x_l_FH_V_57 = select i1 %and_ln318_7, i23 %x_l_FH_V_55, i23 %x_l_FH_V_56" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 195 'select' 'x_l_FH_V_57' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.33ns)   --->   "%res_FH_V = select i1 %and_ln318_7, i23 %res_FH_V_51, i23 %p_Result_63" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 196 'select' 'res_FH_V' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %res_FH_V, i32 14, i32 22"   --->   Operation 197 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%mul_FH_V_7 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i5.i9.i6, i1 0, i5 %res_I_V_13, i9 %tmp_28, i6 32"   --->   Operation 198 'bitconcatenate' 'mul_FH_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln818_2 = zext i21 %mul_FH_V_7"   --->   Operation 199 'zext' 'zext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.00ns)   --->   "%icmp_ln1649_8 = icmp_eq  i13 %x_l_I_V_100, i13 0"   --->   Operation 200 'icmp' 'icmp_ln1649_8' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (1.05ns)   --->   "%icmp_ln318_8 = icmp_ult  i23 %x_l_FH_V_57, i23 %zext_ln818_2" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 201 'icmp' 'icmp_ln318_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.92ns)   --->   "%x_l_FH_V_58 = sub i23 %x_l_FH_V_57, i23 %zext_ln818_2"   --->   Operation 202 'sub' 'x_l_FH_V_58' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 203 [1/1] (0.28ns)   --->   "%and_ln318_8 = and i1 %icmp_ln1649_8, i1 %icmp_ln318_8" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 203 'and' 'and_ln318_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.82ns)   --->   "%x_l_I_V_39 = add i13 %x_l_I_V_100, i13 8191"   --->   Operation 204 'add' 'x_l_I_V_39' <Predicate = (icmp_ln318_8)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_102)   --->   "%x_l_I_V_101 = select i1 %icmp_ln318_8, i13 %x_l_I_V_39, i13 %x_l_I_V_100" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 205 'select' 'x_l_I_V_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%p_Result_64 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V, i32 14, i1 1"   --->   Operation 206 'bitset' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_102 = select i1 %and_ln318_8, i13 0, i13 %x_l_I_V_101" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 207 'select' 'x_l_I_V_102' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.33ns)   --->   "%x_l_FH_V_59 = select i1 %and_ln318_8, i23 %x_l_FH_V_57, i23 %x_l_FH_V_58" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 208 'select' 'x_l_FH_V_59' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.33ns)   --->   "%res_FH_V_52 = select i1 %and_ln318_8, i23 %res_FH_V, i23 %p_Result_64" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 209 'select' 'res_FH_V_52' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %res_FH_V_52, i32 13, i32 22"   --->   Operation 210 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%mul_FH_V_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i5.i10.i4, i1 0, i5 %res_I_V_13, i10 %tmp_30, i4 8"   --->   Operation 211 'bitconcatenate' 'mul_FH_V_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln818_3 = zext i20 %mul_FH_V_8"   --->   Operation 212 'zext' 'zext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (1.00ns)   --->   "%icmp_ln1649_9 = icmp_eq  i13 %x_l_I_V_102, i13 0"   --->   Operation 213 'icmp' 'icmp_ln1649_9' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (1.05ns)   --->   "%icmp_ln318_9 = icmp_ult  i23 %x_l_FH_V_59, i23 %zext_ln818_3" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 214 'icmp' 'icmp_ln318_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.28ns)   --->   "%and_ln318_9 = and i1 %icmp_ln1649_9, i1 %icmp_ln318_9" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 215 'and' 'and_ln318_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.82ns)   --->   "%x_l_I_V_42 = add i13 %x_l_I_V_102, i13 8191"   --->   Operation 216 'add' 'x_l_I_V_42' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_104)   --->   "%x_l_I_V_103 = select i1 %icmp_ln318_9, i13 %x_l_I_V_42, i13 %x_l_I_V_102" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 217 'select' 'x_l_I_V_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.92ns)   --->   "%x_l_FH_V_60 = sub i23 %x_l_FH_V_59, i23 %zext_ln818_3"   --->   Operation 218 'sub' 'x_l_FH_V_60' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%p_Result_65 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_52, i32 13, i1 1"   --->   Operation 219 'bitset' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_104 = select i1 %and_ln318_9, i13 0, i13 %x_l_I_V_103" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 220 'select' 'x_l_I_V_104' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.33ns)   --->   "%x_l_FH_V_61 = select i1 %and_ln318_9, i23 %x_l_FH_V_59, i23 %x_l_FH_V_60" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 221 'select' 'x_l_FH_V_61' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.33ns)   --->   "%res_FH_V_53 = select i1 %and_ln318_9, i23 %res_FH_V_52, i23 %p_Result_65" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 222 'select' 'res_FH_V_53' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %res_FH_V_53, i32 12, i32 22"   --->   Operation 223 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%mul_FH_V_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i5.i11.i2, i1 0, i5 %res_I_V_13, i11 %tmp_32, i2 2"   --->   Operation 224 'bitconcatenate' 'mul_FH_V_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln818_4 = zext i19 %mul_FH_V_9"   --->   Operation 225 'zext' 'zext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (1.00ns)   --->   "%icmp_ln1649_10 = icmp_eq  i13 %x_l_I_V_104, i13 0"   --->   Operation 226 'icmp' 'icmp_ln1649_10' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (1.05ns)   --->   "%icmp_ln318_10 = icmp_ult  i23 %x_l_FH_V_61, i23 %zext_ln818_4" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 227 'icmp' 'icmp_ln318_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.28ns)   --->   "%and_ln318_10 = and i1 %icmp_ln1649_10, i1 %icmp_ln318_10" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 228 'and' 'and_ln318_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.82ns)   --->   "%x_l_I_V_45 = add i13 %x_l_I_V_104, i13 8191"   --->   Operation 229 'add' 'x_l_I_V_45' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_106)   --->   "%x_l_I_V_105 = select i1 %icmp_ln318_10, i13 %x_l_I_V_45, i13 %x_l_I_V_104" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 230 'select' 'x_l_I_V_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.92ns)   --->   "%x_l_FH_V_62 = sub i23 %x_l_FH_V_61, i23 %zext_ln818_4"   --->   Operation 231 'sub' 'x_l_FH_V_62' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_66 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_53, i32 12, i1 1"   --->   Operation 232 'bitset' 'p_Result_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_106 = select i1 %and_ln318_10, i13 0, i13 %x_l_I_V_105" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 233 'select' 'x_l_I_V_106' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.33ns)   --->   "%x_l_FH_V_63 = select i1 %and_ln318_10, i23 %x_l_FH_V_61, i23 %x_l_FH_V_62" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 234 'select' 'x_l_FH_V_63' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.33ns)   --->   "%res_FH_V_54 = select i1 %and_ln318_10, i23 %res_FH_V_53, i23 %p_Result_66" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 235 'select' 'res_FH_V_54' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i12 @_ssdm_op_PartSelect.i12.i23.i32.i32, i23 %res_FH_V_54, i32 11, i32 22"   --->   Operation 236 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%mul_FH_V_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i5.i12, i1 0, i5 %res_I_V_13, i12 %tmp_34"   --->   Operation 237 'bitconcatenate' 'mul_FH_V_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln818_5 = zext i18 %mul_FH_V_s"   --->   Operation 238 'zext' 'zext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (1.00ns)   --->   "%icmp_ln318_11 = icmp_ne  i13 %x_l_I_V_106, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 239 'icmp' 'icmp_ln318_11' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (1.05ns)   --->   "%icmp_ln1649_11 = icmp_ugt  i23 %x_l_FH_V_63, i23 %zext_ln818_5"   --->   Operation 240 'icmp' 'icmp_ln1649_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.28ns)   --->   "%or_ln318 = or i1 %icmp_ln318_11, i1 %icmp_ln1649_11" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 241 'or' 'or_ln318' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i23 %x_l_FH_V_63, i23 8388607"   --->   Operation 242 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 243 [1/1] (0.82ns)   --->   "%x_l_I_V_48 = add i13 %x_l_I_V_106, i13 8191"   --->   Operation 243 'add' 'x_l_I_V_48' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_107)   --->   "%p_Val2_134 = select i1 %icmp_ln1649_11, i13 %x_l_I_V_106, i13 %x_l_I_V_48" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 244 'select' 'p_Val2_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_64 = sub i23 %add_ln813, i23 %zext_ln818_5"   --->   Operation 245 'sub' 'x_l_FH_V_64' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%p_Result_67 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_54, i32 11, i1 1"   --->   Operation 246 'bitset' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_107 = select i1 %or_ln318, i13 %p_Val2_134, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 247 'select' 'x_l_I_V_107' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.33ns)   --->   "%x_l_FH_V_65 = select i1 %or_ln318, i23 %x_l_FH_V_64, i23 %x_l_FH_V_63" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 248 'select' 'x_l_FH_V_65' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.33ns)   --->   "%x_l_FL_l_V = select i1 %or_ln318, i23 4194304, i23 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 249 'select' 'x_l_FL_l_V' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.33ns)   --->   "%res_FH_V_55 = select i1 %or_ln318, i23 %p_Result_67, i23 %res_FH_V_54" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 250 'select' 'res_FH_V_55' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i23.i32.i32, i23 %res_FH_V_55, i32 10, i32 11"   --->   Operation 251 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %res_FH_V_55, i32 12, i32 22"   --->   Operation 252 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%mul_FH_V_10 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i5.i11, i1 0, i5 %res_I_V_13, i11 %tmp_36"   --->   Operation 253 'bitconcatenate' 'mul_FH_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln818_6 = zext i17 %mul_FH_V_10"   --->   Operation 254 'zext' 'zext_ln818_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%mul_FL_V = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i2.i21, i2 %tmp_19, i21 1048576"   --->   Operation 255 'bitconcatenate' 'mul_FL_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (1.00ns)   --->   "%icmp_ln318_12 = icmp_ne  i13 %x_l_I_V_107, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 256 'icmp' 'icmp_ln318_12' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (1.05ns)   --->   "%icmp_ln1649_12 = icmp_ugt  i23 %x_l_FH_V_65, i23 %zext_ln818_6"   --->   Operation 257 'icmp' 'icmp_ln1649_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (1.05ns)   --->   "%icmp_ln1653_5 = icmp_eq  i23 %x_l_FH_V_65, i23 %zext_ln818_6"   --->   Operation 258 'icmp' 'icmp_ln1653_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (1.05ns)   --->   "%icmp_ln1651 = icmp_ult  i23 %x_l_FL_l_V, i23 %mul_FL_V"   --->   Operation 259 'icmp' 'icmp_ln1651' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (1.05ns)   --->   "%signbit = icmp_ult  i23 %x_l_FL_l_V, i23 %mul_FL_V"   --->   Operation 260 'icmp' 'signbit' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.11>
ST_5 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_7)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 261 'xor' 'xor_ln1651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_7)   --->   "%and_ln318_11 = and i1 %icmp_ln1653_5, i1 %xor_ln1651" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 262 'and' 'and_ln318_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (1.05ns)   --->   "%icmp_ln1650_6 = icmp_ult  i23 %x_l_FH_V_65, i23 %zext_ln818_6"   --->   Operation 263 'icmp' 'icmp_ln1650_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_109)   --->   "%and_ln331 = and i1 %icmp_ln1653_5, i1 %signbit" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 264 'and' 'and_ln331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_109)   --->   "%or_ln331 = or i1 %icmp_ln1650_6, i1 %and_ln331" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 265 'or' 'or_ln331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i1 %signbit"   --->   Operation 266 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln813 = sub i23 %x_l_FH_V_65, i23 %zext_ln813"   --->   Operation 267 'sub' 'sub_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 268 [1/1] (0.82ns)   --->   "%x_l_I_V_51 = add i13 %x_l_I_V_107, i13 8191"   --->   Operation 268 'add' 'x_l_I_V_51' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_109)   --->   "%x_l_I_V_108 = select i1 %or_ln331, i13 %x_l_I_V_51, i13 %x_l_I_V_107" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 269 'select' 'x_l_I_V_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 270 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_66 = sub i23 %sub_ln813, i23 %zext_ln818_6"   --->   Operation 270 'sub' 'x_l_FH_V_66' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 271 [1/1] (0.92ns)   --->   "%x_l_FL_V = sub i23 %x_l_FL_l_V, i23 %mul_FL_V"   --->   Operation 271 'sub' 'x_l_FL_V' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%p_Result_68 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_55, i32 10, i1 1"   --->   Operation 272 'bitset' 'p_Result_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_7)   --->   "%or_ln318_6 = or i1 %icmp_ln1649_12, i1 %and_ln318_11" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 273 'or' 'or_ln318_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_7 = or i1 %or_ln318_6, i1 %icmp_ln318_12" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 274 'or' 'or_ln318_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_109 = select i1 %or_ln318_7, i13 %x_l_I_V_108, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 275 'select' 'x_l_I_V_109' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.33ns)   --->   "%x_l_FH_V_67 = select i1 %or_ln318_7, i23 %x_l_FH_V_66, i23 %x_l_FH_V_65" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 276 'select' 'x_l_FH_V_67' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.33ns)   --->   "%x_l_FL_V_21 = select i1 %or_ln318_7, i23 %x_l_FL_V, i23 %x_l_FL_l_V" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 277 'select' 'x_l_FL_V_21' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.33ns)   --->   "%res_FH_V_56 = select i1 %or_ln318_7, i23 %p_Result_68, i23 %res_FH_V_55" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 278 'select' 'res_FH_V_56' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i4 @_ssdm_op_PartSelect.i4.i23.i32.i32, i23 %res_FH_V_56, i32 9, i32 12"   --->   Operation 279 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %res_FH_V_56, i32 13, i32 22"   --->   Operation 280 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%mul_FH_V_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i5.i10, i1 0, i5 %res_I_V_13, i10 %tmp_38"   --->   Operation 281 'bitconcatenate' 'mul_FH_V_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln818_7 = zext i16 %mul_FH_V_11"   --->   Operation 282 'zext' 'zext_ln818_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%mul_FL_V_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i4.i19, i4 %tmp_21, i19 262144"   --->   Operation 283 'bitconcatenate' 'mul_FL_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (1.00ns)   --->   "%icmp_ln318_13 = icmp_ne  i13 %x_l_I_V_109, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 284 'icmp' 'icmp_ln318_13' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (1.05ns)   --->   "%icmp_ln1649_13 = icmp_ugt  i23 %x_l_FH_V_67, i23 %zext_ln818_7"   --->   Operation 285 'icmp' 'icmp_ln1649_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (1.05ns)   --->   "%icmp_ln1653_6 = icmp_eq  i23 %x_l_FH_V_67, i23 %zext_ln818_7"   --->   Operation 286 'icmp' 'icmp_ln1653_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (1.05ns)   --->   "%icmp_ln1651_1 = icmp_ult  i23 %x_l_FL_V_21, i23 %mul_FL_V_1"   --->   Operation 287 'icmp' 'icmp_ln1651_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_9)   --->   "%xor_ln1651_1 = xor i1 %icmp_ln1651_1, i1 1"   --->   Operation 288 'xor' 'xor_ln1651_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_9)   --->   "%and_ln318_12 = and i1 %icmp_ln1653_6, i1 %xor_ln1651_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 289 'and' 'and_ln318_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (1.05ns)   --->   "%signbit_1 = icmp_ult  i23 %x_l_FL_V_21, i23 %mul_FL_V_1"   --->   Operation 290 'icmp' 'signbit_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (1.05ns)   --->   "%icmp_ln1650_8 = icmp_ult  i23 %x_l_FH_V_67, i23 %zext_ln818_7"   --->   Operation 291 'icmp' 'icmp_ln1650_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_111)   --->   "%and_ln331_1 = and i1 %icmp_ln1653_6, i1 %signbit_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 292 'and' 'and_ln331_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_111)   --->   "%or_ln331_1 = or i1 %icmp_ln1650_8, i1 %and_ln331_1" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 293 'or' 'or_ln331_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i1 %signbit_1"   --->   Operation 294 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln813_7 = sub i23 %x_l_FH_V_67, i23 %zext_ln813_1"   --->   Operation 295 'sub' 'sub_ln813_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 296 [1/1] (0.82ns)   --->   "%x_l_I_V_54 = add i13 %x_l_I_V_109, i13 8191"   --->   Operation 296 'add' 'x_l_I_V_54' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_111)   --->   "%x_l_I_V_110 = select i1 %or_ln331_1, i13 %x_l_I_V_54, i13 %x_l_I_V_109" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 297 'select' 'x_l_I_V_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_68 = sub i23 %sub_ln813_7, i23 %zext_ln818_7"   --->   Operation 298 'sub' 'x_l_FH_V_68' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 299 [1/1] (0.92ns)   --->   "%x_l_FL_V_3 = sub i23 %x_l_FL_V_21, i23 %mul_FL_V_1"   --->   Operation 299 'sub' 'x_l_FL_V_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%p_Result_69 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_56, i32 9, i1 1"   --->   Operation 300 'bitset' 'p_Result_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_9)   --->   "%or_ln318_8 = or i1 %icmp_ln1649_13, i1 %and_ln318_12" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 301 'or' 'or_ln318_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_9 = or i1 %or_ln318_8, i1 %icmp_ln318_13" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 302 'or' 'or_ln318_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_111 = select i1 %or_ln318_9, i13 %x_l_I_V_110, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 303 'select' 'x_l_I_V_111' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.33ns)   --->   "%x_l_FH_V_69 = select i1 %or_ln318_9, i23 %x_l_FH_V_68, i23 %x_l_FH_V_67" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 304 'select' 'x_l_FH_V_69' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.33ns)   --->   "%x_l_FL_V_22 = select i1 %or_ln318_9, i23 %x_l_FL_V_3, i23 %x_l_FL_V_21" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 305 'select' 'x_l_FL_V_22' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.33ns)   --->   "%res_FH_V_57 = select i1 %or_ln318_9, i23 %p_Result_69, i23 %res_FH_V_56" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 306 'select' 'res_FH_V_57' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %res_FH_V_57, i32 8, i32 13"   --->   Operation 307 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %res_FH_V_57, i32 14, i32 22"   --->   Operation 308 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%mul_FH_V_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i1.i5.i9, i1 0, i5 %res_I_V_13, i9 %tmp_39"   --->   Operation 309 'bitconcatenate' 'mul_FH_V_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln818_8 = zext i15 %mul_FH_V_12"   --->   Operation 310 'zext' 'zext_ln818_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%mul_FL_V_2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i6.i17, i6 %tmp_25, i17 65536"   --->   Operation 311 'bitconcatenate' 'mul_FL_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (1.00ns)   --->   "%icmp_ln318_14 = icmp_ne  i13 %x_l_I_V_111, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 312 'icmp' 'icmp_ln318_14' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (1.05ns)   --->   "%icmp_ln1649_14 = icmp_ugt  i23 %x_l_FH_V_69, i23 %zext_ln818_8"   --->   Operation 313 'icmp' 'icmp_ln1649_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (1.05ns)   --->   "%icmp_ln1653_7 = icmp_eq  i23 %x_l_FH_V_69, i23 %zext_ln818_8"   --->   Operation 314 'icmp' 'icmp_ln1653_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (1.05ns)   --->   "%icmp_ln1651_2 = icmp_ult  i23 %x_l_FL_V_22, i23 %mul_FL_V_2"   --->   Operation 315 'icmp' 'icmp_ln1651_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_11)   --->   "%xor_ln1651_2 = xor i1 %icmp_ln1651_2, i1 1"   --->   Operation 316 'xor' 'xor_ln1651_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_11)   --->   "%and_ln318_13 = and i1 %icmp_ln1653_7, i1 %xor_ln1651_2" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 317 'and' 'and_ln318_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (1.05ns)   --->   "%signbit_2 = icmp_ult  i23 %x_l_FL_V_22, i23 %mul_FL_V_2"   --->   Operation 318 'icmp' 'signbit_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (1.05ns)   --->   "%icmp_ln1650_10 = icmp_ult  i23 %x_l_FH_V_69, i23 %zext_ln818_8"   --->   Operation 319 'icmp' 'icmp_ln1650_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_113)   --->   "%and_ln331_2 = and i1 %icmp_ln1653_7, i1 %signbit_2" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 320 'and' 'and_ln331_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_113)   --->   "%or_ln331_2 = or i1 %icmp_ln1650_10, i1 %and_ln331_2" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 321 'or' 'or_ln331_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i1 %signbit_2"   --->   Operation 322 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln813_10 = sub i23 %x_l_FH_V_69, i23 %zext_ln813_2"   --->   Operation 323 'sub' 'sub_ln813_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 324 [1/1] (0.82ns)   --->   "%x_l_I_V_57 = add i13 %x_l_I_V_111, i13 8191"   --->   Operation 324 'add' 'x_l_I_V_57' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_113)   --->   "%x_l_I_V_112 = select i1 %or_ln331_2, i13 %x_l_I_V_57, i13 %x_l_I_V_111" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 325 'select' 'x_l_I_V_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_70 = sub i23 %sub_ln813_10, i23 %zext_ln818_8"   --->   Operation 326 'sub' 'x_l_FH_V_70' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 327 [1/1] (0.92ns)   --->   "%x_l_FL_V_5 = sub i23 %x_l_FL_V_22, i23 %mul_FL_V_2"   --->   Operation 327 'sub' 'x_l_FL_V_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%p_Result_70 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_57, i32 8, i1 1"   --->   Operation 328 'bitset' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_11)   --->   "%or_ln318_10 = or i1 %icmp_ln1649_14, i1 %and_ln318_13" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 329 'or' 'or_ln318_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_11 = or i1 %or_ln318_10, i1 %icmp_ln318_14" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 330 'or' 'or_ln318_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_113 = select i1 %or_ln318_11, i13 %x_l_I_V_112, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 331 'select' 'x_l_I_V_113' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.33ns)   --->   "%x_l_FH_V_71 = select i1 %or_ln318_11, i23 %x_l_FH_V_70, i23 %x_l_FH_V_69" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 332 'select' 'x_l_FH_V_71' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 333 [1/1] (0.33ns)   --->   "%x_l_FL_V_23 = select i1 %or_ln318_11, i23 %x_l_FL_V_5, i23 %x_l_FL_V_22" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 333 'select' 'x_l_FL_V_23' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (0.33ns)   --->   "%res_FH_V_58 = select i1 %or_ln318_11, i23 %p_Result_70, i23 %res_FH_V_57" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 334 'select' 'res_FH_V_58' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %res_FH_V_58, i32 7, i32 14"   --->   Operation 335 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %res_FH_V_58, i32 15, i32 22"   --->   Operation 336 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%mul_FH_V_13 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i5.i8, i1 0, i5 %res_I_V_13, i8 %tmp_40"   --->   Operation 337 'bitconcatenate' 'mul_FH_V_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln818_9 = zext i14 %mul_FH_V_13"   --->   Operation 338 'zext' 'zext_ln818_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%mul_FL_V_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i8.i15, i8 %tmp_26, i15 16384"   --->   Operation 339 'bitconcatenate' 'mul_FL_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (1.00ns)   --->   "%icmp_ln318_15 = icmp_ne  i13 %x_l_I_V_113, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 340 'icmp' 'icmp_ln318_15' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/1] (1.05ns)   --->   "%icmp_ln1649_15 = icmp_ugt  i23 %x_l_FH_V_71, i23 %zext_ln818_9"   --->   Operation 341 'icmp' 'icmp_ln1649_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 342 [1/1] (1.05ns)   --->   "%icmp_ln1653_8 = icmp_eq  i23 %x_l_FH_V_71, i23 %zext_ln818_9"   --->   Operation 342 'icmp' 'icmp_ln1653_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [1/1] (1.05ns)   --->   "%icmp_ln1651_3 = icmp_ult  i23 %x_l_FL_V_23, i23 %mul_FL_V_3"   --->   Operation 343 'icmp' 'icmp_ln1651_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_13)   --->   "%xor_ln1651_3 = xor i1 %icmp_ln1651_3, i1 1"   --->   Operation 344 'xor' 'xor_ln1651_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_13)   --->   "%and_ln318_14 = and i1 %icmp_ln1653_8, i1 %xor_ln1651_3" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 345 'and' 'and_ln318_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [1/1] (1.05ns)   --->   "%signbit_3 = icmp_ult  i23 %x_l_FL_V_23, i23 %mul_FL_V_3"   --->   Operation 346 'icmp' 'signbit_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (1.05ns)   --->   "%icmp_ln1650_12 = icmp_ult  i23 %x_l_FH_V_71, i23 %zext_ln818_9"   --->   Operation 347 'icmp' 'icmp_ln1650_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_115)   --->   "%and_ln331_3 = and i1 %icmp_ln1653_8, i1 %signbit_3" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 348 'and' 'and_ln331_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_115)   --->   "%or_ln331_3 = or i1 %icmp_ln1650_12, i1 %and_ln331_3" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 349 'or' 'or_ln331_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i1 %signbit_3"   --->   Operation 350 'zext' 'zext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln813_13 = sub i23 %x_l_FH_V_71, i23 %zext_ln813_3"   --->   Operation 351 'sub' 'sub_ln813_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 352 [1/1] (0.82ns)   --->   "%x_l_I_V_60 = add i13 %x_l_I_V_113, i13 8191"   --->   Operation 352 'add' 'x_l_I_V_60' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_115)   --->   "%x_l_I_V_114 = select i1 %or_ln331_3, i13 %x_l_I_V_60, i13 %x_l_I_V_113" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 353 'select' 'x_l_I_V_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_72 = sub i23 %sub_ln813_13, i23 %zext_ln818_9"   --->   Operation 354 'sub' 'x_l_FH_V_72' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 355 [1/1] (0.92ns)   --->   "%x_l_FL_V_7 = sub i23 %x_l_FL_V_23, i23 %mul_FL_V_3"   --->   Operation 355 'sub' 'x_l_FL_V_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%p_Result_71 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_58, i32 7, i1 1"   --->   Operation 356 'bitset' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_13)   --->   "%or_ln318_12 = or i1 %icmp_ln1649_15, i1 %and_ln318_14" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 357 'or' 'or_ln318_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_13 = or i1 %or_ln318_12, i1 %icmp_ln318_15" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 358 'or' 'or_ln318_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_115 = select i1 %or_ln318_13, i13 %x_l_I_V_114, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 359 'select' 'x_l_I_V_115' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.33ns)   --->   "%x_l_FH_V_73 = select i1 %or_ln318_13, i23 %x_l_FH_V_72, i23 %x_l_FH_V_71" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 360 'select' 'x_l_FH_V_73' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.33ns)   --->   "%x_l_FL_V_24 = select i1 %or_ln318_13, i23 %x_l_FL_V_7, i23 %x_l_FL_V_23" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 361 'select' 'x_l_FL_V_24' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.33ns)   --->   "%res_FH_V_59 = select i1 %or_ln318_13, i23 %p_Result_71, i23 %res_FH_V_58" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 362 'select' 'res_FH_V_59' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %res_FH_V_59, i32 6, i32 15"   --->   Operation 363 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %res_FH_V_59, i32 16, i32 22"   --->   Operation 364 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.19>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%mul_FH_V_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i5.i7, i1 0, i5 %res_I_V_13, i7 %tmp_41"   --->   Operation 365 'bitconcatenate' 'mul_FH_V_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln818_10 = zext i13 %mul_FH_V_14"   --->   Operation 366 'zext' 'zext_ln818_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%mul_FL_V_4 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i10.i13, i10 %tmp_27, i13 4096"   --->   Operation 367 'bitconcatenate' 'mul_FL_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (1.00ns)   --->   "%icmp_ln318_16 = icmp_ne  i13 %x_l_I_V_115, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 368 'icmp' 'icmp_ln318_16' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 369 [1/1] (1.05ns)   --->   "%icmp_ln1649_16 = icmp_ugt  i23 %x_l_FH_V_73, i23 %zext_ln818_10"   --->   Operation 369 'icmp' 'icmp_ln1649_16' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 370 [1/1] (1.05ns)   --->   "%icmp_ln1653_9 = icmp_eq  i23 %x_l_FH_V_73, i23 %zext_ln818_10"   --->   Operation 370 'icmp' 'icmp_ln1653_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 371 [1/1] (1.05ns)   --->   "%icmp_ln1651_4 = icmp_ult  i23 %x_l_FL_V_24, i23 %mul_FL_V_4"   --->   Operation 371 'icmp' 'icmp_ln1651_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_15)   --->   "%xor_ln1651_4 = xor i1 %icmp_ln1651_4, i1 1"   --->   Operation 372 'xor' 'xor_ln1651_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_15)   --->   "%and_ln318_15 = and i1 %icmp_ln1653_9, i1 %xor_ln1651_4" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 373 'and' 'and_ln318_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 374 [1/1] (1.05ns)   --->   "%signbit_4 = icmp_ult  i23 %x_l_FL_V_24, i23 %mul_FL_V_4"   --->   Operation 374 'icmp' 'signbit_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 375 [1/1] (1.05ns)   --->   "%icmp_ln1650_14 = icmp_ult  i23 %x_l_FH_V_73, i23 %zext_ln818_10"   --->   Operation 375 'icmp' 'icmp_ln1650_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_117)   --->   "%and_ln331_4 = and i1 %icmp_ln1653_9, i1 %signbit_4" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 376 'and' 'and_ln331_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_117)   --->   "%or_ln331_4 = or i1 %icmp_ln1650_14, i1 %and_ln331_4" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 377 'or' 'or_ln331_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i1 %signbit_4"   --->   Operation 378 'zext' 'zext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln813_16 = sub i23 %x_l_FH_V_73, i23 %zext_ln813_4"   --->   Operation 379 'sub' 'sub_ln813_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 380 [1/1] (0.82ns)   --->   "%x_l_I_V_63 = add i13 %x_l_I_V_115, i13 8191"   --->   Operation 380 'add' 'x_l_I_V_63' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_117)   --->   "%x_l_I_V_116 = select i1 %or_ln331_4, i13 %x_l_I_V_63, i13 %x_l_I_V_115" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 381 'select' 'x_l_I_V_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_74 = sub i23 %sub_ln813_16, i23 %zext_ln818_10"   --->   Operation 382 'sub' 'x_l_FH_V_74' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 383 [1/1] (0.92ns)   --->   "%x_l_FL_V_9 = sub i23 %x_l_FL_V_24, i23 %mul_FL_V_4"   --->   Operation 383 'sub' 'x_l_FL_V_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%p_Result_72 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_59, i32 6, i1 1"   --->   Operation 384 'bitset' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_15)   --->   "%or_ln318_14 = or i1 %icmp_ln1649_16, i1 %and_ln318_15" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 385 'or' 'or_ln318_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_15 = or i1 %or_ln318_14, i1 %icmp_ln318_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 386 'or' 'or_ln318_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_117 = select i1 %or_ln318_15, i13 %x_l_I_V_116, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 387 'select' 'x_l_I_V_117' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.33ns)   --->   "%x_l_FH_V_75 = select i1 %or_ln318_15, i23 %x_l_FH_V_74, i23 %x_l_FH_V_73" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 388 'select' 'x_l_FH_V_75' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.33ns)   --->   "%x_l_FL_V_25 = select i1 %or_ln318_15, i23 %x_l_FL_V_9, i23 %x_l_FL_V_24" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 389 'select' 'x_l_FL_V_25' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.33ns)   --->   "%res_FH_V_60 = select i1 %or_ln318_15, i23 %p_Result_72, i23 %res_FH_V_59" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 390 'select' 'res_FH_V_60' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i12 @_ssdm_op_PartSelect.i12.i23.i32.i32, i23 %res_FH_V_60, i32 5, i32 16"   --->   Operation 391 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %res_FH_V_60, i32 17, i32 22"   --->   Operation 392 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%mul_FH_V_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i5.i6, i1 0, i5 %res_I_V_13, i6 %tmp_42"   --->   Operation 393 'bitconcatenate' 'mul_FH_V_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln818_11 = zext i12 %mul_FH_V_15"   --->   Operation 394 'zext' 'zext_ln818_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%mul_FL_V_5 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i12.i11, i12 %tmp_29, i11 1024"   --->   Operation 395 'bitconcatenate' 'mul_FL_V_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (1.00ns)   --->   "%icmp_ln318_17 = icmp_ne  i13 %x_l_I_V_117, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 396 'icmp' 'icmp_ln318_17' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 397 [1/1] (1.05ns)   --->   "%icmp_ln1649_17 = icmp_ugt  i23 %x_l_FH_V_75, i23 %zext_ln818_11"   --->   Operation 397 'icmp' 'icmp_ln1649_17' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 398 [1/1] (1.05ns)   --->   "%icmp_ln1653_10 = icmp_eq  i23 %x_l_FH_V_75, i23 %zext_ln818_11"   --->   Operation 398 'icmp' 'icmp_ln1653_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 399 [1/1] (1.05ns)   --->   "%icmp_ln1651_5 = icmp_ult  i23 %x_l_FL_V_25, i23 %mul_FL_V_5"   --->   Operation 399 'icmp' 'icmp_ln1651_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_17)   --->   "%xor_ln1651_5 = xor i1 %icmp_ln1651_5, i1 1"   --->   Operation 400 'xor' 'xor_ln1651_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_17)   --->   "%and_ln318_16 = and i1 %icmp_ln1653_10, i1 %xor_ln1651_5" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 401 'and' 'and_ln318_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 402 [1/1] (1.05ns)   --->   "%signbit_5 = icmp_ult  i23 %x_l_FL_V_25, i23 %mul_FL_V_5"   --->   Operation 402 'icmp' 'signbit_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 403 [1/1] (1.05ns)   --->   "%icmp_ln1650_16 = icmp_ult  i23 %x_l_FH_V_75, i23 %zext_ln818_11"   --->   Operation 403 'icmp' 'icmp_ln1650_16' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_119)   --->   "%and_ln331_5 = and i1 %icmp_ln1653_10, i1 %signbit_5" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 404 'and' 'and_ln331_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_119)   --->   "%or_ln331_5 = or i1 %icmp_ln1650_16, i1 %and_ln331_5" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 405 'or' 'or_ln331_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i1 %signbit_5"   --->   Operation 406 'zext' 'zext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln813_19 = sub i23 %x_l_FH_V_75, i23 %zext_ln813_5"   --->   Operation 407 'sub' 'sub_ln813_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 408 [1/1] (0.82ns)   --->   "%x_l_I_V_66 = add i13 %x_l_I_V_117, i13 8191"   --->   Operation 408 'add' 'x_l_I_V_66' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_119)   --->   "%x_l_I_V_118 = select i1 %or_ln331_5, i13 %x_l_I_V_66, i13 %x_l_I_V_117" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 409 'select' 'x_l_I_V_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 410 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_76 = sub i23 %sub_ln813_19, i23 %zext_ln818_11"   --->   Operation 410 'sub' 'x_l_FH_V_76' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 411 [1/1] (0.92ns)   --->   "%x_l_FL_V_11 = sub i23 %x_l_FL_V_25, i23 %mul_FL_V_5"   --->   Operation 411 'sub' 'x_l_FL_V_11' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%p_Result_73 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_60, i32 5, i1 1"   --->   Operation 412 'bitset' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_17)   --->   "%or_ln318_16 = or i1 %icmp_ln1649_17, i1 %and_ln318_16" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 413 'or' 'or_ln318_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 414 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_17 = or i1 %or_ln318_16, i1 %icmp_ln318_17" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 414 'or' 'or_ln318_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 415 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_119 = select i1 %or_ln318_17, i13 %x_l_I_V_118, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 415 'select' 'x_l_I_V_119' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 416 [1/1] (0.33ns)   --->   "%x_l_FH_V_77 = select i1 %or_ln318_17, i23 %x_l_FH_V_76, i23 %x_l_FH_V_75" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 416 'select' 'x_l_FH_V_77' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.33ns)   --->   "%x_l_FL_V_26 = select i1 %or_ln318_17, i23 %x_l_FL_V_11, i23 %x_l_FL_V_25" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 417 'select' 'x_l_FL_V_26' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 418 [1/1] (0.33ns)   --->   "%res_FH_V_61 = select i1 %or_ln318_17, i23 %p_Result_73, i23 %res_FH_V_60" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 418 'select' 'res_FH_V_61' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i14 @_ssdm_op_PartSelect.i14.i23.i32.i32, i23 %res_FH_V_61, i32 4, i32 17"   --->   Operation 419 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %res_FH_V_61, i32 18, i32 22"   --->   Operation 420 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%mul_FH_V_16 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i5, i1 0, i5 %res_I_V_13, i5 %tmp_43"   --->   Operation 421 'bitconcatenate' 'mul_FH_V_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln818_12 = zext i11 %mul_FH_V_16"   --->   Operation 422 'zext' 'zext_ln818_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%mul_FL_V_6 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %tmp_31, i9 256"   --->   Operation 423 'bitconcatenate' 'mul_FL_V_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (1.00ns)   --->   "%icmp_ln318_18 = icmp_ne  i13 %x_l_I_V_119, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 424 'icmp' 'icmp_ln318_18' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (1.05ns)   --->   "%icmp_ln1649_18 = icmp_ugt  i23 %x_l_FH_V_77, i23 %zext_ln818_12"   --->   Operation 425 'icmp' 'icmp_ln1649_18' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 426 [1/1] (1.05ns)   --->   "%icmp_ln1653_11 = icmp_eq  i23 %x_l_FH_V_77, i23 %zext_ln818_12"   --->   Operation 426 'icmp' 'icmp_ln1653_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 427 [1/1] (1.05ns)   --->   "%icmp_ln1651_6 = icmp_ult  i23 %x_l_FL_V_26, i23 %mul_FL_V_6"   --->   Operation 427 'icmp' 'icmp_ln1651_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_19)   --->   "%xor_ln1651_6 = xor i1 %icmp_ln1651_6, i1 1"   --->   Operation 428 'xor' 'xor_ln1651_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_19)   --->   "%and_ln318_17 = and i1 %icmp_ln1653_11, i1 %xor_ln1651_6" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 429 'and' 'and_ln318_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 430 [1/1] (1.05ns)   --->   "%signbit_6 = icmp_ult  i23 %x_l_FL_V_26, i23 %mul_FL_V_6"   --->   Operation 430 'icmp' 'signbit_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 431 [1/1] (1.05ns)   --->   "%icmp_ln1650_18 = icmp_ult  i23 %x_l_FH_V_77, i23 %zext_ln818_12"   --->   Operation 431 'icmp' 'icmp_ln1650_18' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_121)   --->   "%and_ln331_6 = and i1 %icmp_ln1653_11, i1 %signbit_6" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 432 'and' 'and_ln331_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_121)   --->   "%or_ln331_6 = or i1 %icmp_ln1650_18, i1 %and_ln331_6" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 433 'or' 'or_ln331_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i1 %signbit_6"   --->   Operation 434 'zext' 'zext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln813_22 = sub i23 %x_l_FH_V_77, i23 %zext_ln813_6"   --->   Operation 435 'sub' 'sub_ln813_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 436 [1/1] (0.82ns)   --->   "%x_l_I_V_69 = add i13 %x_l_I_V_119, i13 8191"   --->   Operation 436 'add' 'x_l_I_V_69' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_121)   --->   "%x_l_I_V_120 = select i1 %or_ln331_6, i13 %x_l_I_V_69, i13 %x_l_I_V_119" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 437 'select' 'x_l_I_V_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 438 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_78 = sub i23 %sub_ln813_22, i23 %zext_ln818_12"   --->   Operation 438 'sub' 'x_l_FH_V_78' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 439 [1/1] (0.92ns)   --->   "%x_l_FL_V_13 = sub i23 %x_l_FL_V_26, i23 %mul_FL_V_6"   --->   Operation 439 'sub' 'x_l_FL_V_13' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%p_Result_74 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_61, i32 4, i1 1"   --->   Operation 440 'bitset' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_19)   --->   "%or_ln318_18 = or i1 %icmp_ln1649_18, i1 %and_ln318_17" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 441 'or' 'or_ln318_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 442 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_19 = or i1 %or_ln318_18, i1 %icmp_ln318_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 442 'or' 'or_ln318_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 443 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_121 = select i1 %or_ln318_19, i13 %x_l_I_V_120, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 443 'select' 'x_l_I_V_121' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 444 [1/1] (0.33ns)   --->   "%x_l_FH_V_79 = select i1 %or_ln318_19, i23 %x_l_FH_V_78, i23 %x_l_FH_V_77" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 444 'select' 'x_l_FH_V_79' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 445 [1/1] (0.33ns)   --->   "%x_l_FL_V_27 = select i1 %or_ln318_19, i23 %x_l_FL_V_13, i23 %x_l_FL_V_26" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 445 'select' 'x_l_FL_V_27' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 446 [1/1] (0.33ns)   --->   "%res_FH_V_62 = select i1 %or_ln318_19, i23 %p_Result_74, i23 %res_FH_V_61" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 446 'select' 'res_FH_V_62' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %res_FH_V_62, i32 3, i32 18"   --->   Operation 447 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i4 @_ssdm_op_PartSelect.i4.i23.i32.i32, i23 %res_FH_V_62, i32 19, i32 22"   --->   Operation 448 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%mul_FH_V_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i5.i4, i1 0, i5 %res_I_V_13, i4 %tmp_44"   --->   Operation 449 'bitconcatenate' 'mul_FH_V_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln818_13 = zext i10 %mul_FH_V_17"   --->   Operation 450 'zext' 'zext_ln818_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%mul_FL_V_7 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_33, i7 64"   --->   Operation 451 'bitconcatenate' 'mul_FL_V_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (1.00ns)   --->   "%icmp_ln318_19 = icmp_ne  i13 %x_l_I_V_121, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 452 'icmp' 'icmp_ln318_19' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 453 [1/1] (1.05ns)   --->   "%icmp_ln1649_19 = icmp_ugt  i23 %x_l_FH_V_79, i23 %zext_ln818_13"   --->   Operation 453 'icmp' 'icmp_ln1649_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 454 [1/1] (1.05ns)   --->   "%icmp_ln1653_12 = icmp_eq  i23 %x_l_FH_V_79, i23 %zext_ln818_13"   --->   Operation 454 'icmp' 'icmp_ln1653_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 455 [1/1] (1.05ns)   --->   "%icmp_ln1651_7 = icmp_ult  i23 %x_l_FL_V_27, i23 %mul_FL_V_7"   --->   Operation 455 'icmp' 'icmp_ln1651_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_21)   --->   "%xor_ln1651_7 = xor i1 %icmp_ln1651_7, i1 1"   --->   Operation 456 'xor' 'xor_ln1651_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_21)   --->   "%and_ln318_18 = and i1 %icmp_ln1653_12, i1 %xor_ln1651_7" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 457 'and' 'and_ln318_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 458 [1/1] (1.05ns)   --->   "%signbit_7 = icmp_ult  i23 %x_l_FL_V_27, i23 %mul_FL_V_7"   --->   Operation 458 'icmp' 'signbit_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [1/1] (1.05ns)   --->   "%icmp_ln1650_20 = icmp_ult  i23 %x_l_FH_V_79, i23 %zext_ln818_13"   --->   Operation 459 'icmp' 'icmp_ln1650_20' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i1 %signbit_7"   --->   Operation 460 'zext' 'zext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln813_25 = sub i23 %x_l_FH_V_79, i23 %zext_ln813_7"   --->   Operation 461 'sub' 'sub_ln813_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 462 [1/1] (0.82ns)   --->   "%x_l_I_V_72 = add i13 %x_l_I_V_121, i13 8191"   --->   Operation 462 'add' 'x_l_I_V_72' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 463 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_80 = sub i23 %sub_ln813_25, i23 %zext_ln818_13"   --->   Operation 463 'sub' 'x_l_FH_V_80' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 464 [1/1] (0.92ns)   --->   "%x_l_FL_V_15 = sub i23 %x_l_FL_V_27, i23 %mul_FL_V_7"   --->   Operation 464 'sub' 'x_l_FL_V_15' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_21)   --->   "%or_ln318_20 = or i1 %icmp_ln1649_19, i1 %and_ln318_18" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 465 'or' 'or_ln318_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 466 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_21 = or i1 %or_ln318_20, i1 %icmp_ln318_19" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 466 'or' 'or_ln318_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.10>
ST_7 : Operation 467 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:44]   --->   Operation 467 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln53)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 31"   --->   Operation 468 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_123)   --->   "%and_ln331_7 = and i1 %icmp_ln1653_12, i1 %signbit_7" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 469 'and' 'and_ln331_7' <Predicate = (or_ln318_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_123)   --->   "%or_ln331_7 = or i1 %icmp_ln1650_20, i1 %and_ln331_7" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 470 'or' 'or_ln331_7' <Predicate = (or_ln318_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_123)   --->   "%x_l_I_V_122 = select i1 %or_ln331_7, i13 %x_l_I_V_72, i13 %x_l_I_V_121" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 471 'select' 'x_l_I_V_122' <Predicate = (or_ln318_21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 472 [1/1] (0.00ns)   --->   "%p_Result_75 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_62, i32 3, i1 1"   --->   Operation 472 'bitset' 'p_Result_75' <Predicate = (or_ln318_21)> <Delay = 0.00>
ST_7 : Operation 473 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_123 = select i1 %or_ln318_21, i13 %x_l_I_V_122, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 473 'select' 'x_l_I_V_123' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 474 [1/1] (0.33ns)   --->   "%x_l_FH_V_81 = select i1 %or_ln318_21, i23 %x_l_FH_V_80, i23 %x_l_FH_V_79" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 474 'select' 'x_l_FH_V_81' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 475 [1/1] (0.33ns)   --->   "%x_l_FL_V_28 = select i1 %or_ln318_21, i23 %x_l_FL_V_15, i23 %x_l_FL_V_27" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 475 'select' 'x_l_FL_V_28' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 476 [1/1] (0.33ns)   --->   "%res_FH_V_63 = select i1 %or_ln318_21, i23 %p_Result_75, i23 %res_FH_V_62" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 476 'select' 'res_FH_V_63' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %res_FH_V_63, i32 2, i32 19"   --->   Operation 477 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i3 @_ssdm_op_PartSelect.i3.i23.i32.i32, i23 %res_FH_V_63, i32 20, i32 22"   --->   Operation 478 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 479 [1/1] (0.00ns)   --->   "%mul_FH_V_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i5.i3, i1 0, i5 %res_I_V_13, i3 %tmp_45"   --->   Operation 479 'bitconcatenate' 'mul_FH_V_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln818_14 = zext i9 %mul_FH_V_18"   --->   Operation 480 'zext' 'zext_ln818_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 481 [1/1] (0.00ns)   --->   "%mul_FL_V_8 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp_35, i5 16"   --->   Operation 481 'bitconcatenate' 'mul_FL_V_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 482 [1/1] (1.00ns)   --->   "%icmp_ln318_20 = icmp_ne  i13 %x_l_I_V_123, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 482 'icmp' 'icmp_ln318_20' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 483 [1/1] (1.05ns)   --->   "%icmp_ln1649_20 = icmp_ugt  i23 %x_l_FH_V_81, i23 %zext_ln818_14"   --->   Operation 483 'icmp' 'icmp_ln1649_20' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 484 [1/1] (1.05ns)   --->   "%icmp_ln1653_13 = icmp_eq  i23 %x_l_FH_V_81, i23 %zext_ln818_14"   --->   Operation 484 'icmp' 'icmp_ln1653_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 485 [1/1] (1.05ns)   --->   "%icmp_ln1651_8 = icmp_ult  i23 %x_l_FL_V_28, i23 %mul_FL_V_8"   --->   Operation 485 'icmp' 'icmp_ln1651_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_23)   --->   "%xor_ln1651_8 = xor i1 %icmp_ln1651_8, i1 1"   --->   Operation 486 'xor' 'xor_ln1651_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_23)   --->   "%and_ln318_19 = and i1 %icmp_ln1653_13, i1 %xor_ln1651_8" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 487 'and' 'and_ln318_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 488 [1/1] (1.05ns)   --->   "%signbit_8 = icmp_ult  i23 %x_l_FL_V_28, i23 %mul_FL_V_8"   --->   Operation 488 'icmp' 'signbit_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 489 [1/1] (1.05ns)   --->   "%icmp_ln1650_21 = icmp_ult  i23 %x_l_FH_V_81, i23 %zext_ln818_14"   --->   Operation 489 'icmp' 'icmp_ln1650_21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_125)   --->   "%and_ln331_8 = and i1 %icmp_ln1653_13, i1 %signbit_8" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 490 'and' 'and_ln331_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_125)   --->   "%or_ln331_8 = or i1 %icmp_ln1650_21, i1 %and_ln331_8" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 491 'or' 'or_ln331_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i1 %signbit_8"   --->   Operation 492 'zext' 'zext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln813_28 = sub i23 %x_l_FH_V_81, i23 %zext_ln813_8"   --->   Operation 493 'sub' 'sub_ln813_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 494 [1/1] (0.82ns)   --->   "%x_l_I_V_75 = add i13 %x_l_I_V_123, i13 8191"   --->   Operation 494 'add' 'x_l_I_V_75' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_125)   --->   "%x_l_I_V_124 = select i1 %or_ln331_8, i13 %x_l_I_V_75, i13 %x_l_I_V_123" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 495 'select' 'x_l_I_V_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 496 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_82 = sub i23 %sub_ln813_28, i23 %zext_ln818_14"   --->   Operation 496 'sub' 'x_l_FH_V_82' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 497 [1/1] (0.92ns)   --->   "%x_l_FL_V_17 = sub i23 %x_l_FL_V_28, i23 %mul_FL_V_8"   --->   Operation 497 'sub' 'x_l_FL_V_17' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 498 [1/1] (0.00ns)   --->   "%p_Result_76 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_63, i32 2, i1 1"   --->   Operation 498 'bitset' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_23)   --->   "%or_ln318_22 = or i1 %icmp_ln1649_20, i1 %and_ln318_19" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 499 'or' 'or_ln318_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 500 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_23 = or i1 %or_ln318_22, i1 %icmp_ln318_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 500 'or' 'or_ln318_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 501 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_l_I_V_125 = select i1 %or_ln318_23, i13 %x_l_I_V_124, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 501 'select' 'x_l_I_V_125' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 502 [1/1] (0.33ns)   --->   "%x_l_FH_V_83 = select i1 %or_ln318_23, i23 %x_l_FH_V_82, i23 %x_l_FH_V_81" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 502 'select' 'x_l_FH_V_83' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 503 [1/1] (0.33ns)   --->   "%x_l_FL_V_29 = select i1 %or_ln318_23, i23 %x_l_FL_V_17, i23 %x_l_FL_V_28" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 503 'select' 'x_l_FL_V_29' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 504 [1/1] (0.33ns)   --->   "%res_FH_V_64 = select i1 %or_ln318_23, i23 %p_Result_76, i23 %res_FH_V_63" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 504 'select' 'res_FH_V_64' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i20 @_ssdm_op_PartSelect.i20.i23.i32.i32, i23 %res_FH_V_64, i32 1, i32 20"   --->   Operation 505 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i2 @_ssdm_op_PartSelect.i2.i23.i32.i32, i23 %res_FH_V_64, i32 21, i32 22"   --->   Operation 506 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%mul_FH_V_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i5.i2, i1 0, i5 %res_I_V_13, i2 %tmp_46"   --->   Operation 507 'bitconcatenate' 'mul_FH_V_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln818_15 = zext i8 %mul_FH_V_19"   --->   Operation 508 'zext' 'zext_ln818_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 509 [1/1] (0.00ns)   --->   "%mul_FL_V_9 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i20.i3, i20 %tmp_37, i3 4"   --->   Operation 509 'bitconcatenate' 'mul_FL_V_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 510 [1/1] (1.00ns)   --->   "%icmp_ln318_21 = icmp_ne  i13 %x_l_I_V_125, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 510 'icmp' 'icmp_ln318_21' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [1/1] (1.05ns)   --->   "%icmp_ln1649_21 = icmp_ugt  i23 %x_l_FH_V_83, i23 %zext_ln818_15"   --->   Operation 511 'icmp' 'icmp_ln1649_21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 512 [1/1] (1.05ns)   --->   "%icmp_ln1653_14 = icmp_eq  i23 %x_l_FH_V_83, i23 %zext_ln818_15"   --->   Operation 512 'icmp' 'icmp_ln1653_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 513 [1/1] (1.05ns)   --->   "%icmp_ln1651_9 = icmp_ult  i23 %x_l_FL_V_29, i23 %mul_FL_V_9"   --->   Operation 513 'icmp' 'icmp_ln1651_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_25)   --->   "%xor_ln1651_9 = xor i1 %icmp_ln1651_9, i1 1"   --->   Operation 514 'xor' 'xor_ln1651_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_25)   --->   "%and_ln318_20 = and i1 %icmp_ln1653_14, i1 %xor_ln1651_9" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 515 'and' 'and_ln318_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 516 [1/1] (1.05ns)   --->   "%signbit_9 = icmp_ult  i23 %x_l_FL_V_29, i23 %mul_FL_V_9"   --->   Operation 516 'icmp' 'signbit_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 517 [1/1] (1.05ns)   --->   "%icmp_ln1650_22 = icmp_ult  i23 %x_l_FH_V_83, i23 %zext_ln818_15"   --->   Operation 517 'icmp' 'icmp_ln1650_22' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln353)   --->   "%and_ln331_9 = and i1 %icmp_ln1653_14, i1 %signbit_9" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 518 'and' 'and_ln331_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln353)   --->   "%or_ln331_9 = or i1 %icmp_ln1650_22, i1 %and_ln331_9" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 519 'or' 'or_ln331_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i1 %signbit_9"   --->   Operation 520 'zext' 'zext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln813_31 = sub i23 %x_l_FH_V_83, i23 %zext_ln813_9"   --->   Operation 521 'sub' 'sub_ln813_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 522 [1/1] (0.82ns)   --->   "%x_l_I_V_78 = add i13 %x_l_I_V_125, i13 8191"   --->   Operation 522 'add' 'x_l_I_V_78' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln353)   --->   "%x_l_I_V_126 = select i1 %or_ln331_9, i13 %x_l_I_V_78, i13 %x_l_I_V_125" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 523 'select' 'x_l_I_V_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 524 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_84 = sub i23 %sub_ln813_31, i23 %zext_ln818_15"   --->   Operation 524 'sub' 'x_l_FH_V_84' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 525 [1/1] (0.92ns)   --->   "%x_l_FL_V_19 = sub i23 %x_l_FL_V_29, i23 %mul_FL_V_9"   --->   Operation 525 'sub' 'x_l_FL_V_19' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%p_Result_77 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_64, i32 1, i1 1"   --->   Operation 526 'bitset' 'p_Result_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (1.00ns) (out node of the LUT)   --->   "%icmp_ln353 = icmp_ne  i13 %x_l_I_V_126, i13 0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:353]   --->   Operation 527 'icmp' 'icmp_ln353' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_25)   --->   "%or_ln318_24 = or i1 %icmp_ln1649_21, i1 %and_ln318_20" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 528 'or' 'or_ln318_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 529 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_25 = or i1 %or_ln318_24, i1 %icmp_ln318_21" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 529 'or' 'or_ln318_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_27)   --->   "%and_ln318_22 = and i1 %or_ln318_25, i1 %icmp_ln353" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 530 'and' 'and_ln318_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 531 [1/1] (0.33ns)   --->   "%x_l_FH_V_85 = select i1 %or_ln318_25, i23 %x_l_FH_V_84, i23 %x_l_FH_V_83" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 531 'select' 'x_l_FH_V_85' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1651_10)   --->   "%x_l_FL_V_20 = select i1 %or_ln318_25, i23 %x_l_FL_V_19, i23 %x_l_FL_V_29" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 532 'select' 'x_l_FL_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 533 [1/1] (0.33ns)   --->   "%res_FH_V_65 = select i1 %or_ln318_25, i23 %p_Result_77, i23 %res_FH_V_64" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 533 'select' 'res_FH_V_65' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1651_10)   --->   "%trunc_ln58_4 = trunc i23 %res_FH_V_65"   --->   Operation 534 'trunc' 'trunc_ln58_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1651_10)   --->   "%mul_FL_V_10 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %trunc_ln58_4, i1 1"   --->   Operation 535 'bitconcatenate' 'mul_FL_V_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %res_FH_V_65, i32 22"   --->   Operation 536 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%mul_FH_V_20 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %res_I_V_13, i1 %tmp_60"   --->   Operation 537 'bitconcatenate' 'mul_FH_V_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln818_16 = zext i7 %mul_FH_V_20"   --->   Operation 538 'zext' 'zext_ln818_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 539 [1/1] (1.05ns)   --->   "%icmp_ln1649_22 = icmp_ugt  i23 %x_l_FH_V_85, i23 %zext_ln818_16"   --->   Operation 539 'icmp' 'icmp_ln1649_22' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 540 [1/1] (1.05ns)   --->   "%icmp_ln1653_15 = icmp_eq  i23 %x_l_FH_V_85, i23 %zext_ln818_16"   --->   Operation 540 'icmp' 'icmp_ln1653_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 541 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln1651_10 = icmp_ult  i23 %x_l_FL_V_20, i23 %mul_FL_V_10"   --->   Operation 541 'icmp' 'icmp_ln1651_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_27)   --->   "%xor_ln1651_10 = xor i1 %icmp_ln1651_10, i1 1"   --->   Operation 542 'xor' 'xor_ln1651_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_27)   --->   "%and_ln318_21 = and i1 %icmp_ln1653_15, i1 %xor_ln1651_10" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 543 'and' 'and_ln318_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node res_FH_V_43)   --->   "%p_Result_78 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_65, i32 0, i1 1"   --->   Operation 544 'bitset' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_27)   --->   "%or_ln318_26 = or i1 %icmp_ln1649_22, i1 %and_ln318_21" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 545 'or' 'or_ln318_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 546 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_27 = or i1 %or_ln318_26, i1 %and_ln318_22" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 546 'or' 'or_ln318_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 547 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_FH_V_43 = select i1 %or_ln318_27, i23 %p_Result_78, i23 %res_FH_V_65" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 547 'select' 'res_FH_V_43' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i23 %res_FH_V_43"   --->   Operation 548 'zext' 'zext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 549 [1/1] (0.92ns)   --->   "%res_FH_l_V = add i24 %zext_ln813_10, i24 1"   --->   Operation 549 'add' 'res_FH_l_V' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 550 [1/1] (0.92ns)   --->   "%res_FH_V_66 = add i23 %res_FH_V_43, i23 1"   --->   Operation 550 'add' 'res_FH_V_66' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node select_ln53)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %res_FH_l_V, i32 23"   --->   Operation 551 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 552 [1/1] (0.78ns)   --->   "%res_I_V_8 = add i5 %res_I_V_13, i5 1"   --->   Operation 552 'add' 'res_I_V_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node select_ln53)   --->   "%res_I_V_14 = select i1 %p_Result_45, i5 %res_I_V_8, i5 %res_I_V_13" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:363]   --->   Operation 553 'select' 'res_I_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln53)   --->   "%tmp_47 = partselect i22 @_ssdm_op_PartSelect.i22.i23.i32.i32, i23 %res_FH_V_66, i32 1, i32 22" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:371]   --->   Operation 554 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln53)   --->   "%trunc_ln5 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i5.i22, i5 %res_I_V_14, i22 %tmp_47" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:371]   --->   Operation 555 'bitconcatenate' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 556 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln53 = select i1 %p_Result_s, i27 0, i27 %trunc_ln5"   --->   Operation 556 'select' 'select_ln53' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 557 [1/1] (0.00ns)   --->   "%ret_ln372 = ret i27 %select_ln53" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:372]   --->   Operation 557 'ret' 'ret_ln372' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.22ns
The critical path consists of the following:
	wire read operation ('x_read') on port 'x' [3]  (0 ns)
	'icmp' operation ('icmp_ln443') [11]  (0.446 ns)
	'select' operation ('res_I.V') [15]  (0.414 ns)
	'icmp' operation ('icmp_ln443_1') [20]  (0.721 ns)
	'select' operation ('res_I.V') [25]  (0.414 ns)
	'icmp' operation ('icmp_ln443_2') [30]  (0.753 ns)
	'select' operation ('res_I.V') [35]  (0.414 ns)
	'icmp' operation ('icmp_ln443_3') [40]  (0.785 ns)
	'select' operation ('res_I.V') [45]  (0.414 ns)
	'icmp' operation ('icmp_ln443_4') [49]  (0.817 ns)
	'select' operation ('res_I.V') [54]  (0.414 ns)
	'icmp' operation ('icmp_ln1649') [57]  (1.01 ns)
	'or' operation ('or_ln318_1', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [68]  (0.287 ns)
	'select' operation ('__Val2__', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [70]  (0.332 ns)

 <State 2>: 7.14ns
The critical path consists of the following:
	'select' operation ('x_l_I.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [69]  (0.303 ns)
	'add' operation ('x_l_I.V') [84]  (0.82 ns)
	'select' operation ('x_l_I.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331) [85]  (0 ns)
	'sub' operation ('x_l_I.V') [87]  (0.82 ns)
	'select' operation ('x_l_I.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [90]  (0.303 ns)
	'add' operation ('x_l_I.V') [105]  (0.82 ns)
	'select' operation ('x_l_I.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331) [106]  (0 ns)
	'sub' operation ('x_l_I.V') [108]  (0.82 ns)
	'select' operation ('x_l_I.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [111]  (0.303 ns)
	'add' operation ('x_l_I.V') [126]  (0.82 ns)
	'select' operation ('x_l_I.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331) [127]  (0 ns)
	'sub' operation ('x_l_I.V') [129]  (0.82 ns)
	'select' operation ('x_l_I.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [132]  (0.303 ns)
	'icmp' operation ('icmp_ln1649_4') [141]  (1.01 ns)

 <State 3>: 7.15ns
The critical path consists of the following:
	'select' operation ('x_l_I.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331) [148]  (0 ns)
	'sub' operation ('x_l_I.V') [150]  (0.82 ns)
	'select' operation ('x_l_I.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [153]  (0.303 ns)
	'icmp' operation ('icmp_ln1649_5') [158]  (1.01 ns)
	'and' operation ('and_ln318_5', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [160]  (0.287 ns)
	'select' operation ('res_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [167]  (0.332 ns)
	'icmp' operation ('icmp_ln318_6', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [171]  (1.05 ns)
	'and' operation ('and_ln318_6', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [172]  (0.287 ns)
	'select' operation ('res_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [179]  (0.332 ns)
	'icmp' operation ('icmp_ln318_7', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [184]  (1.05 ns)
	'and' operation ('and_ln318_7', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [185]  (0.287 ns)
	'select' operation ('x_l_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [191]  (0.332 ns)
	'icmp' operation ('icmp_ln318_8', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [197]  (1.05 ns)

 <State 4>: 7.15ns
The critical path consists of the following:
	'add' operation ('x_l_I.V') [199]  (0.82 ns)
	'select' operation ('x_l_I.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:331) [200]  (0 ns)
	'select' operation ('x_l_I.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [203]  (0.303 ns)
	'icmp' operation ('icmp_ln1649_9') [209]  (1.01 ns)
	'and' operation ('and_ln318_9', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [211]  (0.287 ns)
	'select' operation ('x_l_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [217]  (0.332 ns)
	'icmp' operation ('icmp_ln318_10', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [223]  (1.05 ns)
	'and' operation ('and_ln318_10', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [224]  (0.287 ns)
	'select' operation ('x_l_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [230]  (0.332 ns)
	'icmp' operation ('icmp_ln1649_11') [236]  (1.05 ns)
	'or' operation ('or_ln318', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [237]  (0.287 ns)
	'select' operation ('x_l_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [244]  (0.332 ns)
	'icmp' operation ('icmp_ln1649_12') [253]  (1.05 ns)

 <State 5>: 7.11ns
The critical path consists of the following:
	'sub' operation ('x_l_FL.V') [267]  (0.924 ns)
	'select' operation ('x_l_FL.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [273]  (0.332 ns)
	'icmp' operation ('signbit') [286]  (1.05 ns)
	'sub' operation ('sub_ln813_7') [291]  (0 ns)
	'sub' operation ('x_l_FH.V') [294]  (0.706 ns)
	'select' operation ('x_l_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [300]  (0.332 ns)
	'icmp' operation ('icmp_ln1649_14') [309]  (1.05 ns)
	'or' operation ('or_ln318_10', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [325]  (0 ns)
	'or' operation ('or_ln318_11', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [326]  (0.287 ns)
	'select' operation ('x_l_FL.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [329]  (0.332 ns)
	'icmp' operation ('signbit') [342]  (1.05 ns)
	'sub' operation ('sub_ln813_13') [347]  (0 ns)
	'sub' operation ('x_l_FH.V') [350]  (0.706 ns)
	'select' operation ('x_l_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [356]  (0.332 ns)

 <State 6>: 7.19ns
The critical path consists of the following:
	'icmp' operation ('signbit') [370]  (1.05 ns)
	'sub' operation ('sub_ln813_16') [375]  (0 ns)
	'sub' operation ('x_l_FH.V') [378]  (0.706 ns)
	'select' operation ('x_l_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [384]  (0.332 ns)
	'icmp' operation ('icmp_ln1653_10') [394]  (1.05 ns)
	'and' operation ('and_ln318_16', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [397]  (0 ns)
	'or' operation ('or_ln318_16', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [409]  (0 ns)
	'or' operation ('or_ln318_17', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [410]  (0.287 ns)
	'select' operation ('x_l_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [412]  (0.332 ns)
	'icmp' operation ('icmp_ln1649_18') [421]  (1.05 ns)
	'or' operation ('or_ln318_18', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [437]  (0 ns)
	'or' operation ('or_ln318_19', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [438]  (0.287 ns)
	'select' operation ('x_l_FL.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [441]  (0.332 ns)
	'icmp' operation ('signbit') [454]  (1.05 ns)
	'sub' operation ('sub_ln813_25') [459]  (0 ns)
	'sub' operation ('x_l_FH.V') [462]  (0.706 ns)

 <State 7>: 7.1ns
The critical path consists of the following:
	'select' operation ('res_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [470]  (0.332 ns)
	'icmp' operation ('signbit') [482]  (1.05 ns)
	'sub' operation ('sub_ln813_28') [487]  (0 ns)
	'sub' operation ('x_l_FH.V') [490]  (0.706 ns)
	'select' operation ('x_l_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [496]  (0.332 ns)
	'icmp' operation ('icmp_ln1649_21') [505]  (1.05 ns)
	'or' operation ('or_ln318_24', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [522]  (0 ns)
	'or' operation ('or_ln318_25', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [523]  (0.287 ns)
	'select' operation ('x_l_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [525]  (0.332 ns)
	'icmp' operation ('icmp_ln1649_22') [533]  (1.05 ns)
	'or' operation ('or_ln318_26', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [539]  (0 ns)
	'or' operation ('or_ln318_27', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [540]  (0.287 ns)
	'select' operation ('res_FH.V', E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [541]  (0.332 ns)
	'add' operation ('res_FH.V') [544]  (0.924 ns)
	'select' operation ('select_ln53') [550]  (0.414 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
