// Seed: 2006172631
module module_0 (
    input tri id_0,
    output tri id_1,
    output tri0 id_2,
    output supply1 id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input supply0 id_2,
    output tri id_3,
    output wand id_4,
    output wire id_5
);
  final #1 id_1 <= -1;
  parameter id_7 = -1'd0, id_8 = id_7, id_9 = 1, id_10 = id_10, id_11 = id_11;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_3
  );
endmodule
module module_2 (
    input  tri0  id_0,
    input  wor   id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  tri   id_4,
    input  uwire id_5
);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
  supply0 id_7;
  localparam id_8 = -1;
  assign id_7 = -1;
  logic id_9;
  ;
  wire  id_10;
  logic id_11 = -1'b0;
  parameter id_12 = 1;
endmodule
