read_verilog ../top_negative_edge_ff.v
proc
write_firrtl firrtl.firrtl
