 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Oct 22 17:33:12 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)       0.00       0.00 r
  U_ALU/ALU_OUT_reg[8]/Q (DFFRQX2M)        0.48       0.48 f
  U_ALU/U118/Y (NAND2X2M)                  0.07       0.55 r
  U_ALU/U117/Y (OAI211X2M)                 0.07       0.61 f
  U_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)        0.00       0.61 f
  data arrival time                                   0.61

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: U_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  U_ALU/ALU_OUT_reg[1]/Q (DFFRQX2M)        0.38       0.38 r
  U_ALU/U73/Y (AO22X1M)                    0.14       0.52 r
  U_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)        0.00       0.52 r
  data arrival time                                   0.52

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: U_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  U_ALU/ALU_OUT_reg[0]/Q (DFFRQX2M)        0.38       0.38 r
  U_ALU/U68/Y (AO22X1M)                    0.14       0.52 r
  U_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)        0.00       0.52 r
  data arrival time                                   0.52

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: U_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)       0.00       0.00 r
  U_ALU/ALU_OUT_reg[7]/Q (DFFRQX2M)        0.38       0.38 r
  U_ALU/U113/Y (AO21XLM)                   0.16       0.54 r
  U_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: U_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)       0.00       0.00 r
  U_ALU/ALU_OUT_reg[6]/Q (DFFRQX2M)        0.38       0.38 r
  U_ALU/U125/Y (AO21XLM)                   0.16       0.54 r
  U_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: U_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)       0.00       0.00 r
  U_ALU/ALU_OUT_reg[5]/Q (DFFRQX2M)        0.38       0.38 r
  U_ALU/U109/Y (AO21XLM)                   0.16       0.54 r
  U_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: U_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)       0.00       0.00 r
  U_ALU/ALU_OUT_reg[4]/Q (DFFRQX2M)        0.38       0.38 r
  U_ALU/U94/Y (AO21XLM)                    0.16       0.54 r
  U_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: U_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  U_ALU/ALU_OUT_reg[3]/Q (DFFRQX2M)        0.38       0.38 r
  U_ALU/U83/Y (AO21XLM)                    0.16       0.54 r
  U_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: U_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  U_ALU/ALU_OUT_reg[2]/Q (DFFRQX2M)        0.38       0.38 r
  U_ALU/U78/Y (AO21XLM)                    0.16       0.54 r
  U_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: U_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)      0.00       0.00 r
  U_ALU/ALU_OUT_reg[15]/Q (DFFRQX2M)       0.37       0.37 r
  U_ALU/U91/Y (AOI221XLM)                  0.14       0.51 f
  U_ALU/U90/Y (INVX2M)                     0.06       0.57 r
  U_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)       0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)      0.00       0.00 r
  U_ALU/ALU_OUT_reg[14]/Q (DFFRQX2M)       0.37       0.37 r
  U_ALU/U89/Y (AOI221XLM)                  0.14       0.51 f
  U_ALU/U88/Y (INVX2M)                     0.06       0.57 r
  U_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)       0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)      0.00       0.00 r
  U_ALU/ALU_OUT_reg[13]/Q (DFFRQX2M)       0.37       0.37 r
  U_ALU/U103/Y (AOI221XLM)                 0.14       0.51 f
  U_ALU/U102/Y (INVX2M)                    0.06       0.57 r
  U_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)       0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)      0.00       0.00 r
  U_ALU/ALU_OUT_reg[12]/Q (DFFRQX2M)       0.37       0.37 r
  U_ALU/U105/Y (AOI221XLM)                 0.14       0.51 f
  U_ALU/U104/Y (INVX2M)                    0.06       0.57 r
  U_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)       0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)      0.00       0.00 r
  U_ALU/ALU_OUT_reg[11]/Q (DFFRQX2M)       0.37       0.37 r
  U_ALU/U101/Y (AOI221XLM)                 0.14       0.51 f
  U_ALU/U100/Y (INVX2M)                    0.06       0.57 r
  U_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)       0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)      0.00       0.00 r
  U_ALU/ALU_OUT_reg[10]/Q (DFFRQX2M)       0.37       0.37 r
  U_ALU/U99/Y (AOI221XLM)                  0.14       0.51 f
  U_ALU/U98/Y (INVX2M)                     0.06       0.57 r
  U_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)       0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)       0.00       0.00 r
  U_ALU/ALU_OUT_reg[9]/Q (DFFRQX2M)        0.37       0.37 r
  U_ALU/U108/Y (AOI221XLM)                 0.14       0.51 f
  U_ALU/U107/Y (INVX2M)                    0.06       0.57 r
  U_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)        0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)            0.48       0.48 r
  U_SYS_CTRL/U46/Y (INVX2M)                               0.13       0.60 f
  U_SYS_CTRL/U17/Y (NAND2X2M)                             0.13       0.73 r
  U_SYS_CTRL/U13/Y (NAND2X2M)                             0.07       0.80 f
  U_SYS_CTRL/U20/Y (OR2X2M)                               0.16       0.96 f
  U_SYS_CTRL/ALU_EN (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       0.96 f
  U_ALU/EN (ALU_Operand_Width8_Output_Width16)            0.00       0.96 f
  U_ALU/U3/Y (AND2X2M)                                    0.17       1.13 f
  U_ALU/OUT_VALID_reg/D (DFFRQX2M)                        0.00       1.13 f
  data arrival time                                                  1.13

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/OUT_VALID_reg/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sample1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_Data_Sampling/rx_in (Data_Sampling)         0.00      54.28 f
  U_UART_RX/U_Data_Sampling/U37/Y (CLKINVX1M)             0.08      54.36 r
  U_UART_RX/U_Data_Sampling/U35/Y (MXI2X1M)               0.08      54.45 f
  U_UART_RX/U_Data_Sampling/sample1_reg/D (DFFRX1M)       0.00      54.45 f
  data arrival time                                                 54.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Data_Sampling/sample1_reg/CK (DFFRX1M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                       54.36


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sample2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_Data_Sampling/rx_in (Data_Sampling)         0.00      54.28 f
  U_UART_RX/U_Data_Sampling/U37/Y (CLKINVX1M)             0.08      54.36 r
  U_UART_RX/U_Data_Sampling/U33/Y (MXI2X1M)               0.08      54.45 f
  U_UART_RX/U_Data_Sampling/sample2_reg/D (DFFRX1M)       0.00      54.45 f
  data arrival time                                                 54.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Data_Sampling/sample2_reg/CK (DFFRX1M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                       54.36


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sample3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.28 f
  U_UART_RX/U_Data_Sampling/rx_in (Data_Sampling)         0.00      54.28 f
  U_UART_RX/U_Data_Sampling/U31/Y (CLKMX2X2M)             0.19      54.47 f
  U_UART_RX/U_Data_Sampling/sample3_reg/D (DFFRQX1M)      0.00      54.47 f
  data arrival time                                                 54.47

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Data_Sampling/sample3_reg/CK (DFFRQX1M)     0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -54.47
  --------------------------------------------------------------------------
  slack (MET)                                                       54.37


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.29 r
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.29 r
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.29 r
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.17      54.46 r
  U_UART_RX/U_FSM/U26/Y (NAND4X1M)                        0.13      54.59 f
  U_UART_RX/U_FSM/current_state_reg[0]/D (DFFRX1M)        0.00      54.59 f
  data arrival time                                                 54.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_FSM/current_state_reg[0]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                -54.59
  --------------------------------------------------------------------------
  slack (MET)                                                       54.52


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.29 r
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.29 r
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.29 r
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.17      54.46 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.13      54.59 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/U15/Y (AOI21X2M)           0.15      54.74 r
  U_UART_RX/U_Edge_Bit_Counter/U13/Y (OAI21X2M)           0.07      54.81 f
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]/D (DFFRX1M)
                                                          0.00      54.81 f
  data arrival time                                                 54.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.81
  --------------------------------------------------------------------------
  slack (MET)                                                       54.72


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.29 r
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.29 r
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.29 r
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.17      54.46 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.13      54.59 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.71 r
  U_UART_RX/U_Edge_Bit_Counter/U23/Y (OAI32X1M)           0.09      54.80 f
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]/D (DFFRX1M)
                                                          0.00      54.80 f
  data arrival time                                                 54.80

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.80
  --------------------------------------------------------------------------
  slack (MET)                                                       54.72


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.29 r
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.29 r
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.29 r
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.17      54.46 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.13      54.59 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/U9/Y (AOI21X2M)            0.20      54.79 r
  U_UART_RX/U_Edge_Bit_Counter/U22/Y (OAI2BB2X1M)         0.09      54.87 f
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]/D (DFFRX1M)
                                                          0.00      54.87 f
  data arrival time                                                 54.87

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.87
  --------------------------------------------------------------------------
  slack (MET)                                                       54.79


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.29 r
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.29 r
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.29 r
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.17      54.46 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.13      54.59 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.71 r
  U_UART_RX/U_Edge_Bit_Counter/U12/Y (OAI21X2M)           0.10      54.82 f
  U_UART_RX/U_Edge_Bit_Counter/U18/Y (AOI32X1M)           0.10      54.91 r
  U_UART_RX/U_Edge_Bit_Counter/U17/Y (INVX2M)             0.04      54.96 f
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]/D (DFFRX1M)
                                                          0.00      54.96 f
  data arrival time                                                 54.96

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.96
  --------------------------------------------------------------------------
  slack (MET)                                                       54.87


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.29 r
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.29 r
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.29 r
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.17      54.46 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.13      54.59 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.71 r
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.12      54.84 f
  U_UART_RX/U_Edge_Bit_Counter/U25/Y (CLKNAND2X2M)        0.08      54.92 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]/D (DFFSQX2M)
                                                          0.00      54.92 r
  data arrival time                                                 54.92

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                -54.92
  --------------------------------------------------------------------------
  slack (MET)                                                       54.87


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.29 r
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.29 r
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.29 r
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.17      54.46 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.13      54.59 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.71 r
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.12      54.84 f
  U_UART_RX/U_Edge_Bit_Counter/U25/Y (CLKNAND2X2M)        0.08      54.92 r
  U_UART_RX/U_Edge_Bit_Counter/U26/Y (CLKINVX1M)          0.07      54.99 f
  U_UART_RX/U_Edge_Bit_Counter/U16/S (ADDHX1M)            0.13      55.11 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/D (DFFRQX1M)
                                                          0.00      55.11 f
  data arrival time                                                 55.11

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -55.11
  --------------------------------------------------------------------------
  slack (MET)                                                       55.01


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.29 r
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.29 r
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.29 r
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.17      54.46 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.13      54.59 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.71 r
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.12      54.84 f
  U_UART_RX/U_Edge_Bit_Counter/U4/Y (AND2X2M)             0.19      55.02 f
  U_UART_RX/U_Edge_Bit_Counter/U19/S (ADDHX1M)            0.17      55.19 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00      55.19 f
  data arrival time                                                 55.19

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -55.19
  --------------------------------------------------------------------------
  slack (MET)                                                       55.09


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.29 r
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.29 r
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.29 r
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.17      54.46 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.13      54.59 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.71 r
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.12      54.84 f
  U_UART_RX/U_Edge_Bit_Counter/U5/Y (AND2X2M)             0.19      55.02 f
  U_UART_RX/U_Edge_Bit_Counter/U20/S (ADDHX1M)            0.17      55.19 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00      55.19 f
  data arrival time                                                 55.19

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -55.19
  --------------------------------------------------------------------------
  slack (MET)                                                       55.09


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.29 r
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.29 r
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.29 r
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.17      54.46 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.13      54.59 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.71 r
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.12      54.84 f
  U_UART_RX/U_Edge_Bit_Counter/U6/Y (AND2X2M)             0.19      55.02 f
  U_UART_RX/U_Edge_Bit_Counter/U21/S (ADDHX1M)            0.17      55.19 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/D (DFFRQX1M)
                                                          0.00      55.19 f
  data arrival time                                                 55.19

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -55.19
  --------------------------------------------------------------------------
  slack (MET)                                                       55.09


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.29 r
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.29 r
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.29 r
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.17      54.46 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.13      54.59 f
  U_UART_RX/U_FSM/edge_bit_cnt_en (RX_FSM)                0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/edge_bit_cnt_en (Edge_Bit_Counter)
                                                          0.00      54.59 f
  U_UART_RX/U_Edge_Bit_Counter/U10/Y (INVX2M)             0.13      54.71 r
  U_UART_RX/U_Edge_Bit_Counter/U11/Y (NOR2X2M)            0.12      54.84 f
  U_UART_RX/U_Edge_Bit_Counter/U7/Y (AND2X2M)             0.16      55.00 f
  U_UART_RX/U_Edge_Bit_Counter/U27/Y (CLKXOR2X2M)         0.20      55.20 f
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[5]/D (DFFRQX1M)
                                                          0.00      55.20 f
  data arrival time                                                 55.20

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -55.20
  --------------------------------------------------------------------------
  slack (MET)                                                       55.10


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.29 r
  U_UART_RX/RX_IN (UART_RX_Data_Width8)                   0.00      54.29 r
  U_UART_RX/U_FSM/rx_in (RX_FSM)                          0.00      54.29 r
  U_UART_RX/U_FSM/U53/Y (OR4X1M)                          0.17      54.46 r
  U_UART_RX/U_FSM/U4/Y (OAI211X2M)                        0.13      54.59 f
  U_UART_RX/U_FSM/U3/Y (BUFX2M)                           0.16      54.75 f
  U_UART_RX/U_FSM/data_samp_en (RX_FSM)                   0.00      54.75 f
  U_UART_RX/U_Data_Sampling/data_samp_en (Data_Sampling)
                                                          0.00      54.75 f
  U_UART_RX/U_Data_Sampling/U56/Y (CLKNAND2X2M)           0.06      54.81 r
  U_UART_RX/U_Data_Sampling/U48/Y (NAND2BX1M)             0.13      54.94 r
  U_UART_RX/U_Data_Sampling/U39/Y (NAND3BX1M)             0.15      55.08 r
  U_UART_RX/U_Data_Sampling/U38/Y (CLKMX2X2M)             0.19      55.28 f
  U_UART_RX/U_Data_Sampling/sampled_bit_reg/D (DFFRQX1M)
                                                          0.00      55.28 f
  data arrival time                                                 55.28

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Data_Sampling/sampled_bit_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -55.28
  --------------------------------------------------------------------------
  slack (MET)                                                       55.18


  Startpoint: U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[3]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U_ASYNC_FIFO/U_FIFO_WR/U7/Y (XNOR2X2M)                  0.05       0.45 f
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[3]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: RST_SYNC_1/sync_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: RST_SYNC_1/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_1/sync_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  RST_SYNC_1/sync_reg_reg[0]/Q (DFFRQX2M)                 0.46       0.46 f
  RST_SYNC_1/sync_reg_reg[1]/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_1/sync_reg_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_ASYNC_FIFO/sync_r2w/sync_flop1_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/sync_r2w/sync_flop2_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_r2w/sync_flop1_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/sync_r2w/sync_flop1_reg[1]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U_ASYNC_FIFO/sync_r2w/sync_flop2_reg[1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/sync_r2w/sync_flop2_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_ASYNC_FIFO/sync_r2w/sync_flop1_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/sync_r2w/sync_flop2_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_r2w/sync_flop1_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/sync_r2w/sync_flop1_reg[0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U_ASYNC_FIFO/sync_r2w/sync_flop2_reg[0]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/sync_r2w/sync_flop2_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_ASYNC_FIFO/sync_r2w/sync_flop1_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/sync_r2w/sync_flop2_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_r2w/sync_flop1_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/sync_r2w/sync_flop1_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U_ASYNC_FIFO/sync_r2w/sync_flop2_reg[3]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/sync_r2w/sync_flop2_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_ASYNC_FIFO/sync_r2w/sync_flop1_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/sync_r2w/sync_flop2_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_r2w/sync_flop1_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/sync_r2w/sync_flop1_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U_ASYNC_FIFO/sync_r2w/sync_flop2_reg[2]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/sync_r2w/sync_flop2_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_DATA_SYNC/MultiFF_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_DATA_SYNC/MultiFF_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DATA_SYNC/MultiFF_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U_DATA_SYNC/MultiFF_reg[0]/Q (DFFRQX2M)                 0.46       0.46 f
  U_DATA_SYNC/MultiFF_reg[1]/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_DATA_SYNC/MultiFF_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_DATA_SYNC/MultiFF_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_DATA_SYNC/enable_ff1_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DATA_SYNC/MultiFF_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U_DATA_SYNC/MultiFF_reg[1]/Q (DFFRQX2M)                 0.48       0.48 f
  U_DATA_SYNC/enable_ff1_reg/D (DFFRQX2M)                 0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_DATA_SYNC/enable_ff1_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U_FIFO_WR/wptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[3]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U_ASYNC_FIFO/U_FIFO_WR/wptr_reg[3]/D (DFFRQX2M)         0.00       0.49 f
  data arrival time                                                  0.49

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U_FIFO_WR/wptr_reg[3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U_ASYNC_FIFO/U_FIFO_WR/U6/Y (XNOR2X2M)                  0.06       0.53 f
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[2]/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.49       0.49 r
  U_ASYNC_FIFO/U_FIFO_WR/U9/Y (XNOR2X2M)                  0.07       0.55 f
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[0]/D (DFFRQX2M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U_FIFO_WR/wptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U_FIFO_WR/wptr_non_gray_reg[1]/Q (DFFRQX2M)
                                                          0.52       0.52 r
  U_ASYNC_FIFO/U_FIFO_WR/U17/Y (XNOR2X2M)                 0.07       0.59 f
  U_ASYNC_FIFO/U_FIFO_WR/wptr_reg[0]/D (DFFRQX2M)         0.00       0.59 f
  data arrival time                                                  0.59

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U_FIFO_WR/wptr_reg[0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_CLK_GATE/U0_TLATNCAX4M
            (gating element for clock REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.41       0.41 r
  U_SYS_CTRL/U45/Y (NOR2BX2M)                             0.09       0.50 f
  U_SYS_CTRL/U16/Y (NAND3X2M)                             0.12       0.62 r
  U_SYS_CTRL/U14/Y (NAND2X2M)                             0.08       0.70 f
  U_SYS_CTRL/CLK_Gate_EN (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                                          0.00       0.70 f
  U_CLK_GATE/CLK_EN (CLK_GATE)                            0.00       0.70 f
  U_CLK_GATE/U0_TLATNCAX4M/E (TLATNCAX4M)                 0.00       0.70 f
  data arrival time                                                  0.70

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_GATE/U0_TLATNCAX4M/CK (TLATNCAX4M)                0.00       0.10 r
  clock gating hold time                                  0.07       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U_SYS_CTRL/Hold_Func_ALU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/Hold_Func_ALU_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/Hold_Func_ALU_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/Hold_Func_ALU_reg[1]/Q (DFFRQX2M)            0.47       0.47 f
  U_SYS_CTRL/U83/Y (INVX2M)                               0.06       0.53 r
  U_SYS_CTRL/U36/Y (OAI22X1M)                             0.08       0.61 f
  U_SYS_CTRL/Hold_Func_ALU_reg[1]/D (DFFRQX2M)            0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/Hold_Func_ALU_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U_SYS_CTRL/Hold_Func_ALU_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/Hold_Func_ALU_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/Hold_Func_ALU_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/Hold_Func_ALU_reg[0]/Q (DFFRQX2M)            0.47       0.47 f
  U_SYS_CTRL/U86/Y (INVX2M)                               0.06       0.53 r
  U_SYS_CTRL/U35/Y (OAI22X1M)                             0.08       0.61 f
  U_SYS_CTRL/Hold_Func_ALU_reg[0]/D (DFFRQX2M)            0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/Hold_Func_ALU_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U_SYS_CTRL/RegFile_Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/RegFile_Address_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/RegFile_Address_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  U_SYS_CTRL/RegFile_Address_reg[0]/Q (DFFRQX2M)          0.47       0.47 f
  U_SYS_CTRL/U87/Y (INVX2M)                               0.06       0.53 r
  U_SYS_CTRL/U39/Y (OAI22X1M)                             0.08       0.61 f
  U_SYS_CTRL/RegFile_Address_reg[0]/D (DFFRQX2M)          0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/RegFile_Address_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U_SYS_CTRL/Hold_Func_ALU_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/Hold_Func_ALU_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/Hold_Func_ALU_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/Hold_Func_ALU_reg[3]/Q (DFFRQX2M)            0.47       0.47 f
  U_SYS_CTRL/U85/Y (INVX2M)                               0.06       0.53 r
  U_SYS_CTRL/U38/Y (OAI22X1M)                             0.08       0.61 f
  U_SYS_CTRL/Hold_Func_ALU_reg[3]/D (DFFRQX2M)            0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/Hold_Func_ALU_reg[3]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U_SYS_CTRL/Hold_Func_ALU_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/Hold_Func_ALU_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/Hold_Func_ALU_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/Hold_Func_ALU_reg[2]/Q (DFFRQX2M)            0.47       0.47 f
  U_SYS_CTRL/U84/Y (INVX2M)                               0.06       0.53 r
  U_SYS_CTRL/U37/Y (OAI22X1M)                             0.08       0.61 f
  U_SYS_CTRL/Hold_Func_ALU_reg[2]/D (DFFRQX2M)            0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/Hold_Func_ALU_reg[2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U_SYS_CTRL/RegFile_Address_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/RegFile_Address_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/RegFile_Address_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  U_SYS_CTRL/RegFile_Address_reg[2]/Q (DFFRQX2M)          0.47       0.47 f
  U_SYS_CTRL/U110/Y (INVX2M)                              0.07       0.54 r
  U_SYS_CTRL/U41/Y (OAI22X1M)                             0.08       0.62 f
  U_SYS_CTRL/RegFile_Address_reg[2]/D (DFFRQX2M)          0.00       0.62 f
  data arrival time                                                  0.62

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/RegFile_Address_reg[2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U_SYS_CTRL/RegFile_Address_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/RegFile_Address_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/RegFile_Address_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  U_SYS_CTRL/RegFile_Address_reg[1]/Q (DFFRQX2M)          0.47       0.47 f
  U_SYS_CTRL/U82/Y (INVX2M)                               0.07       0.54 r
  U_SYS_CTRL/U40/Y (OAI22X1M)                             0.08       0.62 f
  U_SYS_CTRL/RegFile_Address_reg[1]/D (DFFRQX2M)          0.00       0.62 f
  data arrival time                                                  0.62

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/RegFile_Address_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U_UART_RX/U_Stop_Check/stop_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Stop_Check/stop_err_reg/CK (DFFRHQX8M)      0.00       0.00 r
  U_UART_RX/U_Stop_Check/stop_err_reg/Q (DFFRHQX8M)       0.69       0.69 f
  U_UART_RX/U_Stop_Check/stop_err (Stop_Check)            0.00       0.69 f
  U_UART_RX/Stop_Error (UART_RX_Data_Width8)              0.00       0.69 f
  framing_error (out)                                     0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.85


  Startpoint: U_UART_RX/U_Par_Check/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Par_Check/par_err_reg/CK (DFFRHQX8M)        0.00       0.00 r
  U_UART_RX/U_Par_Check/par_err_reg/Q (DFFRHQX8M)         0.69       0.69 f
  U_UART_RX/U_Par_Check/par_err (Par_Check)               0.00       0.69 f
  U_UART_RX/Parity_Error (UART_RX_Data_Width8)            0.00       0.69 f
  parity_error (out)                                      0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                       54.85


  Startpoint: U_UART_TX/U_MUX/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_MUX/TX_OUT_reg/CK (DFFRHQX8M)               0.00       0.00 r
  U_UART_TX/U_MUX/TX_OUT_reg/Q (DFFRHQX8M)                0.69       0.69 f
  U_UART_TX/U_MUX/TX_OUT (MUX)                            0.00       0.69 f
  U_UART_TX/tx_out (UART_TX_Data_Width8)                  0.00       0.69 f
  UART_TX_O (out)                                         0.00       0.69 f
  data arrival time                                                  0.69

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                               -1736.30   -1736.20
  data required time                                             -1736.20
  --------------------------------------------------------------------------
  data required time                                             -1736.20
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                     1736.89


  Startpoint: U_UART_RX/U_Deserializer/p_data_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Deserializer/p_data_reg[7]/CK (DFFRX1M)     0.00       0.00 r
  U_UART_RX/U_Deserializer/p_data_reg[7]/QN (DFFRX1M)     0.35       0.35 r
  U_UART_RX/U_Deserializer/U8/Y (OAI22X1M)                0.07       0.42 f
  U_UART_RX/U_Deserializer/p_data_reg[6]/D (DFFRX1M)      0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Deserializer/p_data_reg[6]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_UART_RX/U_Deserializer/p_data_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Deserializer/p_data_reg[6]/CK (DFFRX1M)     0.00       0.00 r
  U_UART_RX/U_Deserializer/p_data_reg[6]/QN (DFFRX1M)     0.35       0.35 r
  U_UART_RX/U_Deserializer/U7/Y (OAI22X1M)                0.07       0.42 f
  U_UART_RX/U_Deserializer/p_data_reg[5]/D (DFFRX1M)      0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Deserializer/p_data_reg[5]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_UART_RX/U_Deserializer/p_data_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Deserializer/p_data_reg[5]/CK (DFFRX1M)     0.00       0.00 r
  U_UART_RX/U_Deserializer/p_data_reg[5]/QN (DFFRX1M)     0.35       0.35 r
  U_UART_RX/U_Deserializer/U6/Y (OAI22X1M)                0.07       0.42 f
  U_UART_RX/U_Deserializer/p_data_reg[4]/D (DFFRX1M)      0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Deserializer/p_data_reg[4]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_UART_RX/U_Deserializer/p_data_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Deserializer/p_data_reg[4]/CK (DFFRX1M)     0.00       0.00 r
  U_UART_RX/U_Deserializer/p_data_reg[4]/QN (DFFRX1M)     0.35       0.35 r
  U_UART_RX/U_Deserializer/U5/Y (OAI22X1M)                0.07       0.42 f
  U_UART_RX/U_Deserializer/p_data_reg[3]/D (DFFRX1M)      0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Deserializer/p_data_reg[3]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_UART_RX/U_Deserializer/p_data_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Deserializer/p_data_reg[3]/CK (DFFRX1M)     0.00       0.00 r
  U_UART_RX/U_Deserializer/p_data_reg[3]/QN (DFFRX1M)     0.35       0.35 r
  U_UART_RX/U_Deserializer/U4/Y (OAI22X1M)                0.07       0.42 f
  U_UART_RX/U_Deserializer/p_data_reg[2]/D (DFFRX1M)      0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Deserializer/p_data_reg[2]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_UART_RX/U_Deserializer/p_data_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Deserializer/p_data_reg[2]/CK (DFFRX1M)     0.00       0.00 r
  U_UART_RX/U_Deserializer/p_data_reg[2]/QN (DFFRX1M)     0.35       0.35 r
  U_UART_RX/U_Deserializer/U3/Y (OAI22X1M)                0.07       0.42 f
  U_UART_RX/U_Deserializer/p_data_reg[1]/D (DFFRX1M)      0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Deserializer/p_data_reg[1]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]/QN (DFFRX1M)
                                                          0.34       0.34 r
  U_UART_RX/U_Edge_Bit_Counter/U22/Y (OAI2BB2X1M)         0.10       0.44 f
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U_UART_RX/U_Data_Sampling/sample1_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sample1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Data_Sampling/sample1_reg/CK (DFFRX1M)      0.00       0.00 r
  U_UART_RX/U_Data_Sampling/sample1_reg/QN (DFFRX1M)      0.35       0.35 r
  U_UART_RX/U_Data_Sampling/U35/Y (MXI2X1M)               0.09       0.44 f
  U_UART_RX/U_Data_Sampling/sample1_reg/D (DFFRX1M)       0.00       0.44 f
  data arrival time                                                  0.44

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Data_Sampling/sample1_reg/CK (DFFRX1M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]/QN (DFFRX1M)
                                                          0.37       0.37 r
  U_UART_RX/U_Edge_Bit_Counter/U13/Y (OAI21X2M)           0.08       0.45 f
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]/D (DFFRX1M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U_UART_RX/U_Data_Sampling/sample2_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sample2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Data_Sampling/sample2_reg/CK (DFFRX1M)      0.00       0.00 r
  U_UART_RX/U_Data_Sampling/sample2_reg/QN (DFFRX1M)      0.35       0.35 r
  U_UART_RX/U_Data_Sampling/U33/Y (MXI2X1M)               0.09       0.45 f
  U_UART_RX/U_Data_Sampling/sample2_reg/D (DFFRX1M)       0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Data_Sampling/sample2_reg/CK (DFFRX1M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U_UART_RX/U_Deserializer/p_data_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Deserializer/p_data_reg[1]/CK (DFFRX1M)     0.00       0.00 r
  U_UART_RX/U_Deserializer/p_data_reg[1]/QN (DFFRX1M)     0.35       0.35 r
  U_UART_RX/U_Deserializer/U10/Y (OAI2BB2X1M)             0.10       0.45 f
  U_UART_RX/U_Deserializer/p_data_reg[0]/D (DFFRX1M)      0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Deserializer/p_data_reg[0]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U_UART_RX/U_Deserializer/p_data_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Deserializer/p_data_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Deserializer/p_data_reg[7]/CK (DFFRX1M)     0.00       0.00 r
  U_UART_RX/U_Deserializer/p_data_reg[7]/QN (DFFRX1M)     0.35       0.35 r
  U_UART_RX/U_Deserializer/U11/Y (OAI2BB2X1M)             0.10       0.45 f
  U_UART_RX/U_Deserializer/p_data_reg[7]/D (DFFRX1M)      0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Deserializer/p_data_reg[7]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]/QN (DFFRX1M)
                                                          0.39       0.39 r
  U_UART_RX/U_Edge_Bit_Counter/U23/Y (OAI32X1M)           0.07       0.46 f
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]/D (DFFRX1M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]/QN (DFFRX1M)
                                                          0.34       0.34 f
  U_UART_RX/U_Edge_Bit_Counter/U18/Y (AOI32X1M)           0.18       0.52 r
  U_UART_RX/U_Edge_Bit_Counter/U17/Y (INVX2M)             0.04       0.57 f
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]/D (DFFRX1M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/bit_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_UART_RX/U_Data_Sampling/sample2_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Data_Sampling/sample2_reg/CK (DFFRX1M)      0.00       0.00 r
  U_UART_RX/U_Data_Sampling/sample2_reg/QN (DFFRX1M)      0.35       0.35 r
  U_UART_RX/U_Data_Sampling/U66/Y (OAI21X1M)              0.09       0.44 f
  U_UART_RX/U_Data_Sampling/U38/Y (CLKMX2X2M)             0.18       0.62 f
  U_UART_RX/U_Data_Sampling/sampled_bit_reg/D (DFFRQX1M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Data_Sampling/sampled_bit_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U_UART_RX/U_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_FSM/current_state_reg[0]/CK (DFFRX1M)       0.00       0.00 r
  U_UART_RX/U_FSM/current_state_reg[0]/QN (DFFRX1M)       0.38       0.38 f
  U_UART_RX/U_FSM/U25/Y (CLKNAND2X2M)                     0.12       0.50 r
  U_UART_RX/U_FSM/U22/Y (OAI2B11X1M)                      0.12       0.62 f
  U_UART_RX/U_FSM/current_state_reg[1]/D (DFFRX1M)        0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_FSM/current_state_reg[1]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U_UART_RX/U_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_FSM/current_state_reg[2]/CK (DFFRX1M)       0.00       0.00 r
  U_UART_RX/U_FSM/current_state_reg[2]/QN (DFFRX1M)       0.37       0.37 r
  U_UART_RX/U_FSM/U45/Y (NOR3X1M)                         0.09       0.47 f
  U_UART_RX/U_FSM/U43/Y (CLKNAND2X2M)                     0.08       0.55 r
  U_UART_RX/U_FSM/U41/Y (OAI21X1M)                        0.09       0.64 f
  U_UART_RX/U_FSM/data_valid_reg/D (DFFRX1M)              0.00       0.64 f
  data arrival time                                                  0.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_FSM/data_valid_reg/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFSQX2M)
                                                          0.00       0.00 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]/Q (DFFSQX2M)
                                                          0.54       0.54 f
  U_UART_RX/U_Edge_Bit_Counter/U25/Y (CLKNAND2X2M)        0.08       0.63 r
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]/D (DFFSQX2M)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Edge_Bit_Counter/edge_cnt_reg[0]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_UART_RX/U_Data_Sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Stop_Check/stop_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Data_Sampling/sampled_bit_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_RX/U_Data_Sampling/sampled_bit_reg/Q (DFFRQX1M)
                                                          0.50       0.50 r
  U_UART_RX/U_Data_Sampling/sampled_bit (Data_Sampling)
                                                          0.00       0.50 r
  U_UART_RX/U_Stop_Check/sampled_bit (Stop_Check)         0.00       0.50 r
  U_UART_RX/U_Stop_Check/U2/Y (OAI2BB2X1M)                0.11       0.61 f
  U_UART_RX/U_Stop_Check/stop_err_reg/D (DFFRHQX8M)       0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Stop_Check/stop_err_reg/CK (DFFRHQX8M)      0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_UART_RX/U_Data_Sampling/sample3_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART_RX/U_Data_Sampling/sample3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_RX/U_Data_Sampling/sample3_reg/CK (DFFRQX1M)     0.00       0.00 r
  U_UART_RX/U_Data_Sampling/sample3_reg/Q (DFFRQX1M)      0.52       0.52 f
  U_UART_RX/U_Data_Sampling/U31/Y (CLKMX2X2M)             0.19       0.70 f
  U_UART_RX/U_Data_Sampling/sample3_reg/D (DFFRQX1M)      0.00       0.70 f
  data arrival time                                                  0.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_RX/U_Data_Sampling/sample3_reg/CK (DFFRQX1M)     0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_UART_TX/U_Serializer/counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Serializer/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Serializer/counter_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  U_UART_TX/U_Serializer/counter_reg[2]/Q (DFFRQX2M)      0.39       0.39 r
  U_UART_TX/U_Serializer/U7/Y (OAI22X1M)                  0.06       0.45 f
  U_UART_TX/U_Serializer/counter_reg[2]/D (DFFRQX2M)      0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Serializer/counter_reg[2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_UART_TX/U_Serializer/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Serializer/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Serializer/counter_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_UART_TX/U_Serializer/counter_reg[0]/Q (DFFRQX2M)      0.41       0.41 r
  U_UART_TX/U_Serializer/U12/Y (NOR2X2M)                  0.07       0.48 f
  U_UART_TX/U_Serializer/counter_reg[0]/D (DFFRQX2M)      0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Serializer/counter_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U_UART_TX/U_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_FSM/current_state_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U_UART_TX/U_FSM/current_state_reg[2]/Q (DFFRQX2M)       0.44       0.44 r
  U_UART_TX/U_FSM/U15/Y (AOI21X2M)                        0.06       0.49 f
  U_UART_TX/U_FSM/current_state_reg[1]/D (DFFRQX2M)       0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_FSM/current_state_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_UART_TX/U_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_FSM/current_state_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U_UART_TX/U_FSM/current_state_reg[2]/Q (DFFRQX2M)       0.44       0.44 r
  U_UART_TX/U_FSM/U14/Y (OAI32X1M)                        0.07       0.51 f
  U_UART_TX/U_FSM/current_state_reg[2]/D (DFFRQX2M)       0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_FSM/current_state_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_UART_TX/U_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_FSM/current_state_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U_UART_TX/U_FSM/current_state_reg[1]/Q (DFFRQX2M)       0.42       0.42 r
  U_UART_TX/U_FSM/U7/Y (OAI31X1M)                         0.10       0.52 f
  U_UART_TX/U_FSM/current_state_reg[0]/D (DFFRQX2M)       0.00       0.52 f
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_FSM/current_state_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_UART_TX/U_Serializer/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Serializer/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Serializer/counter_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_UART_TX/U_Serializer/counter_reg[0]/Q (DFFRQX2M)      0.41       0.41 r
  U_UART_TX/U_Serializer/U14/Y (XNOR2X2M)                 0.12       0.53 r
  U_UART_TX/U_Serializer/U13/Y (NOR2X2M)                  0.05       0.58 f
  U_UART_TX/U_Serializer/counter_reg[1]/D (DFFRQX2M)      0.00       0.58 f
  data arrival time                                                  0.58

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Serializer/counter_reg[1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U_UART_TX/U_Serializer/counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Serializer/Ser_Done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Serializer/counter_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  U_UART_TX/U_Serializer/counter_reg[2]/Q (DFFRQX2M)      0.48       0.48 f
  U_UART_TX/U_Serializer/U22/Y (INVX2M)                   0.07       0.56 r
  U_UART_TX/U_Serializer/U4/Y (NOR2X2M)                   0.04       0.59 f
  U_UART_TX/U_Serializer/Ser_Done_reg/D (DFFRQX2M)        0.00       0.59 f
  data arrival time                                                  0.59

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Serializer/Ser_Done_reg/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U_UART_TX/U_Parity_Calc/Par_Bit_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_MUX/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Parity_Calc/Par_Bit_reg/CK (DFFRQX2M)       0.00       0.00 r
  U_UART_TX/U_Parity_Calc/Par_Bit_reg/Q (DFFRQX2M)        0.38       0.38 r
  U_UART_TX/U_Parity_Calc/Par_Bit (Parity_Calc)           0.00       0.38 r
  U_UART_TX/U_MUX/Par_Bit (MUX)                           0.00       0.38 r
  U_UART_TX/U_MUX/U6/Y (AOI22X1M)                         0.10       0.48 f
  U_UART_TX/U_MUX/U4/Y (OAI2B2X1M)                        0.13       0.61 r
  U_UART_TX/U_MUX/TX_OUT_reg/D (DFFRHQX8M)                0.00       0.61 r
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_MUX/TX_OUT_reg/CK (DFFRHQX8M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Parity_Calc/Hold_data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART_TX/U_Parity_Calc/Hold_data_reg[6]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_UART_TX/U_Parity_Calc/U14/Y (AO2B2X2M)                0.18       0.66 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[6]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Parity_Calc/Hold_data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Parity_Calc/Hold_data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART_TX/U_Parity_Calc/Hold_data_reg[1]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_UART_TX/U_Parity_Calc/U9/Y (AO2B2X2M)                 0.18       0.66 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[1]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Parity_Calc/Hold_data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Parity_Calc/Hold_data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART_TX/U_Parity_Calc/Hold_data_reg[5]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_UART_TX/U_Parity_Calc/U13/Y (AO2B2X2M)                0.18       0.66 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[5]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Parity_Calc/Hold_data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U_UART_TX/U_FSM/Busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_FSM/Busy_reg/CK (DFFRQX2M)                  0.00       0.00 r
  U_UART_TX/U_FSM/Busy_reg/Q (DFFRQX2M)                   0.40       0.40 r
  U_UART_TX/U_FSM/Busy (TX_FSM)                           0.00       0.40 r
  U_UART_TX/U_Serializer/Busy (Serializer)                0.00       0.40 r
  U_UART_TX/U_Serializer/U6/Y (NOR2BX2M)                  0.09       0.50 f
  U_UART_TX/U_Serializer/U5/Y (AND2X2M)                   0.16       0.66 f
  U_UART_TX/U_Serializer/Registered_Data_reg[7]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Serializer/Registered_Data_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Parity_Calc/Hold_data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART_TX/U_Parity_Calc/Hold_data_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_UART_TX/U_Parity_Calc/U8/Y (AO2B2X2M)                 0.18       0.66 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[0]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Parity_Calc/Hold_data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Parity_Calc/Hold_data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART_TX/U_Parity_Calc/Hold_data_reg[4]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U_UART_TX/U_Parity_Calc/U12/Y (AO2B2X2M)                0.18       0.66 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[4]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Parity_Calc/Hold_data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Parity_Calc/Hold_data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Parity_Calc/Hold_data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART_TX/U_Parity_Calc/Hold_data_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U_UART_TX/U_Parity_Calc/U10/Y (AO2B2X2M)                0.18       0.66 f
  U_UART_TX/U_Parity_Calc/Hold_data_reg[2]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Parity_Calc/Hold_data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_UART_TX/U_Serializer/Registered_Data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Serializer/Registered_Data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART_TX/U_Serializer/Registered_Data_reg[5]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U_UART_TX/U_Serializer/U19/Y (AO22X1M)                  0.15       0.51 r
  U_UART_TX/U_Serializer/Registered_Data_reg[4]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Serializer/Registered_Data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_UART_TX/U_Serializer/Registered_Data_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Serializer/Registered_Data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART_TX/U_Serializer/Registered_Data_reg[4]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U_UART_TX/U_Serializer/U18/Y (AO22X1M)                  0.15       0.51 r
  U_UART_TX/U_Serializer/Registered_Data_reg[3]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Serializer/Registered_Data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_UART_TX/U_Serializer/Registered_Data_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Serializer/Registered_Data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART_TX/U_Serializer/Registered_Data_reg[3]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U_UART_TX/U_Serializer/U17/Y (AO22X1M)                  0.15       0.51 r
  U_UART_TX/U_Serializer/Registered_Data_reg[2]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Serializer/Registered_Data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_UART_TX/U_Serializer/Registered_Data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Serializer/Registered_Data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART_TX/U_Serializer/Registered_Data_reg[2]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U_UART_TX/U_Serializer/U16/Y (AO22X1M)                  0.15       0.51 r
  U_UART_TX/U_Serializer/Registered_Data_reg[1]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Serializer/Registered_Data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_UART_TX/U_Serializer/Registered_Data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART_TX/U_Serializer/Registered_Data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_Serializer/Registered_Data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART_TX/U_Serializer/Registered_Data_reg[1]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U_UART_TX/U_Serializer/U15/Y (AO22X1M)                  0.15       0.51 r
  U_UART_TX/U_Serializer/Registered_Data_reg[0]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_TX/U_Serializer/Registered_Data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: RST_SYNC_2/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/sync_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  RST_SYNC_2/sync_reg_reg[0]/Q (DFFRQX2M)                 0.46       0.46 f
  RST_SYNC_2/sync_reg_reg[1]/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/sync_reg_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_ASYNC_FIFO/sync_w2r/sync_flop1_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_ASYNC_FIFO/sync_w2r/sync_flop2_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/sync_flop1_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/sync_w2r/sync_flop1_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U_ASYNC_FIFO/sync_w2r/sync_flop2_reg[3]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/sync_w2r/sync_flop2_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_ASYNC_FIFO/sync_w2r/sync_flop1_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_ASYNC_FIFO/sync_w2r/sync_flop2_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/sync_flop1_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/sync_w2r/sync_flop1_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U_ASYNC_FIFO/sync_w2r/sync_flop2_reg[2]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/sync_w2r/sync_flop2_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_ASYNC_FIFO/sync_w2r/sync_flop1_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_ASYNC_FIFO/sync_w2r/sync_flop2_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/sync_flop1_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/sync_w2r/sync_flop1_reg[1]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U_ASYNC_FIFO/sync_w2r/sync_flop2_reg[1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/sync_w2r/sync_flop2_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_ASYNC_FIFO/sync_w2r/sync_flop1_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_ASYNC_FIFO/sync_w2r/sync_flop2_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/sync_flop1_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/sync_w2r/sync_flop1_reg[0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U_ASYNC_FIFO/sync_w2r/sync_flop2_reg[0]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/sync_w2r/sync_flop2_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U_ASYNC_FIFO/U_FIFO_RD/U11/Y (XNOR2X2M)                 0.06       0.47 f
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U_PULSE_GEN/Master_FF_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_PULSE_GEN/Slave_FF_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_PULSE_GEN/Master_FF_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U_PULSE_GEN/Master_FF_reg/Q (DFFRQX2M)                  0.47       0.47 f
  U_PULSE_GEN/Slave_FF_reg/D (DFFRQX2M)                   0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_PULSE_GEN/Slave_FF_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U_ASYNC_FIFO/U_FIFO_RD/U22/Y (OAI21X2M)                 0.07       0.50 f
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]/D (DFFRQX2M)         0.00       0.50 f
  data arrival time                                                  0.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_UART_TX/U_FSM/Busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_PULSE_GEN/Master_FF_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_TX/U_FSM/Busy_reg/CK (DFFRQX2M)                  0.00       0.00 r
  U_UART_TX/U_FSM/Busy_reg/Q (DFFRQX2M)                   0.49       0.49 f
  U_UART_TX/U_FSM/Busy (TX_FSM)                           0.00       0.49 f
  U_UART_TX/busy (UART_TX_Data_Width8)                    0.00       0.49 f
  U_PULSE_GEN/LVL_SIG (PULSE_GEN)                         0.00       0.49 f
  U_PULSE_GEN/Master_FF_reg/D (DFFRQX2M)                  0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_PULSE_GEN/Master_FF_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[3]/D (DFFRQX2M)         0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U_ASYNC_FIFO/U_FIFO_RD/U18/Y (INVX2M)                   0.07       0.48 f
  U_ASYNC_FIFO/U_FIFO_RD/U21/Y (XNOR2X2M)                 0.15       0.63 f
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[0]/D (DFFRQX2M)         0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U_ASYNC_FIFO/U_FIFO_RD/U14/Y (INVX2M)                   0.07       0.49 f
  U_ASYNC_FIFO/U_FIFO_RD/U13/Y (NAND3X2M)                 0.08       0.57 r
  U_ASYNC_FIFO/U_FIFO_RD/U12/Y (OAI211X2M)                0.06       0.64 f
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U_CLK_DIV_TX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_TX/div_clk_reg/CK (DFFRQX2M)                  0.00       0.00 r
  U_CLK_DIV_TX/div_clk_reg/Q (DFFRQX2M)                   0.38       0.38 r
  U_CLK_DIV_TX/U67/Y (CLKXOR2X2M)                         0.28       0.67 f
  U_CLK_DIV_TX/div_clk_reg/D (DFFRQX2M)                   0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_TX/div_clk_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U_CLK_DIV_RX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_RX/div_clk_reg/CK (DFFRQX2M)                  0.00       0.00 r
  U_CLK_DIV_RX/div_clk_reg/Q (DFFRQX2M)                   0.38       0.38 r
  U_CLK_DIV_RX/U67/Y (CLKXOR2X2M)                         0.28       0.67 f
  U_CLK_DIV_RX/div_clk_reg/D (DFFRQX2M)                   0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_RX/div_clk_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U_CLK_DIV_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_TX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_TX/counter_reg[0]/CK (DFFSQX2M)               0.00       0.00 r
  U_CLK_DIV_TX/counter_reg[0]/Q (DFFSQX2M)                0.48       0.48 r
  U_CLK_DIV_TX/U46/Y (AOI22X1M)                           0.12       0.60 f
  U_CLK_DIV_TX/U44/Y (CLKNAND2X2M)                        0.05       0.65 r
  U_CLK_DIV_TX/counter_reg[0]/D (DFFSQX2M)                0.00       0.65 r
  data arrival time                                                  0.65

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_TX/counter_reg[0]/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_CLK_DIV_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_RX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_RX/counter_reg[0]/CK (DFFSQX2M)               0.00       0.00 r
  U_CLK_DIV_RX/counter_reg[0]/Q (DFFSQX2M)                0.48       0.48 r
  U_CLK_DIV_RX/U46/Y (AOI22X1M)                           0.12       0.60 f
  U_CLK_DIV_RX/U44/Y (CLKNAND2X2M)                        0.05       0.65 r
  U_CLK_DIV_RX/counter_reg[0]/D (DFFSQX2M)                0.00       0.65 r
  data arrival time                                                  0.65

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_RX/counter_reg[0]/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[2]/Q (DFFRQX2M)
                                                          0.61       0.61 r
  U_ASYNC_FIFO/U_FIFO_RD/U10/Y (XNOR2X2M)                 0.08       0.69 f
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[2]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U_FIFO_RD/rptr_non_gray_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_CLK_DIV_TX/One_NotZero_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_TX/One_NotZero_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_TX/One_NotZero_reg/CK (DFFRQX2M)              0.00       0.00 r
  U_CLK_DIV_TX/One_NotZero_reg/Q (DFFRQX2M)               0.41       0.41 r
  U_CLK_DIV_TX/U42/Y (CLKXOR2X2M)                         0.29       0.70 f
  U_CLK_DIV_TX/One_NotZero_reg/D (DFFRQX2M)               0.00       0.70 f
  data arrival time                                                  0.70

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_TX/One_NotZero_reg/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_CLK_DIV_RX/One_NotZero_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_RX/One_NotZero_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_RX/One_NotZero_reg/CK (DFFRQX2M)              0.00       0.00 r
  U_CLK_DIV_RX/One_NotZero_reg/Q (DFFRQX2M)               0.41       0.41 r
  U_CLK_DIV_RX/U42/Y (CLKXOR2X2M)                         0.29       0.70 f
  U_CLK_DIV_RX/One_NotZero_reg/D (DFFRQX2M)               0.00       0.70 f
  data arrival time                                                  0.70

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_RX/One_NotZero_reg/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_CLK_DIV_RX/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_CLK_DIV_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_RX/counter_reg[3]/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_RX/counter_reg[3]/Q (DFFRQX2M)                0.52       0.52 f
  U_CLK_DIV_RX/U55/Y (AOI22X1M)                           0.15       0.67 r
  U_CLK_DIV_RX/U53/Y (CLKNAND2X2M)                        0.08       0.75 f
  U_CLK_DIV_RX/counter_reg[3]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_RX/counter_reg[3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


1
