Timing Analyzer report for exercicio2_top
Wed Nov 26 13:10:31 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'CLK_50MHz'
 12. Setup: 'divisor:U1|temp2'
 13. Setup: 'divisor:U1|temp1'
 14. Hold: 'CLK_50MHz'
 15. Hold: 'divisor:U1|temp1'
 16. Hold: 'divisor:U1|temp2'
 17. Setup Transfers
 18. Hold Transfers
 19. Report TCCS
 20. Report RSKM
 21. Unconstrained Paths Summary
 22. Clock Status Summary
 23. Unconstrained Input Ports
 24. Unconstrained Output Ports
 25. Unconstrained Input Ports
 26. Unconstrained Output Ports
 27. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; exercicio2_top                                      ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM240T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                             ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; Clock Name       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets              ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; CLK_50MHz        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50MHz }        ;
; divisor:U1|temp1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:U1|temp1 } ;
; divisor:U1|temp2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:U1|temp2 } ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+


+--------------------------------------------------------+
; Fmax Summary                                           ;
+------------+-----------------+------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name       ; Note ;
+------------+-----------------+------------------+------+
; 77.1 MHz   ; 77.1 MHz        ; CLK_50MHz        ;      ;
; 184.33 MHz ; 184.33 MHz      ; divisor:U1|temp2 ;      ;
; 194.14 MHz ; 194.14 MHz      ; divisor:U1|temp1 ;      ;
+------------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------+
; Setup Summary                              ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; CLK_50MHz        ; -11.970 ; -347.228      ;
; divisor:U1|temp2 ; -4.425  ; -28.258       ;
; divisor:U1|temp1 ; -4.151  ; -23.818       ;
+------------------+---------+---------------+


+-------------------------------------------+
; Hold Summary                              ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; CLK_50MHz        ; -1.825 ; -2.844        ;
; divisor:U1|temp1 ; 1.082  ; 0.000         ;
; divisor:U1|temp2 ; 2.116  ; 0.000         ;
+------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+-------------------------------------------+
; Minimum Pulse Width Summary               ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; CLK_50MHz        ; -2.289 ; -2.289        ;
; divisor:U1|temp1 ; 0.234  ; 0.000         ;
; divisor:U1|temp2 ; 0.234  ; 0.000         ;
+------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLK_50MHz'                                                                                                                          ;
+---------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -11.970 ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 12.637     ;
; -11.914 ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 12.581     ;
; -11.780 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 12.447     ;
; -11.657 ; divisor:U1|\P_div:count1[13] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 12.324     ;
; -11.639 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 12.306     ;
; -11.617 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 12.284     ;
; -11.547 ; divisor:U1|\P_div:count1[10] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 12.214     ;
; -11.495 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 12.162     ;
; -11.490 ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 12.157     ;
; -11.465 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 12.132     ;
; -11.386 ; divisor:U1|\P_div:count1[11] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 12.053     ;
; -11.362 ; divisor:U1|\P_div:count1[16] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 12.029     ;
; -11.348 ; divisor:U1|\P_div:count1[14] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 12.015     ;
; -11.288 ; divisor:U1|\P_div:count1[15] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.955     ;
; -11.243 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.910     ;
; -11.234 ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.901     ;
; -11.192 ; divisor:U1|\P_div:count1[6]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.859     ;
; -11.085 ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.752     ;
; -11.084 ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.751     ;
; -11.079 ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.746     ;
; -11.029 ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.696     ;
; -11.028 ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.695     ;
; -11.023 ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.690     ;
; -10.895 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.562     ;
; -10.894 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.561     ;
; -10.889 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.556     ;
; -10.864 ; divisor:U1|\P_div:count1[18] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.531     ;
; -10.772 ; divisor:U1|\P_div:count1[13] ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.439     ;
; -10.771 ; divisor:U1|\P_div:count1[13] ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.438     ;
; -10.766 ; divisor:U1|\P_div:count1[13] ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.433     ;
; -10.754 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.421     ;
; -10.753 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.420     ;
; -10.748 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.415     ;
; -10.732 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.399     ;
; -10.731 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.398     ;
; -10.726 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.393     ;
; -10.703 ; divisor:U1|\P_div:count1[19] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.370     ;
; -10.662 ; divisor:U1|\P_div:count1[10] ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.329     ;
; -10.661 ; divisor:U1|\P_div:count1[10] ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.328     ;
; -10.659 ; divisor:U1|\P_div:count1[4]  ; divisor:U1|temp1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.326     ;
; -10.659 ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.326     ;
; -10.657 ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.324     ;
; -10.656 ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.323     ;
; -10.656 ; divisor:U1|\P_div:count1[10] ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.323     ;
; -10.652 ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.319     ;
; -10.651 ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.318     ;
; -10.650 ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.317     ;
; -10.610 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.277     ;
; -10.609 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.276     ;
; -10.605 ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.272     ;
; -10.604 ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.271     ;
; -10.604 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.271     ;
; -10.603 ; divisor:U1|\P_div:count1[5]  ; divisor:U1|temp1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.270     ;
; -10.603 ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.270     ;
; -10.601 ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.268     ;
; -10.600 ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.267     ;
; -10.599 ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.266     ;
; -10.596 ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.263     ;
; -10.595 ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.262     ;
; -10.594 ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.261     ;
; -10.580 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.247     ;
; -10.579 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.246     ;
; -10.578 ; divisor:U1|\P_div:count1[17] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.245     ;
; -10.574 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.241     ;
; -10.544 ; divisor:U1|\P_div:count1[21] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.211     ;
; -10.501 ; divisor:U1|\P_div:count1[11] ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.168     ;
; -10.500 ; divisor:U1|\P_div:count1[11] ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.167     ;
; -10.495 ; divisor:U1|\P_div:count1[11] ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.162     ;
; -10.477 ; divisor:U1|\P_div:count1[16] ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.144     ;
; -10.476 ; divisor:U1|\P_div:count1[16] ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.143     ;
; -10.471 ; divisor:U1|\P_div:count1[16] ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.138     ;
; -10.469 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|temp1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.136     ;
; -10.469 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.136     ;
; -10.467 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.134     ;
; -10.466 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.133     ;
; -10.463 ; divisor:U1|\P_div:count1[14] ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.130     ;
; -10.462 ; divisor:U1|\P_div:count1[14] ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.129     ;
; -10.462 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.129     ;
; -10.461 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.128     ;
; -10.460 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.127     ;
; -10.457 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.124     ;
; -10.457 ; divisor:U1|\P_div:count1[14] ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.124     ;
; -10.456 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.123     ;
; -10.455 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|temp2             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.122     ;
; -10.448 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.115     ;
; -10.446 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[15] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.113     ;
; -10.440 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[7]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.107     ;
; -10.439 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.106     ;
; -10.419 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.086     ;
; -10.418 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.085     ;
; -10.417 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|temp2             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.084     ;
; -10.410 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.077     ;
; -10.408 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[15] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.075     ;
; -10.403 ; divisor:U1|\P_div:count1[15] ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.070     ;
; -10.402 ; divisor:U1|\P_div:count1[15] ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.069     ;
; -10.402 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[7]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.069     ;
; -10.401 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.068     ;
; -10.397 ; divisor:U1|\P_div:count1[15] ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.064     ;
; -10.358 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.025     ;
; -10.357 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.024     ;
+---------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor:U1|temp2'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------+------------------+--------------+------------+------------+
; -4.425 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.092      ;
; -4.425 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.092      ;
; -4.425 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.092      ;
; -4.425 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.092      ;
; -4.425 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.092      ;
; -4.351 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.018      ;
; -4.351 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.018      ;
; -4.351 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.018      ;
; -4.351 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.018      ;
; -4.351 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.018      ;
; -4.212 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.879      ;
; -4.138 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.805      ;
; -3.925 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.592      ;
; -3.925 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.592      ;
; -3.925 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.592      ;
; -3.925 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.592      ;
; -3.925 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.592      ;
; -3.806 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.473      ;
; -3.712 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.379      ;
; -3.607 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.274      ;
; -3.607 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.274      ;
; -3.607 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.274      ;
; -3.607 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.274      ;
; -3.607 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.274      ;
; -3.593 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.260      ;
; -3.394 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.061      ;
; -3.302 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.969      ;
; -3.302 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.969      ;
; -3.302 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.969      ;
; -3.302 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.969      ;
; -3.302 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.969      ;
; -3.250 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.917      ;
; -3.250 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.917      ;
; -3.250 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.917      ;
; -3.250 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.917      ;
; -3.250 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.917      ;
; -3.089 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.756      ;
; -3.037 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.704      ;
; -1.921 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|flipflops[1]   ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 2.588      ;
; -1.875 ; debounce_v1:U2|result         ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 2.542      ;
+--------+-------------------------------+-------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor:U1|temp1'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+------------------+------------------+--------------+------------+------------+
; -4.151 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.818      ;
; -4.151 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.818      ;
; -4.151 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.818      ;
; -4.151 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.818      ;
; -4.151 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.818      ;
; -3.607 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.274      ;
; -3.607 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.274      ;
; -3.607 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.274      ;
; -3.607 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.274      ;
; -3.607 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.274      ;
; -2.927 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.594      ;
; -2.814 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.481      ;
; -2.804 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.471      ;
; -2.802 ; sequencia_ra_vhdl:U_CORE|contador[3] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.469      ;
; -2.721 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.388      ;
; -2.721 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.388      ;
; -2.721 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.388      ;
; -2.721 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.388      ;
; -2.721 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.388      ;
; -2.691 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.358      ;
; -2.689 ; sequencia_ra_vhdl:U_CORE|contador[2] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.356      ;
; -2.681 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.348      ;
; -2.568 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.235      ;
; -2.566 ; sequencia_ra_vhdl:U_CORE|contador[2] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.233      ;
; -2.558 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.225      ;
; -2.504 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 0.718      ; 3.889      ;
; -2.504 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 0.718      ; 3.889      ;
; -2.504 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 0.718      ; 3.889      ;
; -2.504 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 0.718      ; 3.889      ;
; -2.504 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 0.718      ; 3.889      ;
; -2.427 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.094      ;
; -2.154 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 2.821      ;
; -1.846 ; sequencia_ra_vhdl:U_CORE|contador[3] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 2.513      ;
; -1.721 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 2.388      ;
; -1.719 ; sequencia_ra_vhdl:U_CORE|contador[2] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 2.386      ;
; -1.711 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 2.378      ;
; -1.435 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 0.718      ; 2.820      ;
; -1.266 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 1.933      ;
; -0.636 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|start_last  ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 0.718      ; 2.021      ;
+--------+--------------------------------------+--------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLK_50MHz'                                                                                                                              ;
+--------+------------------------------+------------------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------+-------------+--------------+------------+------------+
; -1.825 ; divisor:U1|temp1             ; divisor:U1|temp1             ; divisor:U1|temp1 ; CLK_50MHz   ; 0.000        ; 3.348      ; 2.120      ;
; -1.325 ; divisor:U1|temp1             ; divisor:U1|temp1             ; divisor:U1|temp1 ; CLK_50MHz   ; -0.500       ; 3.348      ; 2.120      ;
; -1.019 ; divisor:U1|temp2             ; divisor:U1|temp2             ; divisor:U1|temp2 ; CLK_50MHz   ; 0.000        ; 3.348      ; 2.926      ;
; -0.519 ; divisor:U1|temp2             ; divisor:U1|temp2             ; divisor:U1|temp2 ; CLK_50MHz   ; -0.500       ; 3.348      ; 2.926      ;
; 2.847  ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[2]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.068      ;
; 3.630  ; divisor:U1|\P_div:count2[2]  ; divisor:U1|\P_div:count2[2]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.851      ;
; 3.636  ; divisor:U1|\P_div:count2[8]  ; divisor:U1|\P_div:count2[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.857      ;
; 3.677  ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[3]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.898      ;
; 3.693  ; divisor:U1|\P_div:count2[5]  ; divisor:U1|\P_div:count2[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.914      ;
; 3.909  ; divisor:U1|\P_div:count2[3]  ; divisor:U1|\P_div:count2[3]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.130      ;
; 3.919  ; divisor:U1|\P_div:count2[11] ; divisor:U1|\P_div:count2[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.140      ;
; 3.936  ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[7]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.157      ;
; 3.939  ; divisor:U1|\P_div:count2[6]  ; divisor:U1|\P_div:count2[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.160      ;
; 3.954  ; divisor:U1|\P_div:count2[13] ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.175      ;
; 4.087  ; divisor:U1|\P_div:count1[17] ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.308      ;
; 4.088  ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[1]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.309      ;
; 4.105  ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[3]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.326      ;
; 4.205  ; divisor:U1|\P_div:count2[10] ; divisor:U1|\P_div:count2[10] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.426      ;
; 4.213  ; divisor:U1|\P_div:count1[6]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.434      ;
; 4.339  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[0]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.560      ;
; 4.398  ; divisor:U1|\P_div:count1[20] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.619      ;
; 4.466  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[2]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.687      ;
; 4.509  ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[2]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.730      ;
; 4.550  ; divisor:U1|\P_div:count2[6]  ; divisor:U1|\P_div:count2[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.771      ;
; 4.685  ; divisor:U1|\P_div:count2[5]  ; divisor:U1|\P_div:count2[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.906      ;
; 4.701  ; divisor:U1|\P_div:count2[2]  ; divisor:U1|\P_div:count2[3]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.922      ;
; 4.747  ; divisor:U1|\P_div:count2[10] ; divisor:U1|\P_div:count2[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.968      ;
; 4.760  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[1]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.981      ;
; 4.770  ; divisor:U1|\P_div:count2[5]  ; divisor:U1|\P_div:count2[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.991      ;
; 4.817  ; divisor:U1|\P_div:count2[3]  ; divisor:U1|\P_div:count2[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.038      ;
; 4.840  ; divisor:U1|\P_div:count2[11] ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.061      ;
; 4.843  ; divisor:U1|\P_div:count2[2]  ; divisor:U1|\P_div:count2[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.064      ;
; 4.853  ; divisor:U1|\P_div:count2[9]  ; divisor:U1|\P_div:count2[9]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.074      ;
; 4.854  ; divisor:U1|\P_div:count2[3]  ; divisor:U1|\P_div:count2[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.075      ;
; 4.857  ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[4]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.078      ;
; 4.865  ; divisor:U1|\P_div:count1[23] ; divisor:U1|\P_div:count1[23] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.086      ;
; 4.880  ; divisor:U1|\P_div:count2[2]  ; divisor:U1|\P_div:count2[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.101      ;
; 4.901  ; divisor:U1|\P_div:count1[15] ; divisor:U1|\P_div:count1[15] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.122      ;
; 4.909  ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[9]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.130      ;
; 4.917  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[3]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.138      ;
; 4.921  ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[4]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.142      ;
; 4.959  ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.180      ;
; 4.960  ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[3]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.181      ;
; 4.972  ; divisor:U1|\P_div:count2[10] ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.193      ;
; 4.979  ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.200      ;
; 4.979  ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.200      ;
; 4.981  ; divisor:U1|\P_div:count2[7]  ; divisor:U1|\P_div:count2[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.202      ;
; 5.124  ; divisor:U1|\P_div:count2[3]  ; divisor:U1|\P_div:count2[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.345      ;
; 5.125  ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[4]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.346      ;
; 5.150  ; divisor:U1|\P_div:count2[2]  ; divisor:U1|\P_div:count2[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.371      ;
; 5.160  ; divisor:U1|\P_div:count2[4]  ; divisor:U1|\P_div:count2[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.381      ;
; 5.185  ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[9]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.406      ;
; 5.225  ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.446      ;
; 5.227  ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.448      ;
; 5.228  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[2]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.449      ;
; 5.247  ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.468      ;
; 5.268  ; divisor:U1|\P_div:count1[24] ; divisor:U1|\P_div:count1[24] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.489      ;
; 5.278  ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[2]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.499      ;
; 5.367  ; divisor:U1|\P_div:count2[9]  ; divisor:U1|\P_div:count2[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.588      ;
; 5.372  ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.593      ;
; 5.444  ; divisor:U1|\P_div:count1[20] ; divisor:U1|\P_div:count1[23] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.665      ;
; 5.447  ; divisor:U1|\P_div:count1[11] ; divisor:U1|\P_div:count1[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.668      ;
; 5.456  ; divisor:U1|\P_div:count2[4]  ; divisor:U1|\P_div:count2[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.677      ;
; 5.458  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.679      ;
; 5.462  ; divisor:U1|\P_div:count1[14] ; divisor:U1|\P_div:count1[14] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.683      ;
; 5.500  ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[7]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.721      ;
; 5.501  ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.722      ;
; 5.510  ; divisor:U1|\P_div:count1[6]  ; divisor:U1|\P_div:count1[7]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.731      ;
; 5.518  ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[12] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.739      ;
; 5.521  ; divisor:U1|\P_div:count2[9]  ; divisor:U1|\P_div:count2[10] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.742      ;
; 5.525  ; divisor:U1|\P_div:count2[8]  ; divisor:U1|\P_div:count2[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.746      ;
; 5.528  ; divisor:U1|\P_div:count2[8]  ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.749      ;
; 5.541  ; divisor:U1|\P_div:count2[4]  ; divisor:U1|\P_div:count2[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.762      ;
; 5.545  ; divisor:U1|\P_div:count1[16] ; divisor:U1|\P_div:count1[16] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.766      ;
; 5.549  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.770      ;
; 5.558  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[4]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.779      ;
; 5.572  ; divisor:U1|\P_div:count1[19] ; divisor:U1|\P_div:count1[19] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.793      ;
; 5.581  ; divisor:U1|\P_div:count1[22] ; divisor:U1|\P_div:count1[23] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.802      ;
; 5.582  ; divisor:U1|\P_div:count1[18] ; divisor:U1|\P_div:count1[18] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.803      ;
; 5.592  ; divisor:U1|\P_div:count2[9]  ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.813      ;
; 5.592  ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.813      ;
; 5.595  ; divisor:U1|\P_div:count1[17] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.816      ;
; 5.601  ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[4]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.822      ;
; 5.603  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[3]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.824      ;
; 5.636  ; divisor:U1|\P_div:count1[13] ; divisor:U1|\P_div:count1[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.857      ;
; 5.645  ; divisor:U1|\P_div:count1[14] ; divisor:U1|\P_div:count1[15] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.866      ;
; 5.653  ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[3]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.874      ;
; 5.663  ; divisor:U1|\P_div:count2[6]  ; divisor:U1|\P_div:count2[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.884      ;
; 5.666  ; divisor:U1|\P_div:count2[6]  ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.887      ;
; 5.695  ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.916      ;
; 5.719  ; divisor:U1|\P_div:count1[22] ; divisor:U1|\P_div:count1[22] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.940      ;
; 5.719  ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.940      ;
; 5.721  ; divisor:U1|\P_div:count2[3]  ; divisor:U1|\P_div:count2[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.942      ;
; 5.724  ; divisor:U1|\P_div:count2[3]  ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.945      ;
; 5.734  ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[9]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.955      ;
; 5.739  ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.960      ;
; 5.745  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.966      ;
; 5.745  ; divisor:U1|\P_div:count1[19] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.966      ;
; 5.747  ; divisor:U1|\P_div:count2[2]  ; divisor:U1|\P_div:count2[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.968      ;
; 5.750  ; divisor:U1|\P_div:count2[2]  ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.971      ;
+--------+------------------------------+------------------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor:U1|temp1'                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+------------------+------------------+--------------+------------+------------+
; 1.082 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|start_last  ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 0.718      ; 2.021      ;
; 1.712 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 1.933      ;
; 1.881 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 0.718      ; 2.820      ;
; 2.125 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 2.346      ;
; 2.157 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 2.378      ;
; 2.165 ; sequencia_ra_vhdl:U_CORE|contador[2] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 2.386      ;
; 2.167 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 2.388      ;
; 2.292 ; sequencia_ra_vhdl:U_CORE|contador[3] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 2.513      ;
; 2.600 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 2.821      ;
; 2.873 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.094      ;
; 2.950 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 0.718      ; 3.889      ;
; 2.950 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 0.718      ; 3.889      ;
; 2.950 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 0.718      ; 3.889      ;
; 2.950 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 0.718      ; 3.889      ;
; 2.950 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 0.718      ; 3.889      ;
; 2.989 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.210      ;
; 2.997 ; sequencia_ra_vhdl:U_CORE|contador[2] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.218      ;
; 2.999 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.220      ;
; 3.100 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.321      ;
; 3.108 ; sequencia_ra_vhdl:U_CORE|contador[2] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.329      ;
; 3.110 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.331      ;
; 3.167 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.388      ;
; 3.167 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.388      ;
; 3.167 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.388      ;
; 3.167 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.388      ;
; 3.167 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.388      ;
; 3.211 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.432      ;
; 3.221 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.442      ;
; 3.232 ; sequencia_ra_vhdl:U_CORE|contador[3] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.453      ;
; 3.322 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.543      ;
; 3.756 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.977      ;
; 3.756 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.977      ;
; 3.756 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.977      ;
; 3.756 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.977      ;
; 3.756 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.977      ;
; 4.053 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 4.274      ;
; 4.053 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 4.274      ;
; 4.053 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 4.274      ;
; 4.053 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 4.274      ;
+-------+--------------------------------------+--------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor:U1|temp2'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------+------------------+--------------+------------+------------+
; 2.116 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.337      ;
; 2.142 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.363      ;
; 2.143 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.364      ;
; 2.215 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.436      ;
; 2.232 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.453      ;
; 2.232 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.453      ;
; 2.321 ; debounce_v1:U2|result         ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.542      ;
; 2.367 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|flipflops[1]   ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.588      ;
; 2.948 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.169      ;
; 2.974 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.195      ;
; 2.975 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.196      ;
; 3.059 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.280      ;
; 3.085 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.306      ;
; 3.086 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.307      ;
; 3.170 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.391      ;
; 3.172 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.393      ;
; 3.196 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.417      ;
; 3.281 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.502      ;
; 3.483 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.704      ;
; 3.535 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.756      ;
; 3.618 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.839      ;
; 3.618 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.839      ;
; 3.618 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.839      ;
; 3.618 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.839      ;
; 3.618 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.839      ;
; 3.696 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.917      ;
; 3.696 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.917      ;
; 3.696 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.917      ;
; 3.748 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.969      ;
; 3.840 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.061      ;
; 4.039 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.260      ;
; 4.053 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.274      ;
; 4.053 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.274      ;
; 4.053 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.274      ;
; 4.053 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.274      ;
; 4.118 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.339      ;
; 4.118 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.339      ;
; 4.118 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.339      ;
; 4.118 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.339      ;
; 4.118 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.339      ;
; 4.252 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.473      ;
; 4.252 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.473      ;
; 4.584 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.805      ;
; 4.658 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.879      ;
+-------+-------------------------------+-------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------+
; Setup Transfers                                                                 ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; CLK_50MHz        ; CLK_50MHz        ; 10403    ; 0        ; 0        ; 0        ;
; divisor:U1|temp1 ; CLK_50MHz        ; 1        ; 1        ; 0        ; 0        ;
; divisor:U1|temp2 ; CLK_50MHz        ; 1        ; 1        ; 0        ; 0        ;
; divisor:U1|temp1 ; divisor:U1|temp1 ; 48       ; 0        ; 0        ; 0        ;
; divisor:U1|temp2 ; divisor:U1|temp1 ; 7        ; 0        ; 0        ; 0        ;
; divisor:U1|temp2 ; divisor:U1|temp2 ; 80       ; 0        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Hold Transfers                                                                  ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; CLK_50MHz        ; CLK_50MHz        ; 10403    ; 0        ; 0        ; 0        ;
; divisor:U1|temp1 ; CLK_50MHz        ; 1        ; 1        ; 0        ; 0        ;
; divisor:U1|temp2 ; CLK_50MHz        ; 1        ; 1        ; 0        ; 0        ;
; divisor:U1|temp1 ; divisor:U1|temp1 ; 48       ; 0        ; 0        ; 0        ;
; divisor:U1|temp2 ; divisor:U1|temp1 ; 7        ; 0        ; 0        ; 0        ;
; divisor:U1|temp2 ; divisor:U1|temp2 ; 80       ; 0        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+----------------------------------------------------------+
; Clock Status Summary                                     ;
+------------------+------------------+------+-------------+
; Target           ; Clock            ; Type ; Status      ;
+------------------+------------------+------+-------------+
; CLK_50MHz        ; CLK_50MHz        ; Base ; Constrained ;
; divisor:U1|temp1 ; divisor:U1|temp1 ; Base ; Constrained ;
; divisor:U1|temp2 ; divisor:U1|temp2 ; Base ; Constrained ;
+------------------+------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BTN_START  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; D7S_LSD[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_LSD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_MSD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BTN_START  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; D7S_LSD[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_LSD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_MSD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 26 13:10:29 2025
Info: Command: quartus_sta exercicio2_top -c exercicio2_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'exercicio2_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor:U1|temp1 divisor:U1|temp1
    Info (332105): create_clock -period 1.000 -name CLK_50MHz CLK_50MHz
    Info (332105): create_clock -period 1.000 -name divisor:U1|temp2 divisor:U1|temp2
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.970
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.970            -347.228 CLK_50MHz 
    Info (332119):    -4.425             -28.258 divisor:U1|temp2 
    Info (332119):    -4.151             -23.818 divisor:U1|temp1 
Info (332146): Worst-case hold slack is -1.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.825              -2.844 CLK_50MHz 
    Info (332119):     1.082               0.000 divisor:U1|temp1 
    Info (332119):     2.116               0.000 divisor:U1|temp2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 CLK_50MHz 
    Info (332119):     0.234               0.000 divisor:U1|temp1 
    Info (332119):     0.234               0.000 divisor:U1|temp2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4680 megabytes
    Info: Processing ended: Wed Nov 26 13:10:31 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


