-- Project:   E:\PSoC\RosOnAStick\RosOnAStick.cydsn\RosOnAStick.cyprj
-- Generated: 09/04/2017 18:17:38
-- PSoC Creator  3.3 CP3

ENTITY RosOnAStick IS
    PORT(
        \ROSSerial_UART:tx(0)_PAD\ : INOUT std_ulogic;
        \ROSSerial_UART:rx(0)_PAD\ : IN std_ulogic;
        P1_6(0)_PAD : OUT std_ulogic;
        \I2CMaster:sda(0)_PAD\ : INOUT std_ulogic;
        \I2CMaster:scl(0)_PAD\ : INOUT std_ulogic;
        PWM_Pin(0)_PAD : OUT std_ulogic;
        Quad_In_A(0)_PAD : IN std_ulogic;
        Quad_In_B(0)_PAD : IN std_ulogic;
        Step_A_N(0)_PAD : OUT std_ulogic;
        Step_A_P(0)_PAD : OUT std_ulogic;
        Step_B_N(0)_PAD : OUT std_ulogic;
        Step_B_P(0)_PAD : OUT std_ulogic;
        UD_Ref(0)_PAD : IN std_ulogic;
        UD_Signal(0)_PAD : IN std_ulogic;
        Button_in(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
END RosOnAStick;

ARCHITECTURE __DEFAULT__ OF RosOnAStick IS
    SIGNAL Agnd(0)__PA : bit;
    SIGNAL Analog_In(0)__PA : bit;
    SIGNAL Analog_In(1)__PA : bit;
    SIGNAL Button_in(0)__PA : bit;
    SIGNAL ClockBlock_EXTCLK : bit;
    SIGNAL ClockBlock_HFCLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_HFCLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_HFCLK : SIGNAL IS true;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_LFCLK : bit;
    SIGNAL ClockBlock_Routed1 : bit;
    SIGNAL ClockBlock_SYSCLK : bit;
    SIGNAL Feedback(0)__PA : bit;
    SIGNAL Net_113 : bit;
    SIGNAL Net_114 : bit;
    SIGNAL Net_115 : bit;
    SIGNAL Net_116 : bit;
    SIGNAL Net_117 : bit;
    SIGNAL Net_21_ff2 : bit;
    ATTRIBUTE global_signal OF Net_21_ff2 : SIGNAL IS true;
    SIGNAL Net_26 : bit;
    SIGNAL Net_377_1 : bit;
    SIGNAL Net_378 : bit;
    SIGNAL Net_379_0 : bit;
    ATTRIBUTE placement_force OF Net_379_0 : SIGNAL IS "U(1,0,B)3";
    SIGNAL Net_379_1 : bit;
    ATTRIBUTE placement_force OF Net_379_1 : SIGNAL IS "U(0,0,B)1";
    SIGNAL Net_379_2 : bit;
    ATTRIBUTE placement_force OF Net_379_2 : SIGNAL IS "U(0,0,A)2";
    SIGNAL Net_379_3 : bit;
    ATTRIBUTE placement_force OF Net_379_3 : SIGNAL IS "U(1,0,A)2";
    SIGNAL Net_48 : bit;
    SIGNAL Net_49 : bit;
    SIGNAL Net_589 : bit;
    SIGNAL Net_591 : bit;
    SIGNAL Net_71_ff9 : bit;
    ATTRIBUTE global_signal OF Net_71_ff9 : SIGNAL IS true;
    SIGNAL Net_74 : bit;
    SIGNAL Net_75 : bit;
    SIGNAL Net_77 : bit;
    SIGNAL Net_771 : bit;
    ATTRIBUTE placement_force OF Net_771 : SIGNAL IS "U(0,1,A)3";
    SIGNAL Net_78 : bit;
    SIGNAL Net_79 : bit;
    SIGNAL Net_80 : bit;
    SIGNAL Net_81 : bit;
    SIGNAL Net_82 : bit;
    SIGNAL Net_830 : bit;
    SIGNAL Net_832 : bit;
    SIGNAL Net_833 : bit;
    SIGNAL Net_83_ff8 : bit;
    ATTRIBUTE global_signal OF Net_83_ff8 : SIGNAL IS true;
    SIGNAL Net_95 : bit;
    SIGNAL P1_6(0)__PA : bit;
    SIGNAL PWM_Pin(0)__PA : bit;
    SIGNAL Quad_In_A(0)__PA : bit;
    SIGNAL Quad_In_B(0)__PA : bit;
    SIGNAL Step_A_N(0)__PA : bit;
    SIGNAL Step_A_P(0)__PA : bit;
    SIGNAL Step_B_N(0)__PA : bit;
    SIGNAL Step_B_P(0)__PA : bit;
    SIGNAL Sum_node(0)__PA : bit;
    SIGNAL UD_Ref(0)__PA : bit;
    SIGNAL UD_Signal(0)__PA : bit;
    SIGNAL \\\ADC_SAR_SEQ:Bypass(0)\\__PA\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_17_ff7\ : bit;
    ATTRIBUTE global_signal OF \ADC_SAR_SEQ:Net_17_ff7\ : SIGNAL IS true;
    SIGNAL \ADC_SAR_SEQ:Net_2269\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2270_0\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2270_1\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2270_2\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2270_3\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2271\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2272_0\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2272_10\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2272_11\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2272_1\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2272_2\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2272_3\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2272_4\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2272_5\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2272_6\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2272_7\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2272_8\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2272_9\ : bit;
    SIGNAL \ADC_SAR_SEQ:Net_2273\ : bit;
    SIGNAL \\\CapSense:Cmod(0)\\__PA\ : bit;
    SIGNAL \CapSense:Net_248\ : bit;
    SIGNAL \CapSense:Net_328\ : bit;
    SIGNAL \CapSense:Net_329\ : bit;
    SIGNAL \CapSense:Net_420_ff6\ : bit;
    ATTRIBUTE global_signal OF \CapSense:Net_420_ff6\ : SIGNAL IS true;
    SIGNAL \CapSense:Net_429_ff5\ : bit;
    ATTRIBUTE global_signal OF \CapSense:Net_429_ff5\ : SIGNAL IS true;
    SIGNAL \\\CapSense:Sns(0)\\__PA\ : bit;
    SIGNAL \I2CMaster:Net_847_ff3\ : bit;
    ATTRIBUTE global_signal OF \I2CMaster:Net_847_ff3\ : SIGNAL IS true;
    SIGNAL \I2CMaster:miso_s_wire\ : bit;
    SIGNAL \I2CMaster:mosi_m_wire\ : bit;
    SIGNAL \I2CMaster:rts_wire\ : bit;
    SIGNAL \\\I2CMaster:scl(0)\\__PA\ : bit;
    SIGNAL \I2CMaster:scl_wire\ : bit;
    SIGNAL \I2CMaster:sclk_m_wire\ : bit;
    SIGNAL \\\I2CMaster:sda(0)\\__PA\ : bit;
    SIGNAL \I2CMaster:sda_wire\ : bit;
    SIGNAL \I2CMaster:select_m_wire_0\ : bit;
    SIGNAL \I2CMaster:select_m_wire_1\ : bit;
    SIGNAL \I2CMaster:select_m_wire_2\ : bit;
    SIGNAL \I2CMaster:select_m_wire_3\ : bit;
    SIGNAL \I2CMaster:tx_wire\ : bit;
    SIGNAL \ROSSerial_UART:Net_654\ : bit;
    SIGNAL \ROSSerial_UART:Net_656\ : bit;
    SIGNAL \ROSSerial_UART:Net_660\ : bit;
    SIGNAL \ROSSerial_UART:Net_687\ : bit;
    SIGNAL \ROSSerial_UART:Net_703\ : bit;
    SIGNAL \\\ROSSerial_UART:rx(0)\\__PA\ : bit;
    SIGNAL \ROSSerial_UART:ss_0\ : bit;
    SIGNAL \ROSSerial_UART:ss_1\ : bit;
    SIGNAL \ROSSerial_UART:ss_2\ : bit;
    SIGNAL \ROSSerial_UART:ss_3\ : bit;
    SIGNAL \\\ROSSerial_UART:tx(0)\\__PA\ : bit;
    SIGNAL \Stepper_Control:control_0\ : bit;
    SIGNAL \Stepper_Control:control_3\ : bit;
    SIGNAL \Stepper_Control:control_4\ : bit;
    SIGNAL \Stepper_Control:control_5\ : bit;
    SIGNAL \Stepper_Control:control_6\ : bit;
    SIGNAL \Stepper_Control:control_7\ : bit;
    SIGNAL \Transimpedance:Net_12\ : bit;
    SIGNAL \UpDown:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \UpDown:CounterUDB:control_0\ : bit;
    SIGNAL \UpDown:CounterUDB:control_1\ : bit;
    SIGNAL \UpDown:CounterUDB:control_2\ : bit;
    SIGNAL \UpDown:CounterUDB:control_3\ : bit;
    SIGNAL \UpDown:CounterUDB:control_4\ : bit;
    SIGNAL \UpDown:CounterUDB:control_5\ : bit;
    SIGNAL \UpDown:CounterUDB:control_6\ : bit;
    SIGNAL \UpDown:CounterUDB:control_7\ : bit;
    SIGNAL \UpDown:CounterUDB:count_down\ : bit;
    ATTRIBUTE placement_force OF \UpDown:CounterUDB:count_down\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \UpDown:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \UpDown:CounterUDB:count_enable\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \UpDown:CounterUDB:count_up\ : bit;
    ATTRIBUTE placement_force OF \UpDown:CounterUDB:count_up\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UpDown:CounterUDB:dp_dir\ : bit;
    ATTRIBUTE placement_force OF \UpDown:CounterUDB:dp_dir\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \UpDown:CounterUDB:dwncnt_stored\ : bit;
    ATTRIBUTE placement_force OF \UpDown:CounterUDB:dwncnt_stored\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UpDown:CounterUDB:overflow\ : bit;
    SIGNAL \UpDown:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \UpDown:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \UpDown:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \UpDown:CounterUDB:prevCompare\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \UpDown:CounterUDB:status_0\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \UpDown:CounterUDB:status_1\ : bit;
    SIGNAL \UpDown:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \UpDown:CounterUDB:status_2\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \UpDown:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \UpDown:CounterUDB:status_3\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \UpDown:CounterUDB:status_5\ : bit;
    SIGNAL \UpDown:CounterUDB:status_6\ : bit;
    SIGNAL \UpDown:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \UpDown:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \UpDown:CounterUDB:upcnt_stored\ : bit;
    ATTRIBUTE placement_force OF \UpDown:CounterUDB:upcnt_stored\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,1,B)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cy_dffe_2 : bit;
    ATTRIBUTE placement_force OF cy_dffe_2 : SIGNAL IS "U(0,1,B)1";
    SIGNAL cy_dffe_3 : bit;
    ATTRIBUTE placement_force OF cy_dffe_3 : SIGNAL IS "U(0,1,B)2";
    SIGNAL cydff_3 : bit;
    ATTRIBUTE placement_force OF cydff_3 : SIGNAL IS "U(1,1,A)2";
    SIGNAL cydff_4 : bit;
    ATTRIBUTE placement_force OF cydff_4 : SIGNAL IS "U(1,1,A)3";
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \UpDown:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockGenBlock : LABEL IS "F(CLK_GEN,0)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF \ROSSerial_UART:tx(0)\ : LABEL IS "iocell1";
    ATTRIBUTE Location OF \ROSSerial_UART:tx(0)\ : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF \ROSSerial_UART:rx(0)\ : LABEL IS "iocell2";
    ATTRIBUTE Location OF \ROSSerial_UART:rx(0)\ : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF P1_6(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF P1_6(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF \I2CMaster:sda(0)\ : LABEL IS "iocell4";
    ATTRIBUTE Location OF \I2CMaster:sda(0)\ : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF \I2CMaster:scl(0)\ : LABEL IS "iocell5";
    ATTRIBUTE Location OF \I2CMaster:scl(0)\ : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF \ADC_SAR_SEQ:Bypass(0)\ : LABEL IS "iocell6";
    ATTRIBUTE Location OF \ADC_SAR_SEQ:Bypass(0)\ : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF PWM_Pin(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF PWM_Pin(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Quad_In_A(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Quad_In_A(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Quad_In_B(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Quad_In_B(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF Analog_In(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Analog_In(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF Analog_In(1) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Analog_In(1) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Step_A_N(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Step_A_N(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Step_A_P(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Step_A_P(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF Step_B_N(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Step_B_N(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \CapSense:Cmod(0)\ : LABEL IS "iocell15";
    ATTRIBUTE Location OF \CapSense:Cmod(0)\ : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF \CapSense:Sns(0)\ : LABEL IS "iocell16";
    ATTRIBUTE Location OF \CapSense:Sns(0)\ : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Step_B_P(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Step_B_P(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF UD_Ref(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF UD_Ref(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF UD_Signal(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF UD_Signal(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF Sum_node(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Sum_node(0) : LABEL IS "P1[1]";
    ATTRIBUTE lib_model OF Feedback(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Feedback(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF Agnd(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Agnd(0) : LABEL IS "P1[0]";
    ATTRIBUTE lib_model OF Button_in(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Button_in(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:status_0\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \UpDown:CounterUDB:status_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:status_2\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \UpDown:CounterUDB:status_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:status_3\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \UpDown:CounterUDB:status_3\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:count_enable\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UpDown:CounterUDB:count_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:dp_dir\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UpDown:CounterUDB:dp_dir\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \ROSSerial_UART:SCB_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(10)]";
    ATTRIBUTE Location OF \ROSSerial_UART:SCB\ : LABEL IS "F(SCB,0)";
    ATTRIBUTE Location OF \I2CMaster:SCB_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(11)]";
    ATTRIBUTE Location OF \I2CMaster:SCB\ : LABEL IS "F(SCB,1)";
    ATTRIBUTE Location OF \ADC_SAR_SEQ:cy_psoc4_sar\ : LABEL IS "F(SARADC,0)";
    ATTRIBUTE Location OF \ADC_SAR_SEQ:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(14)]";
    ATTRIBUTE Location OF \PWM_1:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,1)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \QuadDec_1:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,0)";
    ATTRIBUTE Location OF \CapSense:CSD_FFB\ : LABEL IS "F(CSD,0)";
    ATTRIBUTE Location OF \CapSense:ISR\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF \CapSense:IDAC2:cy_psoc4_idac\ : LABEL IS "F(CSIDAC7,0)";
    ATTRIBUTE Location OF \CapSense:IDAC1:cy_psoc4_idac\ : LABEL IS "F(CSIDAC8,0)";
    ATTRIBUTE lib_model OF \Stepper_Control:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Stepper_Control:Sync:ctrl_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \UpDown:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \UpDown:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \UpDown:CounterUDB:sC32:counterdp:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UpDown:CounterUDB:sC32:counterdp:u1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UpDown:CounterUDB:sC32:counterdp:u2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \UpDown:CounterUDB:sC32:counterdp:u3\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \Transimpedance:cy_psoc4_abuf\ : LABEL IS "F(OA,0)";
    ATTRIBUTE lib_model OF Net_379_3 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_379_3 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_379_2 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_379_2 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_379_1 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_379_1 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_379_0 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF Net_379_0 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \UpDown:CounterUDB:overflow_reg_i\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \UpDown:CounterUDB:underflow_reg_i\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:prevCompare\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \UpDown:CounterUDB:prevCompare\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:upcnt_stored\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \UpDown:CounterUDB:upcnt_stored\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:count_up\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \UpDown:CounterUDB:count_up\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:dwncnt_stored\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \UpDown:CounterUDB:dwncnt_stored\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UpDown:CounterUDB:count_down\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \UpDown:CounterUDB:count_down\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF cy_dffe_3 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF cy_dffe_3 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF cy_dffe_2 : LABEL IS "macrocell19";
    ATTRIBUTE Location OF cy_dffe_2 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF cydff_3 : LABEL IS "macrocell20";
    ATTRIBUTE Location OF cydff_3 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF cydff_4 : LABEL IS "macrocell21";
    ATTRIBUTE Location OF cydff_4 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_771 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Net_771 : LABEL IS "U(0,1)";
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : IN std_ulogic;
            dsi_out_1 : IN std_ulogic;
            dsi_out_2 : IN std_ulogic;
            dsi_out_3 : IN std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            ff_div_16 : OUT std_ulogic;
            ff_div_17 : OUT std_ulogic;
            ff_div_18 : OUT std_ulogic;
            ff_div_19 : OUT std_ulogic;
            ff_div_20 : OUT std_ulogic;
            ff_div_21 : OUT std_ulogic;
            ff_div_22 : OUT std_ulogic;
            ff_div_23 : OUT std_ulogic;
            ff_div_24 : OUT std_ulogic;
            ff_div_25 : OUT std_ulogic;
            ff_div_26 : OUT std_ulogic;
            ff_div_27 : OUT std_ulogic;
            ff_div_28 : OUT std_ulogic;
            ff_div_29 : OUT std_ulogic;
            ff_div_30 : OUT std_ulogic;
            ff_div_31 : OUT std_ulogic;
            ff_div_32 : OUT std_ulogic;
            ff_div_33 : OUT std_ulogic;
            ff_div_34 : OUT std_ulogic;
            ff_div_35 : OUT std_ulogic;
            ff_div_36 : OUT std_ulogic;
            ff_div_37 : OUT std_ulogic;
            ff_div_38 : OUT std_ulogic;
            ff_div_39 : OUT std_ulogic;
            ff_div_40 : OUT std_ulogic;
            ff_div_41 : OUT std_ulogic;
            ff_div_42 : OUT std_ulogic;
            ff_div_43 : OUT std_ulogic;
            ff_div_44 : OUT std_ulogic;
            ff_div_45 : OUT std_ulogic;
            ff_div_46 : OUT std_ulogic;
            ff_div_47 : OUT std_ulogic;
            ff_div_48 : OUT std_ulogic;
            ff_div_49 : OUT std_ulogic;
            ff_div_50 : OUT std_ulogic;
            ff_div_51 : OUT std_ulogic;
            ff_div_52 : OUT std_ulogic;
            ff_div_53 : OUT std_ulogic;
            ff_div_54 : OUT std_ulogic;
            ff_div_55 : OUT std_ulogic;
            ff_div_56 : OUT std_ulogic;
            ff_div_57 : OUT std_ulogic;
            ff_div_58 : OUT std_ulogic;
            ff_div_59 : OUT std_ulogic;
            ff_div_60 : OUT std_ulogic;
            ff_div_61 : OUT std_ulogic;
            ff_div_62 : OUT std_ulogic;
            ff_div_63 : OUT std_ulogic;
            dsi_in_0 : OUT std_ulogic;
            dsi_in_1 : OUT std_ulogic;
            dsi_in_2 : OUT std_ulogic;
            dsi_in_3 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8scbcell
        PORT (
            clock : IN std_ulogic;
            interrupt : OUT std_ulogic;
            cts : IN std_ulogic;
            rts : OUT std_ulogic;
            rx : IN std_ulogic;
            tx : OUT std_ulogic;
            mosi_m : OUT std_ulogic;
            miso_m : IN std_ulogic;
            select_m_0 : OUT std_ulogic;
            select_m_1 : OUT std_ulogic;
            select_m_2 : OUT std_ulogic;
            select_m_3 : OUT std_ulogic;
            sclk_m : OUT std_ulogic;
            mosi_s : IN std_ulogic;
            miso_s : OUT std_ulogic;
            select_s : IN std_ulogic;
            sclk_s : IN std_ulogic;
            scl : IN std_ulogic;
            sda : IN std_ulogic;
            rx_req : OUT std_ulogic;
            tx_req : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line_out : OUT std_ulogic;
            line_out_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4abufcell
        PORT (
            ctb_dsi_comp : OUT std_ulogic;
            ctb_dsi_comp_n : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4csdcell
        PORT (
            sense_out : OUT std_ulogic;
            sample_out : OUT std_ulogic;
            sense_in : IN std_ulogic;
            sample_in : IN std_ulogic;
            irq : OUT std_ulogic;
            comp : OUT std_ulogic;
            clk1 : IN std_ulogic;
            clk2 : IN std_ulogic;
            cap_lo_en : IN std_ulogic;
            cap_hi_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac7cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac8cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4sarcell
        PORT (
            clock : IN std_ulogic;
            sample_done : OUT std_ulogic;
            chan_id_valid : OUT std_ulogic;
            chan_id_0 : OUT std_ulogic;
            chan_id_1 : OUT std_ulogic;
            chan_id_2 : OUT std_ulogic;
            chan_id_3 : OUT std_ulogic;
            data_valid : OUT std_ulogic;
            data_0 : OUT std_ulogic;
            data_1 : OUT std_ulogic;
            data_2 : OUT std_ulogic;
            data_3 : OUT std_ulogic;
            data_4 : OUT std_ulogic;
            data_5 : OUT std_ulogic;
            data_6 : OUT std_ulogic;
            data_7 : OUT std_ulogic;
            data_8 : OUT std_ulogic;
            data_9 : OUT std_ulogic;
            data_10 : OUT std_ulogic;
            data_11 : OUT std_ulogic;
            eos_intr : OUT std_ulogic;
            tr_sar_out : OUT std_ulogic;
            irq : OUT std_ulogic;
            sw_negvref : IN std_ulogic;
            cfg_st_sel_0 : IN std_ulogic;
            cfg_st_sel_1 : IN std_ulogic;
            cfg_average : IN std_ulogic;
            cfg_resolution : IN std_ulogic;
            cfg_differential : IN std_ulogic;
            trigger : IN std_ulogic;
            data_hilo_sel : IN std_ulogic;
            swctrl_0 : IN std_ulogic;
            swctrl_1 : IN std_ulogic;
            data_out_0 : IN std_ulogic;
            data_out_1 : IN std_ulogic;
            data_out_2 : IN std_ulogic;
            data_out_3 : IN std_ulogic;
            data_out_4 : IN std_ulogic;
            data_out_5 : IN std_ulogic;
            data_out_6 : IN std_ulogic;
            data_out_7 : IN std_ulogic;
            data_oe_0 : IN std_ulogic;
            data_oe_1 : IN std_ulogic;
            data_oe_2 : IN std_ulogic;
            data_oe_3 : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4sarmuxcell
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockGenBlock:m0s8clockgenblockcell;

    ClockBlock:m0s8clockblockcell
        PORT MAP(
            hfclk => ClockBlock_HFCLK,
            imo => ClockBlock_IMO,
            ext => ClockBlock_EXTCLK,
            sysclk => ClockBlock_SYSCLK,
            ilo => ClockBlock_ILO,
            lfclk => ClockBlock_LFCLK,
            dsi_in_0 => ClockBlock_Routed1,
            ff_div_6 => \CapSense:Net_420_ff6\,
            ff_div_5 => \CapSense:Net_429_ff5\,
            ff_div_8 => Net_83_ff8,
            ff_div_7 => \ADC_SAR_SEQ:Net_17_ff7\,
            ff_div_2 => Net_21_ff2,
            ff_div_3 => \I2CMaster:Net_847_ff3\,
            ff_div_9 => Net_71_ff9);

    \ROSSerial_UART:tx\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "0",
            id => "43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
            init_dr_st => "1",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ROSSerial_UART:tx(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ROSSerial_UART:tx\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\ROSSerial_UART:tx(0)\\__PA\,
            oe => open,
            pin_input => \ROSSerial_UART:Net_656\,
            pad_out => \ROSSerial_UART:tx(0)_PAD\,
            pad_in => \ROSSerial_UART:tx(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ROSSerial_UART:rx\:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/78e33e5d-45ea-4b75-88d5-73274e8a7ce4",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ROSSerial_UART:rx(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ROSSerial_UART:rx\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\ROSSerial_UART:rx(0)\\__PA\,
            oe => open,
            fb => \ROSSerial_UART:Net_654\,
            pad_in => \ROSSerial_UART:rx(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P1_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P1_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P1_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P1_6(0)__PA,
            oe => open,
            pad_in => P1_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \I2CMaster:sda\:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "3dbba19d-7851-4a83-b204-a0a386fe8d68/5382e105-1382-4a2e-b9f4-3bb2feba71e0",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \I2CMaster:sda(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\I2CMaster:sda\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\I2CMaster:sda(0)\\__PA\,
            oe => open,
            fb => \I2CMaster:sda_wire\,
            pin_input => open,
            pad_in => \I2CMaster:sda(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \I2CMaster:scl\:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "3dbba19d-7851-4a83-b204-a0a386fe8d68/22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \I2CMaster:scl(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\I2CMaster:scl\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\I2CMaster:scl(0)\\__PA\,
            oe => open,
            fb => \I2CMaster:scl_wire\,
            pin_input => open,
            pad_in => \I2CMaster:scl(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_SAR_SEQ:Bypass\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "ec9ed0dc-1e17-417b-9469-0ca3144d4e79/16a808f6-2e13-45b9-bce0-b001c8655113",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ADC_SAR_SEQ:Bypass(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ADC_SAR_SEQ:Bypass\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ADC_SAR_SEQ:Bypass(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3dba336a-f6a5-43fb-aed3-de1e0b7bf362",
            init_dr_st => "1",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PWM_Pin(0)__PA,
            oe => open,
            pin_input => Net_95,
            pad_out => PWM_Pin(0)_PAD,
            pad_in => PWM_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Quad_In_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "44906eef-7414-4079-8114-eb0c25d01ec7",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Quad_In_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Quad_In_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Quad_In_A(0)__PA,
            oe => open,
            fb => Net_75,
            pad_in => Quad_In_A(0)_PAD,
            in_clock => ClockBlock_HFCLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Quad_In_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1ead8e79-ecaa-4b89-b2f5-5d61bf7dd118",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Quad_In_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Quad_In_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Quad_In_B(0)__PA,
            oe => open,
            fb => Net_74,
            pad_in => Quad_In_B(0)_PAD,
            in_clock => ClockBlock_HFCLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Analog_In:logicalport
        GENERIC MAP(
            drive_mode => "000000",
            ibuf_enabled => "00",
            id => "0c6412a0-b2ea-4b9d-8feb-24c851a1767d",
            init_dr_st => "11",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "11",
            input_sync_mode => "00",
            intr_mode => "0000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "00",
            oe_reset => 0,
            oe_sync => "00",
            output_clk_en => 0,
            output_clock_mode => "00",
            output_conn => "00",
            output_mode => "00",
            output_reset => 0,
            output_sync => "00",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",",
            pin_mode => "AA",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "00",
            sio_ibuf => "00000000",
            sio_info => "0000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "00",
            spanning => 1,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "1010",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Analog_In(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Analog_In",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Analog_In(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Analog_In(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Analog_In",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Analog_In(1)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Step_A_N:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "625e882a-1dc8-4c28-8198-5438cf5454da",
            init_dr_st => "1",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Step_A_N(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Step_A_N",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Step_A_N(0)__PA,
            oe => open,
            pin_input => Net_379_2,
            pad_out => Step_A_N(0)_PAD,
            pad_in => Step_A_N(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Step_A_P:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "546f4468-f087-4e09-9207-ca9598059d41",
            init_dr_st => "1",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Step_A_P(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Step_A_P",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Step_A_P(0)__PA,
            oe => open,
            pin_input => Net_379_0,
            pad_out => Step_A_P(0)_PAD,
            pad_in => Step_A_P(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Step_B_N:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f5e2411b-d67c-476a-9132-5fe46fd652d2",
            init_dr_st => "1",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Step_B_N(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Step_B_N",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Step_B_N(0)__PA,
            oe => open,
            pin_input => Net_379_3,
            pad_out => Step_B_N(0)_PAD,
            pad_in => Step_B_N(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CapSense:Cmod\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "205a08d3-4db2-4c67-b4c8-311da02505d2/899719c0-e797-4403-a44f-07a66de2cbeb",
            init_dr_st => "1",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "Cmod",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:Cmod(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:Cmod\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:Cmod(0)\\__PA\,
            oe => open,
            in_clock => open,
            pin_input => __ONE__,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CapSense:Sns\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "205a08d3-4db2-4c67-b4c8-311da02505d2/73b612cd-240c-4d8e-8340-ea28aabf4b11",
            init_dr_st => "1",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "Button0__BTN",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:Sns(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:Sns\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:Sns(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Step_B_P:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed67d275-5596-42c2-a103-fbed622b6a71",
            init_dr_st => "1",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Step_B_P(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Step_B_P",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Step_B_P(0)__PA,
            oe => open,
            pin_input => Net_379_1,
            pad_out => Step_B_P(0)_PAD,
            pad_in => Step_B_P(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    UD_Ref:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "619c4d80-1413-4006-96f4-559c222e8a20",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    UD_Ref(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "UD_Ref",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => UD_Ref(0)__PA,
            oe => open,
            fb => Net_591,
            pad_in => UD_Ref(0)_PAD,
            in_clock => ClockBlock_HFCLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    UD_Signal:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "e0af7dae-f26c-49c0-b528-e9f3cf7956f2",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    UD_Signal(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "UD_Signal",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => UD_Signal(0)__PA,
            oe => open,
            fb => Net_589,
            pad_in => UD_Signal(0)_PAD,
            in_clock => ClockBlock_HFCLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Sum_node:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "ad3eb51c-2973-4f7d-b01b-2b1e95d6780d",
            init_dr_st => "1",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Sum_node(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Sum_node",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Sum_node(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Feedback:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "087cd340-a769-4808-9cc2-cc219bb325c1",
            init_dr_st => "1",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Feedback(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Feedback",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Feedback(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Agnd:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "40ce1c84-e1ec-4f0f-8f75-7aaa2a5f781f",
            init_dr_st => "1",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Agnd(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Agnd",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Agnd(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Button_in:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Button_in(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Button_in",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Button_in(0)__PA,
            oe => open,
            pad_in => Button_in(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \UpDown:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \UpDown:CounterUDB:status_0\,
            main_0 => \UpDown:CounterUDB:cmp_out_i\,
            main_1 => \UpDown:CounterUDB:prevCompare\);

    \UpDown:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \UpDown:CounterUDB:status_2\,
            main_0 => \UpDown:CounterUDB:overflow\,
            main_1 => \UpDown:CounterUDB:overflow_reg_i\);

    \UpDown:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \UpDown:CounterUDB:status_3\,
            main_0 => \UpDown:CounterUDB:status_1\,
            main_1 => \UpDown:CounterUDB:underflow_reg_i\);

    \UpDown:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \UpDown:CounterUDB:count_enable\,
            main_0 => \UpDown:CounterUDB:control_7\,
            main_1 => \UpDown:CounterUDB:count_up\,
            main_2 => \UpDown:CounterUDB:count_down\);

    \UpDown:CounterUDB:dp_dir\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * main_5) + (!main_0 * main_2 * !main_5) + (!main_0 * !main_3 * !main_4) + (!main_0 * main_3 * main_4) + (main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * !main_2 * main_3 * main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5) + (main_1 * main_2 * main_3 * main_4 * !main_5)",
            clken_mode => 1)
        PORT MAP(
            q => \UpDown:CounterUDB:dp_dir\,
            main_0 => \UpDown:CounterUDB:upcnt_stored\,
            main_1 => \UpDown:CounterUDB:dwncnt_stored\,
            main_2 => cy_dffe_3,
            main_3 => cy_dffe_2,
            main_4 => cydff_3,
            main_5 => cydff_4);

    \ROSSerial_UART:SCB_IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_26,
            clock => ClockBlock_HFCLK);

    \ROSSerial_UART:SCB\:m0s8scbcell
        GENERIC MAP(
            cy_registers => "",
            scb_mode => 2)
        PORT MAP(
            clock => Net_21_ff2,
            interrupt => Net_26,
            rx => \ROSSerial_UART:Net_654\,
            tx => \ROSSerial_UART:Net_656\,
            mosi_m => \ROSSerial_UART:Net_660\,
            miso_m => open,
            select_m_3 => \ROSSerial_UART:ss_3\,
            select_m_2 => \ROSSerial_UART:ss_2\,
            select_m_1 => \ROSSerial_UART:ss_1\,
            select_m_0 => \ROSSerial_UART:ss_0\,
            sclk_m => \ROSSerial_UART:Net_687\,
            mosi_s => open,
            miso_s => \ROSSerial_UART:Net_703\,
            select_s => open,
            sclk_s => open);

    \I2CMaster:SCB_IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_830,
            clock => ClockBlock_HFCLK);

    \I2CMaster:SCB\:m0s8scbcell
        GENERIC MAP(
            cy_registers => "",
            scb_mode => 0)
        PORT MAP(
            clock => \I2CMaster:Net_847_ff3\,
            interrupt => Net_830,
            rx => open,
            tx => \I2CMaster:tx_wire\,
            cts => open,
            rts => \I2CMaster:rts_wire\,
            mosi_m => \I2CMaster:mosi_m_wire\,
            miso_m => open,
            select_m_3 => \I2CMaster:select_m_wire_3\,
            select_m_2 => \I2CMaster:select_m_wire_2\,
            select_m_1 => \I2CMaster:select_m_wire_1\,
            select_m_0 => \I2CMaster:select_m_wire_0\,
            sclk_m => \I2CMaster:sclk_m_wire\,
            mosi_s => open,
            miso_s => \I2CMaster:miso_s_wire\,
            select_s => open,
            sclk_s => open,
            scl => \I2CMaster:scl_wire\,
            sda => \I2CMaster:sda_wire\,
            tx_req => Net_833,
            rx_req => Net_832);

    \ADC_SAR_SEQ:cy_psoc4_sar\:p4sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ADC_SAR_SEQ:Net_17_ff7\,
            sample_done => Net_48,
            chan_id_valid => \ADC_SAR_SEQ:Net_2269\,
            chan_id_3 => \ADC_SAR_SEQ:Net_2270_3\,
            chan_id_2 => \ADC_SAR_SEQ:Net_2270_2\,
            chan_id_1 => \ADC_SAR_SEQ:Net_2270_1\,
            chan_id_0 => \ADC_SAR_SEQ:Net_2270_0\,
            data_valid => \ADC_SAR_SEQ:Net_2271\,
            data_11 => \ADC_SAR_SEQ:Net_2272_11\,
            data_10 => \ADC_SAR_SEQ:Net_2272_10\,
            data_9 => \ADC_SAR_SEQ:Net_2272_9\,
            data_8 => \ADC_SAR_SEQ:Net_2272_8\,
            data_7 => \ADC_SAR_SEQ:Net_2272_7\,
            data_6 => \ADC_SAR_SEQ:Net_2272_6\,
            data_5 => \ADC_SAR_SEQ:Net_2272_5\,
            data_4 => \ADC_SAR_SEQ:Net_2272_4\,
            data_3 => \ADC_SAR_SEQ:Net_2272_3\,
            data_2 => \ADC_SAR_SEQ:Net_2272_2\,
            data_1 => \ADC_SAR_SEQ:Net_2272_1\,
            data_0 => \ADC_SAR_SEQ:Net_2272_0\,
            eos_intr => Net_49,
            irq => \ADC_SAR_SEQ:Net_2273\,
            sw_negvref => open,
            cfg_st_sel_1 => open,
            cfg_st_sel_0 => open,
            cfg_average => open,
            cfg_resolution => open,
            cfg_differential => open,
            trigger => open,
            data_hilo_sel => open);

    \ADC_SAR_SEQ:cy_psoc4_sarmux_8\:p4sarmuxcell
        GENERIC MAP(
            cy_registers => "",
            input_mode => "000",
            muxin_width => 3);

    \ADC_SAR_SEQ:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \ADC_SAR_SEQ:Net_2273\,
            clock => ClockBlock_HFCLK);

    \PWM_1:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_71_ff9,
            capture => '0',
            count => '1',
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_115,
            tr_overflow => Net_114,
            tr_compare_match => Net_116,
            line_out => Net_95,
            line_out_compl => Net_117,
            interrupt => Net_113);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \QuadDec_1:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_83_ff8,
            capture => '0',
            count => Net_75,
            reload => '0',
            stop => '0',
            start => Net_74,
            tr_underflow => Net_79,
            tr_overflow => Net_78,
            tr_compare_match => Net_80,
            line_out => Net_81,
            line_out_compl => Net_82,
            interrupt => Net_77);

    \CapSense:CSD_FFB\:p4csdcell
        GENERIC MAP(
            cy_registers => "",
            is_capsense => 1,
            is_cmod_charge => 0,
            is_csh_charge => 0,
            is_mutual => 0,
            sensors_count => 1,
            shield_count => 1)
        PORT MAP(
            sense_out => \CapSense:Net_329\,
            sample_out => \CapSense:Net_328\,
            sense_in => open,
            clk1 => \CapSense:Net_429_ff5\,
            clk2 => \CapSense:Net_420_ff6\,
            irq => \CapSense:Net_248\,
            sample_in => open);

    \CapSense:ISR\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \CapSense:Net_248\,
            clock => ClockBlock_HFCLK);

    \CapSense:IDAC2:cy_psoc4_idac\:p4csidac7cell
        GENERIC MAP(
            cy_registers => "",
            resolution => 7)
        PORT MAP(
            en => __ONE__);

    \CapSense:IDAC1:cy_psoc4_idac\:p4csidac8cell
        GENERIC MAP(
            cy_registers => "",
            resolution => 8)
        PORT MAP(
            en => __ONE__);

    \Stepper_Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000111",
            cy_ctrl_mode_1 => "00000100",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFCLK,
            control_7 => \Stepper_Control:control_7\,
            control_6 => \Stepper_Control:control_6\,
            control_5 => \Stepper_Control:control_5\,
            control_4 => \Stepper_Control:control_4\,
            control_3 => \Stepper_Control:control_3\,
            control_2 => Net_378,
            control_1 => Net_377_1,
            control_0 => \Stepper_Control:control_0\,
            busclk => ClockBlock_HFCLK);

    \UpDown:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFCLK,
            control_7 => \UpDown:CounterUDB:control_7\,
            control_6 => \UpDown:CounterUDB:control_6\,
            control_5 => \UpDown:CounterUDB:control_5\,
            control_4 => \UpDown:CounterUDB:control_4\,
            control_3 => \UpDown:CounterUDB:control_3\,
            control_2 => \UpDown:CounterUDB:control_2\,
            control_1 => \UpDown:CounterUDB:control_1\,
            control_0 => \UpDown:CounterUDB:control_0\,
            busclk => ClockBlock_HFCLK);

    \UpDown:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFCLK,
            status_6 => \UpDown:CounterUDB:status_6\,
            status_5 => \UpDown:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \UpDown:CounterUDB:status_3\,
            status_2 => \UpDown:CounterUDB:status_2\,
            status_1 => \UpDown:CounterUDB:status_1\,
            status_0 => \UpDown:CounterUDB:status_0\);

    \UpDown:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFCLK,
            cs_addr_2 => \UpDown:CounterUDB:dp_dir\,
            cs_addr_1 => \UpDown:CounterUDB:count_enable\,
            busclk => ClockBlock_HFCLK,
            ce0 => \UpDown:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \UpDown:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \UpDown:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \UpDown:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \UpDown:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \UpDown:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \UpDown:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \UpDown:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \UpDown:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \UpDown:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \UpDown:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \UpDown:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \UpDown:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    \UpDown:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFCLK,
            cs_addr_2 => \UpDown:CounterUDB:dp_dir\,
            cs_addr_1 => \UpDown:CounterUDB:count_enable\,
            busclk => ClockBlock_HFCLK,
            ce0i => \UpDown:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \UpDown:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \UpDown:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \UpDown:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \UpDown:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \UpDown:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \UpDown:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \UpDown:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \UpDown:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \UpDown:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \UpDown:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \UpDown:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \UpDown:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \UpDown:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \UpDown:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \UpDown:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \UpDown:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \UpDown:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \UpDown:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \UpDown:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \UpDown:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \UpDown:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \UpDown:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \UpDown:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \UpDown:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \UpDown:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \UpDown:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFCLK,
            cs_addr_2 => \UpDown:CounterUDB:dp_dir\,
            cs_addr_1 => \UpDown:CounterUDB:count_enable\,
            busclk => ClockBlock_HFCLK,
            ce0i => \UpDown:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \UpDown:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \UpDown:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \UpDown:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \UpDown:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \UpDown:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \UpDown:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \UpDown:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \UpDown:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \UpDown:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \UpDown:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \UpDown:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \UpDown:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \UpDown:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \UpDown:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \UpDown:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \UpDown:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \UpDown:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \UpDown:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \UpDown:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \UpDown:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \UpDown:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \UpDown:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \UpDown:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \UpDown:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \UpDown:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \UpDown:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFCLK,
            cs_addr_2 => \UpDown:CounterUDB:dp_dir\,
            cs_addr_1 => \UpDown:CounterUDB:count_enable\,
            z0_comb => \UpDown:CounterUDB:status_1\,
            f0_comb => \UpDown:CounterUDB:overflow\,
            cl1_comb => \UpDown:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \UpDown:CounterUDB:status_6\,
            f0_blk_stat_comb => \UpDown:CounterUDB:status_5\,
            busclk => ClockBlock_HFCLK,
            ce0i => \UpDown:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \UpDown:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \UpDown:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \UpDown:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \UpDown:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \UpDown:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \UpDown:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \UpDown:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \UpDown:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \UpDown:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \UpDown:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \UpDown:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \UpDown:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Transimpedance:cy_psoc4_abuf\:p4abufcell
        GENERIC MAP(
            cy_registers => "",
            deepsleep_available => 0,
            has_resistor => 0,
            needs_dsab => 0)
        PORT MAP(
            ctb_dsi_comp => \Transimpedance:Net_12\);

    Net_379_3:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_379_3,
            clock_0 => ClockBlock_HFCLK,
            main_0 => Net_377_1,
            main_1 => Net_379_3,
            main_2 => Net_378);

    Net_379_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_379_2,
            clock_0 => ClockBlock_HFCLK,
            main_0 => Net_379_2,
            main_1 => Net_377_1,
            main_2 => Net_378);

    Net_379_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_379_1,
            clock_0 => ClockBlock_HFCLK,
            main_0 => Net_377_1,
            main_1 => Net_379_1,
            main_2 => Net_378);

    Net_379_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_379_0,
            clock_0 => ClockBlock_HFCLK,
            main_0 => Net_377_1,
            main_1 => Net_379_0,
            main_2 => Net_378);

    \UpDown:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UpDown:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_HFCLK,
            main_0 => \UpDown:CounterUDB:overflow\);

    \UpDown:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UpDown:CounterUDB:underflow_reg_i\,
            clock_0 => ClockBlock_HFCLK,
            main_0 => \UpDown:CounterUDB:status_1\);

    \UpDown:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UpDown:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_HFCLK,
            main_0 => \UpDown:CounterUDB:cmp_out_i\);

    \UpDown:CounterUDB:upcnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UpDown:CounterUDB:upcnt_stored\,
            clock_0 => ClockBlock_HFCLK,
            main_0 => cy_dffe_3,
            main_1 => cy_dffe_2,
            main_2 => cydff_3,
            main_3 => cydff_4);

    \UpDown:CounterUDB:count_up\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4) + (!main_0 * !main_1 * main_2 * !main_3 * !main_4) + (!main_0 * main_1 * !main_2 * main_3 * main_4) + (!main_0 * main_1 * main_2 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UpDown:CounterUDB:count_up\,
            clock_0 => ClockBlock_HFCLK,
            main_0 => \UpDown:CounterUDB:upcnt_stored\,
            main_1 => cy_dffe_3,
            main_2 => cy_dffe_2,
            main_3 => cydff_3,
            main_4 => cydff_4);

    \UpDown:CounterUDB:dwncnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UpDown:CounterUDB:dwncnt_stored\,
            clock_0 => ClockBlock_HFCLK,
            main_0 => cy_dffe_3,
            main_1 => cy_dffe_2,
            main_2 => cydff_3,
            main_3 => cydff_4);

    \UpDown:CounterUDB:count_down\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (!main_0 * main_1 * main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UpDown:CounterUDB:count_down\,
            clock_0 => ClockBlock_HFCLK,
            main_0 => \UpDown:CounterUDB:dwncnt_stored\,
            main_1 => cy_dffe_3,
            main_2 => cy_dffe_2,
            main_3 => cydff_3,
            main_4 => cydff_4);

    cy_dffe_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_dffe_3,
            clock_0 => ClockBlock_HFCLK,
            main_0 => cy_dffe_3,
            main_1 => Net_771,
            main_2 => Net_591);

    cy_dffe_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_dffe_2,
            clock_0 => ClockBlock_HFCLK,
            main_0 => Net_771,
            main_1 => cy_dffe_2,
            main_2 => Net_589);

    cydff_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_3,
            clock_0 => ClockBlock_HFCLK,
            main_0 => cy_dffe_2);

    cydff_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_4,
            clock_0 => ClockBlock_HFCLK,
            main_0 => cy_dffe_3);

    Net_771:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_771,
            clock_0 => ClockBlock_HFCLK);

END __DEFAULT__;
