# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do uart_tx_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work rtl_work 
# Modifying C:/modeltech64_2020.4/win64/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl {D:/git-repository/fpga_training/uart_tx/rtl/uart_clk_div.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:30:54 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" D:/git-repository/fpga_training/uart_tx/rtl/uart_clk_div.v 
# -- Compiling module uart_clk_div
# 
# Top level modules:
# 	uart_clk_div
# End time: 18:30:54 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl {D:/git-repository/fpga_training/uart_tx/rtl/seg_ctrl.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:30:54 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" D:/git-repository/fpga_training/uart_tx/rtl/seg_ctrl.v 
# -- Compiling module seg_ctrl
# 
# Top level modules:
# 	seg_ctrl
# End time: 18:30:55 on Sep 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl {D:/git-repository/fpga_training/uart_tx/rtl/pulse_cnt.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:30:55 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" D:/git-repository/fpga_training/uart_tx/rtl/pulse_cnt.v 
# -- Compiling module pulse_cnt
# 
# Top level modules:
# 	pulse_cnt
# End time: 18:30:55 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl {D:/git-repository/fpga_training/uart_tx/rtl/key_filter.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:30:55 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" D:/git-repository/fpga_training/uart_tx/rtl/key_filter.v 
# -- Compiling module key_filter
# 
# Top level modules:
# 	key_filter
# End time: 18:30:55 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl {D:/git-repository/fpga_training/uart_tx/rtl/baud_select.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:30:55 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" D:/git-repository/fpga_training/uart_tx/rtl/baud_select.v 
# -- Compiling module baud_select
# 
# Top level modules:
# 	baud_select
# End time: 18:30:55 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl {D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:30:55 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v 
# -- Compiling module uart_tx_v1
# 
# Top level modules:
# 	uart_tx_v1
# End time: 18:30:56 on Sep 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl {D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:30:56 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v 
# -- Compiling module uart_transmitter
# 
# Top level modules:
# 	uart_transmitter
# End time: 18:30:56 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl {D:/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:30:56 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" D:/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v 
# -- Compiling module keyboard_scan
# 
# Top level modules:
# 	keyboard_scan
# End time: 18:30:56 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl {D:/git-repository/fpga_training/uart_tx/rtl/div_clk.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:30:56 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" D:/git-repository/fpga_training/uart_tx/rtl/div_clk.v 
# -- Compiling module div_clk
# 
# Top level modules:
# 	div_clk
# End time: 18:30:56 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/prj {D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:30:56 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/prj" D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v 
# -- Compiling module tx_fifo
# 
# Top level modules:
# 	tx_fifo
# End time: 18:30:56 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/prj/../sim {D:/git-repository/fpga_training/uart_tx/prj/../sim/uart_transmitter_tb.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:30:57 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/prj/../sim" D:/git-repository/fpga_training/uart_tx/prj/../sim/uart_transmitter_tb.v 
# -- Compiling module uart_transmitter_tb
# 
# Top level modules:
# 	uart_transmitter_tb
# End time: 18:30:57 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  uart_transmitter_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" uart_transmitter_tb 
# Start time: 18:30:57 on Sep 14,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: d:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v(31792): (vopt-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
# ** Warning: d:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.v(31792): (vopt-2718) [TFMPC] - Missing connection for port 'eccstatus'.
# ** Note: (vopt-143) Recognized 1 FSM in module "keyboard_scan(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.uart_transmitter_tb(fast)
# Loading work.uart_transmitter(fast)
# Loading work.div_clk(fast)
# Loading work.uart_clk_div(fast)
# Loading work.uart_clk_div(fast__1)
# Loading work.keyboard_scan(fast)
# Loading work.tx_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading work.uart_tx_v1(fast)
# Loading work.baud_select(fast)
# Loading work.key_filter(fast)
# Loading work.pulse_cnt(fast)
# Loading work.seg_ctrl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'pulse_cnt'. The port definition is at: D:/git-repository/fpga_training/uart_tx/rtl/pulse_cnt.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /uart_transmitter_tb/uart_transmitter_inst/baud_select_inst/pulse_cnt_inst File: D:/git-repository/fpga_training/uart_tx/rtl/baud_select.v Line: 21
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/git-repository/fpga_training/uart_tx/prj/../sim/uart_transmitter_tb.v(74)
#    Time: 92420100 ps  Iteration: 0  Instance: /uart_transmitter_tb
# Break in Module uart_transmitter_tb at D:/git-repository/fpga_training/uart_tx/prj/../sim/uart_transmitter_tb.v line 74
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:32:27 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v 
# -- Compiling module uart_tx_v1
# 
# Top level modules:
# 	uart_tx_v1
# End time: 18:32:27 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/sim/uart_transmitter_tb.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:32:27 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/prj/../sim" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/sim/uart_transmitter_tb.v 
# -- Compiling module uart_transmitter_tb
# 
# Top level modules:
# 	uart_transmitter_tb
# End time: 18:32:28 on Sep 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:32:28 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v 
# -- Compiling module uart_transmitter
# 
# Top level modules:
# 	uart_transmitter
# End time: 18:32:28 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/uart_clk_div.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:32:28 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/uart_clk_div.v 
# -- Compiling module uart_clk_div
# 
# Top level modules:
# 	uart_clk_div
# End time: 18:32:28 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/prj -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:32:28 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/prj" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v 
# -- Compiling module tx_fifo
# 
# Top level modules:
# 	tx_fifo
# End time: 18:32:29 on Sep 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/seg_ctrl.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:32:29 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/seg_ctrl.v 
# -- Compiling module seg_ctrl
# 
# Top level modules:
# 	seg_ctrl
# End time: 18:32:29 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/pulse_cnt.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:32:29 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/pulse_cnt.v 
# -- Compiling module pulse_cnt
# 
# Top level modules:
# 	pulse_cnt
# End time: 18:32:29 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:32:30 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v 
# -- Compiling module keyboard_scan
# 
# Top level modules:
# 	keyboard_scan
# End time: 18:32:30 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/key_filter.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:32:30 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/key_filter.v 
# -- Compiling module key_filter
# 
# Top level modules:
# 	key_filter
# End time: 18:32:30 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/div_clk.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:32:30 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/div_clk.v 
# -- Compiling module div_clk
# 
# Top level modules:
# 	div_clk
# End time: 18:32:30 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/baud_select.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:32:31 on Sep 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/uart_tx/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/uart_tx/rtl/baud_select.v 
# -- Compiling module baud_select
# 
# Top level modules:
# 	baud_select
# End time: 18:32:31 on Sep 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.uart_transmitter_tb(fast)
# Loading work.uart_transmitter(fast)
# Loading work.div_clk(fast)
# Loading work.uart_clk_div(fast)
# Loading work.uart_clk_div(fast__1)
# Loading work.keyboard_scan(fast)
# Loading work.tx_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading work.uart_tx_v1(fast)
# Loading work.baud_select(fast)
# Loading work.key_filter(fast)
# Loading work.pulse_cnt(fast)
# Loading work.seg_ctrl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'pulse_cnt'. The port definition is at: D:/git-repository/fpga_training/uart_tx/rtl/pulse_cnt.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /uart_transmitter_tb/uart_transmitter_inst/baud_select_inst/pulse_cnt_inst File: D:/git-repository/fpga_training/uart_tx/rtl/baud_select.v Line: 22
add wave -position end  sim:/uart_transmitter_tb/txd
add wave -position end  sim:/uart_transmitter_tb/sys_rst_n
add wave -position end  sim:/uart_transmitter_tb/sys_clk
add wave -position end  sim:/uart_transmitter_tb/sel
add wave -position end  sim:/uart_transmitter_tb/seg
add wave -position end  sim:/uart_transmitter_tb/row
add wave -position end  sim:/uart_transmitter_tb/key_num
add wave -position end  sim:/uart_transmitter_tb/key_in
add wave -position end  sim:/uart_transmitter_tb/col
run
# ** Note: $stop    : D:/git-repository/fpga_training/uart_tx/sim/uart_transmitter_tb.v(74)
#    Time: 92420100 ps  Iteration: 0  Instance: /uart_transmitter_tb
# Break in Module uart_transmitter_tb at D:/git-repository/fpga_training/uart_tx/sim/uart_transmitter_tb.v line 74
run
add wave -position end  sim:/uart_transmitter_tb/uart_transmitter_inst/baud_select_inst/uart_clk_19200
add wave -position end  sim:/uart_transmitter_tb/uart_transmitter_inst/baud_select_inst/uart_clk_9600
add wave -position end  sim:/uart_transmitter_tb/uart_transmitter_inst/baud_select_inst/uart_clk
add wave -position end  sim:/uart_transmitter_tb/uart_transmitter_inst/baud_select_inst/uart_baud
add wave -position end  sim:/uart_transmitter_tb/uart_transmitter_inst/baud_select_inst/sys_rst_n
add wave -position end  sim:/uart_transmitter_tb/uart_transmitter_inst/baud_select_inst/sys_clk
add wave -position end  sim:/uart_transmitter_tb/uart_transmitter_inst/baud_select_inst/pulse_cnt
add wave -position end  sim:/uart_transmitter_tb/uart_transmitter_inst/baud_select_inst/key_pulse
add wave -position end  sim:/uart_transmitter_tb/uart_transmitter_inst/baud_select_inst/key_in
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.uart_transmitter_tb(fast)
# Loading work.uart_transmitter(fast)
# Loading work.div_clk(fast)
# Loading work.uart_clk_div(fast)
# Loading work.uart_clk_div(fast__1)
# Loading work.keyboard_scan(fast)
# Loading work.tx_fifo(fast)
# Loading altera_mf_ver.dcfifo(fast)
# Loading altera_mf_ver.dcfifo_mixed_widths(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.dcfifo_async(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.dcfifo_dffpipe(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__1)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__2)
# Loading altera_mf_ver.dcfifo_fefifo(fast)
# Loading altera_mf_ver.dcfifo_fefifo(fast__1)
# Loading altera_mf_ver.dcfifo_low_latency(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION(fast)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__3)
# Loading altera_mf_ver.dcfifo_dffpipe(fast__4)
# Loading work.uart_tx_v1(fast)
# Loading work.baud_select(fast)
# Loading work.key_filter(fast)
# Loading work.pulse_cnt(fast)
# Loading work.seg_ctrl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'pulse_cnt'. The port definition is at: D:/git-repository/fpga_training/uart_tx/rtl/pulse_cnt.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /uart_transmitter_tb/uart_transmitter_inst/baud_select_inst/pulse_cnt_inst File: D:/git-repository/fpga_training/uart_tx/rtl/baud_select.v Line: 22
run
# ** Note: $stop    : D:/git-repository/fpga_training/uart_tx/sim/uart_transmitter_tb.v(74)
#    Time: 92420100 ps  Iteration: 0  Instance: /uart_transmitter_tb
# Break in Module uart_transmitter_tb at D:/git-repository/fpga_training/uart_tx/sim/uart_transmitter_tb.v line 74
run
run
