
Drone_Controller_3DOF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a728  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  0800a838  0800a838  0001a838  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800acf8  0800acf8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800acf8  0800acf8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800acf8  0800acf8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800acf8  0800acf8  0001acf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800ad00  0800ad00  0001ad00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800ad08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000818  20000070  0800ad78  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000888  0800ad78  00020888  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ee27  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ea6  00000000  00000000  0003eec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001358  00000000  00000000  00042d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001238  00000000  00000000  000440c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cf8e  00000000  00000000  000452f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001565d  00000000  00000000  00062286  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096444  00000000  00000000  000778e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010dd27  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f80  00000000  00000000  0010dd7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a820 	.word	0x0800a820

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	0800a820 	.word	0x0800a820

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2f>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a54:	bf24      	itt	cs
 8000a56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a5e:	d90d      	bls.n	8000a7c <__aeabi_d2f+0x30>
 8000a60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a80:	d121      	bne.n	8000ac6 <__aeabi_d2f+0x7a>
 8000a82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a86:	bfbc      	itt	lt
 8000a88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	4770      	bxlt	lr
 8000a8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a96:	f1c2 0218 	rsb	r2, r2, #24
 8000a9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aa2:	fa20 f002 	lsr.w	r0, r0, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	f040 0001 	orrne.w	r0, r0, #1
 8000aac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ab4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab8:	ea40 000c 	orr.w	r0, r0, ip
 8000abc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ac0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ac4:	e7cc      	b.n	8000a60 <__aeabi_d2f+0x14>
 8000ac6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aca:	d107      	bne.n	8000adc <__aeabi_d2f+0x90>
 8000acc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ad0:	bf1e      	ittt	ne
 8000ad2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ad6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ada:	4770      	bxne	lr
 8000adc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ae4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_frsub>:
 8000aec:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000af0:	e002      	b.n	8000af8 <__addsf3>
 8000af2:	bf00      	nop

08000af4 <__aeabi_fsub>:
 8000af4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000af8 <__addsf3>:
 8000af8:	0042      	lsls	r2, r0, #1
 8000afa:	bf1f      	itttt	ne
 8000afc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b00:	ea92 0f03 	teqne	r2, r3
 8000b04:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b08:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b0c:	d06a      	beq.n	8000be4 <__addsf3+0xec>
 8000b0e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b12:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b16:	bfc1      	itttt	gt
 8000b18:	18d2      	addgt	r2, r2, r3
 8000b1a:	4041      	eorgt	r1, r0
 8000b1c:	4048      	eorgt	r0, r1
 8000b1e:	4041      	eorgt	r1, r0
 8000b20:	bfb8      	it	lt
 8000b22:	425b      	neglt	r3, r3
 8000b24:	2b19      	cmp	r3, #25
 8000b26:	bf88      	it	hi
 8000b28:	4770      	bxhi	lr
 8000b2a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b32:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b36:	bf18      	it	ne
 8000b38:	4240      	negne	r0, r0
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b42:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b46:	bf18      	it	ne
 8000b48:	4249      	negne	r1, r1
 8000b4a:	ea92 0f03 	teq	r2, r3
 8000b4e:	d03f      	beq.n	8000bd0 <__addsf3+0xd8>
 8000b50:	f1a2 0201 	sub.w	r2, r2, #1
 8000b54:	fa41 fc03 	asr.w	ip, r1, r3
 8000b58:	eb10 000c 	adds.w	r0, r0, ip
 8000b5c:	f1c3 0320 	rsb	r3, r3, #32
 8000b60:	fa01 f103 	lsl.w	r1, r1, r3
 8000b64:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b68:	d502      	bpl.n	8000b70 <__addsf3+0x78>
 8000b6a:	4249      	negs	r1, r1
 8000b6c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b70:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b74:	d313      	bcc.n	8000b9e <__addsf3+0xa6>
 8000b76:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b7a:	d306      	bcc.n	8000b8a <__addsf3+0x92>
 8000b7c:	0840      	lsrs	r0, r0, #1
 8000b7e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b82:	f102 0201 	add.w	r2, r2, #1
 8000b86:	2afe      	cmp	r2, #254	; 0xfe
 8000b88:	d251      	bcs.n	8000c2e <__addsf3+0x136>
 8000b8a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b92:	bf08      	it	eq
 8000b94:	f020 0001 	biceq.w	r0, r0, #1
 8000b98:	ea40 0003 	orr.w	r0, r0, r3
 8000b9c:	4770      	bx	lr
 8000b9e:	0049      	lsls	r1, r1, #1
 8000ba0:	eb40 0000 	adc.w	r0, r0, r0
 8000ba4:	3a01      	subs	r2, #1
 8000ba6:	bf28      	it	cs
 8000ba8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bac:	d2ed      	bcs.n	8000b8a <__addsf3+0x92>
 8000bae:	fab0 fc80 	clz	ip, r0
 8000bb2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bb6:	ebb2 020c 	subs.w	r2, r2, ip
 8000bba:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bbe:	bfaa      	itet	ge
 8000bc0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bc4:	4252      	neglt	r2, r2
 8000bc6:	4318      	orrge	r0, r3
 8000bc8:	bfbc      	itt	lt
 8000bca:	40d0      	lsrlt	r0, r2
 8000bcc:	4318      	orrlt	r0, r3
 8000bce:	4770      	bx	lr
 8000bd0:	f092 0f00 	teq	r2, #0
 8000bd4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bd8:	bf06      	itte	eq
 8000bda:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bde:	3201      	addeq	r2, #1
 8000be0:	3b01      	subne	r3, #1
 8000be2:	e7b5      	b.n	8000b50 <__addsf3+0x58>
 8000be4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000be8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bec:	bf18      	it	ne
 8000bee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf2:	d021      	beq.n	8000c38 <__addsf3+0x140>
 8000bf4:	ea92 0f03 	teq	r2, r3
 8000bf8:	d004      	beq.n	8000c04 <__addsf3+0x10c>
 8000bfa:	f092 0f00 	teq	r2, #0
 8000bfe:	bf08      	it	eq
 8000c00:	4608      	moveq	r0, r1
 8000c02:	4770      	bx	lr
 8000c04:	ea90 0f01 	teq	r0, r1
 8000c08:	bf1c      	itt	ne
 8000c0a:	2000      	movne	r0, #0
 8000c0c:	4770      	bxne	lr
 8000c0e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c12:	d104      	bne.n	8000c1e <__addsf3+0x126>
 8000c14:	0040      	lsls	r0, r0, #1
 8000c16:	bf28      	it	cs
 8000c18:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c1c:	4770      	bx	lr
 8000c1e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c22:	bf3c      	itt	cc
 8000c24:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c28:	4770      	bxcc	lr
 8000c2a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c2e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c32:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c36:	4770      	bx	lr
 8000c38:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c3c:	bf16      	itet	ne
 8000c3e:	4608      	movne	r0, r1
 8000c40:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c44:	4601      	movne	r1, r0
 8000c46:	0242      	lsls	r2, r0, #9
 8000c48:	bf06      	itte	eq
 8000c4a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c4e:	ea90 0f01 	teqeq	r0, r1
 8000c52:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_ui2f>:
 8000c58:	f04f 0300 	mov.w	r3, #0
 8000c5c:	e004      	b.n	8000c68 <__aeabi_i2f+0x8>
 8000c5e:	bf00      	nop

08000c60 <__aeabi_i2f>:
 8000c60:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c64:	bf48      	it	mi
 8000c66:	4240      	negmi	r0, r0
 8000c68:	ea5f 0c00 	movs.w	ip, r0
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c74:	4601      	mov	r1, r0
 8000c76:	f04f 0000 	mov.w	r0, #0
 8000c7a:	e01c      	b.n	8000cb6 <__aeabi_l2f+0x2a>

08000c7c <__aeabi_ul2f>:
 8000c7c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c80:	bf08      	it	eq
 8000c82:	4770      	bxeq	lr
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e00a      	b.n	8000ca0 <__aeabi_l2f+0x14>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_l2f>:
 8000c8c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c90:	bf08      	it	eq
 8000c92:	4770      	bxeq	lr
 8000c94:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c98:	d502      	bpl.n	8000ca0 <__aeabi_l2f+0x14>
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	ea5f 0c01 	movs.w	ip, r1
 8000ca4:	bf02      	ittt	eq
 8000ca6:	4684      	moveq	ip, r0
 8000ca8:	4601      	moveq	r1, r0
 8000caa:	2000      	moveq	r0, #0
 8000cac:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cb0:	bf08      	it	eq
 8000cb2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cb6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cba:	fabc f28c 	clz	r2, ip
 8000cbe:	3a08      	subs	r2, #8
 8000cc0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cc4:	db10      	blt.n	8000ce8 <__aeabi_l2f+0x5c>
 8000cc6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cca:	4463      	add	r3, ip
 8000ccc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cd0:	f1c2 0220 	rsb	r2, r2, #32
 8000cd4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cd8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cdc:	eb43 0002 	adc.w	r0, r3, r2
 8000ce0:	bf08      	it	eq
 8000ce2:	f020 0001 	biceq.w	r0, r0, #1
 8000ce6:	4770      	bx	lr
 8000ce8:	f102 0220 	add.w	r2, r2, #32
 8000cec:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf0:	f1c2 0220 	rsb	r2, r2, #32
 8000cf4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cf8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cfc:	eb43 0002 	adc.w	r0, r3, r2
 8000d00:	bf08      	it	eq
 8000d02:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_fmul>:
 8000d08:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d0c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d10:	bf1e      	ittt	ne
 8000d12:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d16:	ea92 0f0c 	teqne	r2, ip
 8000d1a:	ea93 0f0c 	teqne	r3, ip
 8000d1e:	d06f      	beq.n	8000e00 <__aeabi_fmul+0xf8>
 8000d20:	441a      	add	r2, r3
 8000d22:	ea80 0c01 	eor.w	ip, r0, r1
 8000d26:	0240      	lsls	r0, r0, #9
 8000d28:	bf18      	it	ne
 8000d2a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d2e:	d01e      	beq.n	8000d6e <__aeabi_fmul+0x66>
 8000d30:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d34:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d38:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d3c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d44:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d48:	bf3e      	ittt	cc
 8000d4a:	0049      	lslcc	r1, r1, #1
 8000d4c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d50:	005b      	lslcc	r3, r3, #1
 8000d52:	ea40 0001 	orr.w	r0, r0, r1
 8000d56:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d5a:	2afd      	cmp	r2, #253	; 0xfd
 8000d5c:	d81d      	bhi.n	8000d9a <__aeabi_fmul+0x92>
 8000d5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d66:	bf08      	it	eq
 8000d68:	f020 0001 	biceq.w	r0, r0, #1
 8000d6c:	4770      	bx	lr
 8000d6e:	f090 0f00 	teq	r0, #0
 8000d72:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d76:	bf08      	it	eq
 8000d78:	0249      	lsleq	r1, r1, #9
 8000d7a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d7e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d82:	3a7f      	subs	r2, #127	; 0x7f
 8000d84:	bfc2      	ittt	gt
 8000d86:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d8a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d8e:	4770      	bxgt	lr
 8000d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d94:	f04f 0300 	mov.w	r3, #0
 8000d98:	3a01      	subs	r2, #1
 8000d9a:	dc5d      	bgt.n	8000e58 <__aeabi_fmul+0x150>
 8000d9c:	f112 0f19 	cmn.w	r2, #25
 8000da0:	bfdc      	itt	le
 8000da2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000da6:	4770      	bxle	lr
 8000da8:	f1c2 0200 	rsb	r2, r2, #0
 8000dac:	0041      	lsls	r1, r0, #1
 8000dae:	fa21 f102 	lsr.w	r1, r1, r2
 8000db2:	f1c2 0220 	rsb	r2, r2, #32
 8000db6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dba:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dbe:	f140 0000 	adc.w	r0, r0, #0
 8000dc2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dc6:	bf08      	it	eq
 8000dc8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dcc:	4770      	bx	lr
 8000dce:	f092 0f00 	teq	r2, #0
 8000dd2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dd6:	bf02      	ittt	eq
 8000dd8:	0040      	lsleq	r0, r0, #1
 8000dda:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dde:	3a01      	subeq	r2, #1
 8000de0:	d0f9      	beq.n	8000dd6 <__aeabi_fmul+0xce>
 8000de2:	ea40 000c 	orr.w	r0, r0, ip
 8000de6:	f093 0f00 	teq	r3, #0
 8000dea:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dee:	bf02      	ittt	eq
 8000df0:	0049      	lsleq	r1, r1, #1
 8000df2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000df6:	3b01      	subeq	r3, #1
 8000df8:	d0f9      	beq.n	8000dee <__aeabi_fmul+0xe6>
 8000dfa:	ea41 010c 	orr.w	r1, r1, ip
 8000dfe:	e78f      	b.n	8000d20 <__aeabi_fmul+0x18>
 8000e00:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e04:	ea92 0f0c 	teq	r2, ip
 8000e08:	bf18      	it	ne
 8000e0a:	ea93 0f0c 	teqne	r3, ip
 8000e0e:	d00a      	beq.n	8000e26 <__aeabi_fmul+0x11e>
 8000e10:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e14:	bf18      	it	ne
 8000e16:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	d1d8      	bne.n	8000dce <__aeabi_fmul+0xc6>
 8000e1c:	ea80 0001 	eor.w	r0, r0, r1
 8000e20:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e24:	4770      	bx	lr
 8000e26:	f090 0f00 	teq	r0, #0
 8000e2a:	bf17      	itett	ne
 8000e2c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e30:	4608      	moveq	r0, r1
 8000e32:	f091 0f00 	teqne	r1, #0
 8000e36:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e3a:	d014      	beq.n	8000e66 <__aeabi_fmul+0x15e>
 8000e3c:	ea92 0f0c 	teq	r2, ip
 8000e40:	d101      	bne.n	8000e46 <__aeabi_fmul+0x13e>
 8000e42:	0242      	lsls	r2, r0, #9
 8000e44:	d10f      	bne.n	8000e66 <__aeabi_fmul+0x15e>
 8000e46:	ea93 0f0c 	teq	r3, ip
 8000e4a:	d103      	bne.n	8000e54 <__aeabi_fmul+0x14c>
 8000e4c:	024b      	lsls	r3, r1, #9
 8000e4e:	bf18      	it	ne
 8000e50:	4608      	movne	r0, r1
 8000e52:	d108      	bne.n	8000e66 <__aeabi_fmul+0x15e>
 8000e54:	ea80 0001 	eor.w	r0, r0, r1
 8000e58:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e64:	4770      	bx	lr
 8000e66:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e6a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e6e:	4770      	bx	lr

08000e70 <__aeabi_fdiv>:
 8000e70:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e74:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e78:	bf1e      	ittt	ne
 8000e7a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e7e:	ea92 0f0c 	teqne	r2, ip
 8000e82:	ea93 0f0c 	teqne	r3, ip
 8000e86:	d069      	beq.n	8000f5c <__aeabi_fdiv+0xec>
 8000e88:	eba2 0203 	sub.w	r2, r2, r3
 8000e8c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e90:	0249      	lsls	r1, r1, #9
 8000e92:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e96:	d037      	beq.n	8000f08 <__aeabi_fdiv+0x98>
 8000e98:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e9c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ea0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ea4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	bf38      	it	cc
 8000eac:	005b      	lslcc	r3, r3, #1
 8000eae:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eb2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	bf24      	itt	cs
 8000eba:	1a5b      	subcs	r3, r3, r1
 8000ebc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ec0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ec4:	bf24      	itt	cs
 8000ec6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000eca:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ece:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ed2:	bf24      	itt	cs
 8000ed4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ed8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000edc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ee0:	bf24      	itt	cs
 8000ee2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ee6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eea:	011b      	lsls	r3, r3, #4
 8000eec:	bf18      	it	ne
 8000eee:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ef2:	d1e0      	bne.n	8000eb6 <__aeabi_fdiv+0x46>
 8000ef4:	2afd      	cmp	r2, #253	; 0xfd
 8000ef6:	f63f af50 	bhi.w	8000d9a <__aeabi_fmul+0x92>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f00:	bf08      	it	eq
 8000f02:	f020 0001 	biceq.w	r0, r0, #1
 8000f06:	4770      	bx	lr
 8000f08:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f0c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f10:	327f      	adds	r2, #127	; 0x7f
 8000f12:	bfc2      	ittt	gt
 8000f14:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f18:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f1c:	4770      	bxgt	lr
 8000f1e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f22:	f04f 0300 	mov.w	r3, #0
 8000f26:	3a01      	subs	r2, #1
 8000f28:	e737      	b.n	8000d9a <__aeabi_fmul+0x92>
 8000f2a:	f092 0f00 	teq	r2, #0
 8000f2e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f32:	bf02      	ittt	eq
 8000f34:	0040      	lsleq	r0, r0, #1
 8000f36:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f3a:	3a01      	subeq	r2, #1
 8000f3c:	d0f9      	beq.n	8000f32 <__aeabi_fdiv+0xc2>
 8000f3e:	ea40 000c 	orr.w	r0, r0, ip
 8000f42:	f093 0f00 	teq	r3, #0
 8000f46:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0049      	lsleq	r1, r1, #1
 8000f4e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f52:	3b01      	subeq	r3, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fdiv+0xda>
 8000f56:	ea41 010c 	orr.w	r1, r1, ip
 8000f5a:	e795      	b.n	8000e88 <__aeabi_fdiv+0x18>
 8000f5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f60:	ea92 0f0c 	teq	r2, ip
 8000f64:	d108      	bne.n	8000f78 <__aeabi_fdiv+0x108>
 8000f66:	0242      	lsls	r2, r0, #9
 8000f68:	f47f af7d 	bne.w	8000e66 <__aeabi_fmul+0x15e>
 8000f6c:	ea93 0f0c 	teq	r3, ip
 8000f70:	f47f af70 	bne.w	8000e54 <__aeabi_fmul+0x14c>
 8000f74:	4608      	mov	r0, r1
 8000f76:	e776      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000f78:	ea93 0f0c 	teq	r3, ip
 8000f7c:	d104      	bne.n	8000f88 <__aeabi_fdiv+0x118>
 8000f7e:	024b      	lsls	r3, r1, #9
 8000f80:	f43f af4c 	beq.w	8000e1c <__aeabi_fmul+0x114>
 8000f84:	4608      	mov	r0, r1
 8000f86:	e76e      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000f88:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f8c:	bf18      	it	ne
 8000f8e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f92:	d1ca      	bne.n	8000f2a <__aeabi_fdiv+0xba>
 8000f94:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f98:	f47f af5c 	bne.w	8000e54 <__aeabi_fmul+0x14c>
 8000f9c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fa0:	f47f af3c 	bne.w	8000e1c <__aeabi_fmul+0x114>
 8000fa4:	e75f      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000fa6:	bf00      	nop

08000fa8 <__gesf2>:
 8000fa8:	f04f 3cff 	mov.w	ip, #4294967295
 8000fac:	e006      	b.n	8000fbc <__cmpsf2+0x4>
 8000fae:	bf00      	nop

08000fb0 <__lesf2>:
 8000fb0:	f04f 0c01 	mov.w	ip, #1
 8000fb4:	e002      	b.n	8000fbc <__cmpsf2+0x4>
 8000fb6:	bf00      	nop

08000fb8 <__cmpsf2>:
 8000fb8:	f04f 0c01 	mov.w	ip, #1
 8000fbc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fc0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fc4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fcc:	bf18      	it	ne
 8000fce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fd2:	d011      	beq.n	8000ff8 <__cmpsf2+0x40>
 8000fd4:	b001      	add	sp, #4
 8000fd6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fda:	bf18      	it	ne
 8000fdc:	ea90 0f01 	teqne	r0, r1
 8000fe0:	bf58      	it	pl
 8000fe2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fe6:	bf88      	it	hi
 8000fe8:	17c8      	asrhi	r0, r1, #31
 8000fea:	bf38      	it	cc
 8000fec:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ff0:	bf18      	it	ne
 8000ff2:	f040 0001 	orrne.w	r0, r0, #1
 8000ff6:	4770      	bx	lr
 8000ff8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ffc:	d102      	bne.n	8001004 <__cmpsf2+0x4c>
 8000ffe:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001002:	d105      	bne.n	8001010 <__cmpsf2+0x58>
 8001004:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001008:	d1e4      	bne.n	8000fd4 <__cmpsf2+0x1c>
 800100a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800100e:	d0e1      	beq.n	8000fd4 <__cmpsf2+0x1c>
 8001010:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <__aeabi_cfrcmple>:
 8001018:	4684      	mov	ip, r0
 800101a:	4608      	mov	r0, r1
 800101c:	4661      	mov	r1, ip
 800101e:	e7ff      	b.n	8001020 <__aeabi_cfcmpeq>

08001020 <__aeabi_cfcmpeq>:
 8001020:	b50f      	push	{r0, r1, r2, r3, lr}
 8001022:	f7ff ffc9 	bl	8000fb8 <__cmpsf2>
 8001026:	2800      	cmp	r0, #0
 8001028:	bf48      	it	mi
 800102a:	f110 0f00 	cmnmi.w	r0, #0
 800102e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001030 <__aeabi_fcmpeq>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff fff4 	bl	8001020 <__aeabi_cfcmpeq>
 8001038:	bf0c      	ite	eq
 800103a:	2001      	moveq	r0, #1
 800103c:	2000      	movne	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_fcmplt>:
 8001044:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001048:	f7ff ffea 	bl	8001020 <__aeabi_cfcmpeq>
 800104c:	bf34      	ite	cc
 800104e:	2001      	movcc	r0, #1
 8001050:	2000      	movcs	r0, #0
 8001052:	f85d fb08 	ldr.w	pc, [sp], #8
 8001056:	bf00      	nop

08001058 <__aeabi_fcmple>:
 8001058:	f84d ed08 	str.w	lr, [sp, #-8]!
 800105c:	f7ff ffe0 	bl	8001020 <__aeabi_cfcmpeq>
 8001060:	bf94      	ite	ls
 8001062:	2001      	movls	r0, #1
 8001064:	2000      	movhi	r0, #0
 8001066:	f85d fb08 	ldr.w	pc, [sp], #8
 800106a:	bf00      	nop

0800106c <__aeabi_fcmpge>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff ffd2 	bl	8001018 <__aeabi_cfrcmple>
 8001074:	bf94      	ite	ls
 8001076:	2001      	movls	r0, #1
 8001078:	2000      	movhi	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmpgt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffc8 	bl	8001018 <__aeabi_cfrcmple>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmpun>:
 8001094:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001098:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800109c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010a0:	d102      	bne.n	80010a8 <__aeabi_fcmpun+0x14>
 80010a2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010a6:	d108      	bne.n	80010ba <__aeabi_fcmpun+0x26>
 80010a8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010ac:	d102      	bne.n	80010b4 <__aeabi_fcmpun+0x20>
 80010ae:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010b2:	d102      	bne.n	80010ba <__aeabi_fcmpun+0x26>
 80010b4:	f04f 0000 	mov.w	r0, #0
 80010b8:	4770      	bx	lr
 80010ba:	f04f 0001 	mov.w	r0, #1
 80010be:	4770      	bx	lr

080010c0 <__aeabi_f2iz>:
 80010c0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010c4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010c8:	d30f      	bcc.n	80010ea <__aeabi_f2iz+0x2a>
 80010ca:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010ce:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010d2:	d90d      	bls.n	80010f0 <__aeabi_f2iz+0x30>
 80010d4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010dc:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010e0:	fa23 f002 	lsr.w	r0, r3, r2
 80010e4:	bf18      	it	ne
 80010e6:	4240      	negne	r0, r0
 80010e8:	4770      	bx	lr
 80010ea:	f04f 0000 	mov.w	r0, #0
 80010ee:	4770      	bx	lr
 80010f0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010f4:	d101      	bne.n	80010fa <__aeabi_f2iz+0x3a>
 80010f6:	0242      	lsls	r2, r0, #9
 80010f8:	d105      	bne.n	8001106 <__aeabi_f2iz+0x46>
 80010fa:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010fe:	bf08      	it	eq
 8001100:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001104:	4770      	bx	lr
 8001106:	f04f 0000 	mov.w	r0, #0
 800110a:	4770      	bx	lr

0800110c <read_chip_id>:
*              and can be used to check whether communication is functioning.
* @param[in] - NONE.
* @return    - NO_ERR if chip_id is equal to 0x55, otherwise CHIP_ID_INVALID_ERR.
*/
static bmp_err_t read_chip_id (void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af04      	add	r7, sp, #16
	uint8_t out_buff = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	71bb      	strb	r3, [r7, #6]
	uint8_t ret_val = NO_ERR;
 8001116:	2300      	movs	r3, #0
 8001118:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CHIP_ID_REG, 1, &out_buff, 1, BMP_I2C_TIMEOUT);
 800111a:	2301      	movs	r3, #1
 800111c:	9302      	str	r3, [sp, #8]
 800111e:	2301      	movs	r3, #1
 8001120:	9301      	str	r3, [sp, #4]
 8001122:	1dbb      	adds	r3, r7, #6
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	2301      	movs	r3, #1
 8001128:	22d0      	movs	r2, #208	; 0xd0
 800112a:	21ef      	movs	r1, #239	; 0xef
 800112c:	4806      	ldr	r0, [pc, #24]	; (8001148 <read_chip_id+0x3c>)
 800112e:	f002 ffdf 	bl	80040f0 <HAL_I2C_Mem_Read>

	if (BMP_CHIP_ID_VAL != out_buff)
 8001132:	79bb      	ldrb	r3, [r7, #6]
 8001134:	2b55      	cmp	r3, #85	; 0x55
 8001136:	d001      	beq.n	800113c <read_chip_id+0x30>
	{
		ret_val = CHIP_ID_INVALID_ERR;
 8001138:	2301      	movs	r3, #1
 800113a:	71fb      	strb	r3, [r7, #7]
	}

	return ret_val;
 800113c:	79fb      	ldrb	r3, [r7, #7]
}
 800113e:	4618      	mov	r0, r3
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	2000008c 	.word	0x2000008c

0800114c <set_oss>:
* @param[in] - struct of type oss_t
* @param[in] - enum of type oss_ratio_t
* @return    - None
*/
static void set_oss (oss_t * oss, oss_ratio_t ratio)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b088      	sub	sp, #32
 8001150:	af04      	add	r7, sp, #16
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	460b      	mov	r3, r1
 8001156:	70fb      	strb	r3, [r7, #3]
	uint8_t in_buff[2] = {0};
 8001158:	2300      	movs	r3, #0
 800115a:	81bb      	strh	r3, [r7, #12]

	switch (ratio)
 800115c:	78fb      	ldrb	r3, [r7, #3]
 800115e:	2b03      	cmp	r3, #3
 8001160:	d81a      	bhi.n	8001198 <set_oss+0x4c>
 8001162:	a201      	add	r2, pc, #4	; (adr r2, 8001168 <set_oss+0x1c>)
 8001164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001168:	08001179 	.word	0x08001179
 800116c:	08001181 	.word	0x08001181
 8001170:	08001189 	.word	0x08001189
 8001174:	08001191 	.word	0x08001191
	{
		case ULTRA_LOW_PWR_MODE:
		{
			oss->wait_time = BMP_OSS0_CONV_TIME;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2205      	movs	r2, #5
 800117c:	705a      	strb	r2, [r3, #1]
			break;
 800117e:	e00f      	b.n	80011a0 <set_oss+0x54>
		}
		case STANDARD_MODE:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2208      	movs	r2, #8
 8001184:	705a      	strb	r2, [r3, #1]
			break;
 8001186:	e00b      	b.n	80011a0 <set_oss+0x54>
		}
		case HIGH:
		{
			oss->wait_time = BMP_OSS2_CONV_TIME;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	220e      	movs	r2, #14
 800118c:	705a      	strb	r2, [r3, #1]
			break;
 800118e:	e007      	b.n	80011a0 <set_oss+0x54>
		}
		case ULTRA_HIGH_RESOLUTION:
		{
			oss->wait_time = BMP_OSS3_CONV_TIME;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	221a      	movs	r2, #26
 8001194:	705a      	strb	r2, [r3, #1]
			break;
 8001196:	e003      	b.n	80011a0 <set_oss+0x54>
		}
		default:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2208      	movs	r2, #8
 800119c:	705a      	strb	r2, [r3, #1]
			break;
 800119e:	bf00      	nop
		}
	}

	oss->ratio = ratio;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	78fa      	ldrb	r2, [r7, #3]
 80011a4:	701a      	strb	r2, [r3, #0]

	//BMP_SET_I2CRW_REG (in_buff[1], BMP_CTRL_OSS_MASK(ratio));

	ratio = (ratio & 0x3) << 6;
 80011a6:	78fb      	ldrb	r3, [r7, #3]
 80011a8:	019b      	lsls	r3, r3, #6
 80011aa:	70fb      	strb	r3, [r7, #3]
	in_buff[1] = ratio;
 80011ac:	78fb      	ldrb	r3, [r7, #3]
 80011ae:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, in_buff, 2, BMP_I2C_TIMEOUT );
 80011b0:	2301      	movs	r3, #1
 80011b2:	9302      	str	r3, [sp, #8]
 80011b4:	2302      	movs	r3, #2
 80011b6:	9301      	str	r3, [sp, #4]
 80011b8:	f107 030c 	add.w	r3, r7, #12
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	2301      	movs	r3, #1
 80011c0:	22f4      	movs	r2, #244	; 0xf4
 80011c2:	21ee      	movs	r1, #238	; 0xee
 80011c4:	4803      	ldr	r0, [pc, #12]	; (80011d4 <set_oss+0x88>)
 80011c6:	f002 fe99 	bl	8003efc <HAL_I2C_Mem_Write>
}
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	2000008c 	.word	0x2000008c

080011d8 <read_calib_data>:
*              This is used to compensate offset, temperature dependence and other parameters of the sensor.
* @param[in] - struct of type bmp_calib_param_t
* @return    - NO_ERR if read calibration data are valid otherwise READ_CALIB_ERR.
*/
static bmp_err_t read_calib_data (short * calib_data)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08e      	sub	sp, #56	; 0x38
 80011dc:	af04      	add	r7, sp, #16
 80011de:	6078      	str	r0, [r7, #4]
	bmp_err_t ret_val = NO_ERR;
 80011e0:	2300      	movs	r3, #0
 80011e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_buff[BMP_CALIB_DATA_SIZE] = {0};
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	f107 0310 	add.w	r3, r7, #16
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
 80011f8:	821a      	strh	r2, [r3, #16]
	uint8_t i = 0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t j = 1;
 8001200:	2301      	movs	r3, #1
 8001202:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CALIB_ADDR, 1, out_buff, BMP_CALIB_DATA_SIZE, BMP_I2C_TIMEOUT);
 8001206:	2301      	movs	r3, #1
 8001208:	9302      	str	r3, [sp, #8]
 800120a:	2316      	movs	r3, #22
 800120c:	9301      	str	r3, [sp, #4]
 800120e:	f107 030c 	add.w	r3, r7, #12
 8001212:	9300      	str	r3, [sp, #0]
 8001214:	2301      	movs	r3, #1
 8001216:	22aa      	movs	r2, #170	; 0xaa
 8001218:	21ef      	movs	r1, #239	; 0xef
 800121a:	4828      	ldr	r0, [pc, #160]	; (80012bc <read_calib_data+0xe4>)
 800121c:	f002 ff68 	bl	80040f0 <HAL_I2C_Mem_Read>

	// Store read calib data to bmp_calib struct.
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 8001220:	2300      	movs	r3, #0
 8001222:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001226:	e03e      	b.n	80012a6 <read_calib_data+0xce>
	{
		calib_data[i] = (out_buff[i * 2] << 8) | out_buff[j];
 8001228:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001232:	4413      	add	r3, r2
 8001234:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001238:	021b      	lsls	r3, r3, #8
 800123a:	b219      	sxth	r1, r3
 800123c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001240:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001244:	4413      	add	r3, r2
 8001246:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800124a:	b21a      	sxth	r2, r3
 800124c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	4403      	add	r3, r0
 8001256:	430a      	orrs	r2, r1
 8001258:	b212      	sxth	r2, r2
 800125a:	801a      	strh	r2, [r3, #0]

		// checking that none of the words has the value 0 or 0xFFFF.
		if ((0 == calib_data[i]) | (-1 == calib_data[i]))
 800125c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	4413      	add	r3, r2
 8001266:	f9b3 3000 	ldrsh.w	r3, [r3]
 800126a:	2b00      	cmp	r3, #0
 800126c:	bf0c      	ite	eq
 800126e:	2301      	moveq	r3, #1
 8001270:	2300      	movne	r3, #0
 8001272:	b2da      	uxtb	r2, r3
 8001274:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	6879      	ldr	r1, [r7, #4]
 800127c:	440b      	add	r3, r1
 800127e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001286:	bf0c      	ite	eq
 8001288:	2301      	moveq	r3, #1
 800128a:	2300      	movne	r3, #0
 800128c:	b2db      	uxtb	r3, r3
 800128e:	4313      	orrs	r3, r2
 8001290:	b2db      	uxtb	r3, r3
 8001292:	2b00      	cmp	r3, #0
 8001294:	d002      	beq.n	800129c <read_calib_data+0xc4>
		{
			ret_val = GET_CALIB_ERR;
 8001296:	2302      	movs	r3, #2
 8001298:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 800129c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80012a0:	3301      	adds	r3, #1
 80012a2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80012a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80012aa:	2b0b      	cmp	r3, #11
 80012ac:	d9bc      	bls.n	8001228 <read_calib_data+0x50>
		}
	}

	return ret_val;
 80012ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3728      	adds	r7, #40	; 0x28
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	2000008c 	.word	0x2000008c

080012c0 <bmp_init>:
* @brief:    - Performe initial sequence of BMP sensor
* @param[in] - pointer to struct of type bmp_calib_param_t
* @return    - None.
*/
void bmp_init (bmp_t * bmp)
{
 80012c0:	b590      	push	{r4, r7, lr}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	memset(bmp, 0x00, sizeof(&bmp)); // clear bmp strut;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2204      	movs	r2, #4
 80012cc:	2100      	movs	r1, #0
 80012ce:	4618      	mov	r0, r3
 80012d0:	f009 f996 	bl	800a600 <memset>
	bmp->err = read_chip_id ();      // check chip validity and I2C communication.
 80012d4:	687c      	ldr	r4, [r7, #4]
 80012d6:	f7ff ff19 	bl	800110c <read_chip_id>
 80012da:	4603      	mov	r3, r0
 80012dc:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	bmp->err = read_calib_data ((short *)&bmp->calib);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	687c      	ldr	r4, [r7, #4]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff ff77 	bl	80011d8 <read_calib_data>
 80012ea:	4603      	mov	r3, r0
 80012ec:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	set_oss (&bmp->oss, STANDARD_MODE);       // set oversampling settings
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3338      	adds	r3, #56	; 0x38
 80012f4:	2101      	movs	r1, #1
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff ff28 	bl	800114c <set_oss>
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	bd90      	pop	{r4, r7, pc}

08001304 <getRange>:
#include "stm32f1xx_hal.h"

extern I2C_HandleTypeDef hi2c1;

int getRange (void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af02      	add	r7, sp, #8
	char error = 1;
 800130a:	2301      	movs	r3, #1
 800130c:	71fb      	strb	r3, [r7, #7]

		unsigned char command = 0x51;
 800130e:	2351      	movs	r3, #81	; 0x51
 8001310:	71bb      	strb	r3, [r7, #6]
		error = HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
 8001312:	1dba      	adds	r2, r7, #6
 8001314:	2301      	movs	r3, #1
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	2301      	movs	r3, #1
 800131a:	21e0      	movs	r1, #224	; 0xe0
 800131c:	480d      	ldr	r0, [pc, #52]	; (8001354 <getRange+0x50>)
 800131e:	f002 fa8f 	bl	8003840 <HAL_I2C_Master_Transmit>
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
//		HAL_Delay(50);
				if (!error) {
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d10c      	bne.n	8001346 <getRange+0x42>
					unsigned char range[2];
					HAL_I2C_Master_Receive(&hi2c1, 225, range, 2, I2C_TIMEOUT);
 800132c:	1d3a      	adds	r2, r7, #4
 800132e:	2301      	movs	r3, #1
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	2302      	movs	r3, #2
 8001334:	21e1      	movs	r1, #225	; 0xe1
 8001336:	4807      	ldr	r0, [pc, #28]	; (8001354 <getRange+0x50>)
 8001338:	f002 fb80 	bl	8003a3c <HAL_I2C_Master_Receive>
					return (range[0] << BYTE_SHIFT) | range[1];
 800133c:	793b      	ldrb	r3, [r7, #4]
 800133e:	021b      	lsls	r3, r3, #8
 8001340:	797a      	ldrb	r2, [r7, #5]
 8001342:	4313      	orrs	r3, r2
 8001344:	e001      	b.n	800134a <getRange+0x46>
				}



	return -1;
 8001346:	f04f 33ff 	mov.w	r3, #4294967295

}
 800134a:	4618      	mov	r0, r3
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	2000008c 	.word	0x2000008c

08001358 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001366:	4618      	mov	r0, r3
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	bc80      	pop	{r7}
 800136e:	4770      	bx	lr

08001370 <_ZSt4asinf>:
  using ::asin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  asin(float __x)
  { return __builtin_asinf(__x); }
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f007 ffe9 	bl	8009350 <asinf>
 800137e:	4603      	mov	r3, r0
 8001380:	4618      	mov	r0, r3
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f007 ff69 	bl	8009268 <cosf>
 8001396:	4603      	mov	r3, r0
 8001398:	4618      	mov	r0, r3
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f007 fff7 	bl	800939c <sqrtf>
 80013ae:	4603      	mov	r3, r0
 80013b0:	4618      	mov	r0, r3
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f001 f93a 	bl	800263a <_ZNSaIdED1Ev>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4618      	mov	r0, r3
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <_ZNSt12_Vector_baseIdSaIdEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4618      	mov	r0, r3
 80013dc:	f001 f91d 	bl	800261a <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1Ev>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	4618      	mov	r0, r3
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <_ZNSt6vectorIdSaIdEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b082      	sub	sp, #8
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff ffeb 	bl	80013d0 <_ZNSt12_Vector_baseIdSaIdEEC1Ev>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4618      	mov	r0, r3
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001408:	f001 fd8c 	bl	8002f24 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 800140c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001410:	f001 fdea 	bl	8002fe8 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001414:	f000 f86c 	bl	80014f0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001418:	f000 fb2c 	bl	8001a74 <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 800141c:	f000 f8b8 	bl	8001590 <_ZL12MX_I2C1_Initv>
  MX_TIM2_Init();
 8001420:	f000 f9b4 	bl	800178c <_ZL12MX_TIM2_Initv>
  MX_TIM1_Init();
 8001424:	f000 f8e8 	bl	80015f8 <_ZL12MX_TIM1_Initv>
  MX_USART2_UART_Init();
 8001428:	f000 faf4 	bl	8001a14 <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 800142c:	f000 fa0a 	bl	8001844 <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 8001430:	f000 fa92 	bl	8001958 <_ZL12MX_TIM4_Initv>
  /* USER CODE BEGIN 2 */

  MPU6050_Baslat();
 8001434:	f000 fba2 	bl	8001b7c <_Z14MPU6050_Baslatv>
  bmp_init(&bmp);
 8001438:	4825      	ldr	r0, [pc, #148]	; (80014d0 <main+0xcc>)
 800143a:	f7ff ff41 	bl	80012c0 <bmp_init>
  //Gyro kalibrasyon hatalarn hesapla.
  HAL_Delay(2000);
 800143e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001442:	f001 fdd1 	bl	8002fe8 <HAL_Delay>
  GyroXh=GyroErr(GYRO_X_ADDR)/65.5; GyroYh=GyroErr(GYRO_Y_ADDR)/65.5; GyroZh=GyroErr(GYRO_Z_ADDR)/65.5;
 8001446:	2043      	movs	r0, #67	; 0x43
 8001448:	f000 fdd2 	bl	8001ff0 <_Z7GyroErrh>
 800144c:	4603      	mov	r3, r0
 800144e:	4921      	ldr	r1, [pc, #132]	; (80014d4 <main+0xd0>)
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fd0d 	bl	8000e70 <__aeabi_fdiv>
 8001456:	4603      	mov	r3, r0
 8001458:	461a      	mov	r2, r3
 800145a:	4b1f      	ldr	r3, [pc, #124]	; (80014d8 <main+0xd4>)
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	2045      	movs	r0, #69	; 0x45
 8001460:	f000 fdc6 	bl	8001ff0 <_Z7GyroErrh>
 8001464:	4603      	mov	r3, r0
 8001466:	491b      	ldr	r1, [pc, #108]	; (80014d4 <main+0xd0>)
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff fd01 	bl	8000e70 <__aeabi_fdiv>
 800146e:	4603      	mov	r3, r0
 8001470:	461a      	mov	r2, r3
 8001472:	4b1a      	ldr	r3, [pc, #104]	; (80014dc <main+0xd8>)
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	2047      	movs	r0, #71	; 0x47
 8001478:	f000 fdba 	bl	8001ff0 <_Z7GyroErrh>
 800147c:	4603      	mov	r3, r0
 800147e:	4915      	ldr	r1, [pc, #84]	; (80014d4 <main+0xd0>)
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff fcf5 	bl	8000e70 <__aeabi_fdiv>
 8001486:	4603      	mov	r3, r0
 8001488:	461a      	mov	r2, r3
 800148a:	4b15      	ldr	r3, [pc, #84]	; (80014e0 <main+0xdc>)
 800148c:	601a      	str	r2, [r3, #0]
  //Kontrolc Timer'
  HAL_TIM_Base_Start_IT(&htim2);
 800148e:	4815      	ldr	r0, [pc, #84]	; (80014e4 <main+0xe0>)
 8001490:	f004 f9f4 	bl	800587c <HAL_TIM_Base_Start_IT>

  //Micros timer
  HAL_TIM_Base_Start(&htim3);
 8001494:	4814      	ldr	r0, [pc, #80]	; (80014e8 <main+0xe4>)
 8001496:	f004 f9a7 	bl	80057e8 <HAL_TIM_Base_Start>


  //PWM k timer'lar
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800149a:	2100      	movs	r1, #0
 800149c:	4813      	ldr	r0, [pc, #76]	; (80014ec <main+0xe8>)
 800149e:	f004 fa8f 	bl	80059c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80014a2:	2104      	movs	r1, #4
 80014a4:	4811      	ldr	r0, [pc, #68]	; (80014ec <main+0xe8>)
 80014a6:	f004 fa8b 	bl	80059c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80014aa:	2108      	movs	r1, #8
 80014ac:	480f      	ldr	r0, [pc, #60]	; (80014ec <main+0xe8>)
 80014ae:	f004 fa87 	bl	80059c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80014b2:	210c      	movs	r1, #12
 80014b4:	480d      	ldr	r0, [pc, #52]	; (80014ec <main+0xe8>)
 80014b6:	f004 fa83 	bl	80059c0 <HAL_TIM_PWM_Start>

  //PPM Input Capture Kanallar
  //HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 80014ba:	2108      	movs	r1, #8
 80014bc:	480a      	ldr	r0, [pc, #40]	; (80014e8 <main+0xe4>)
 80014be:	f004 fb79 	bl	8005bb4 <HAL_TIM_IC_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  SendTelem();
 80014c2:	f000 fd0d 	bl	8001ee0 <_Z9SendTelemv>

	  Check_Arm();
 80014c6:	f000 fb9b 	bl	8001c00 <_Z9Check_Armv>
	  Check_Disarm();
 80014ca:	f000 fbf1 	bl	8001cb0 <_Z12Check_Disarmv>
	  SendTelem();
 80014ce:	e7f8      	b.n	80014c2 <main+0xbe>
 80014d0:	20000828 	.word	0x20000828
 80014d4:	42830000 	.word	0x42830000
 80014d8:	20000258 	.word	0x20000258
 80014dc:	2000025c 	.word	0x2000025c
 80014e0:	20000260 	.word	0x20000260
 80014e4:	20000128 	.word	0x20000128
 80014e8:	20000170 	.word	0x20000170
 80014ec:	200000e0 	.word	0x200000e0

080014f0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b090      	sub	sp, #64	; 0x40
 80014f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f6:	f107 0318 	add.w	r3, r7, #24
 80014fa:	2228      	movs	r2, #40	; 0x28
 80014fc:	2100      	movs	r1, #0
 80014fe:	4618      	mov	r0, r3
 8001500:	f009 f87e 	bl	800a600 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	609a      	str	r2, [r3, #8]
 800150e:	60da      	str	r2, [r3, #12]
 8001510:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001512:	2301      	movs	r3, #1
 8001514:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001516:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800151a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800151c:	2300      	movs	r3, #0
 800151e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001520:	2301      	movs	r3, #1
 8001522:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001524:	2302      	movs	r3, #2
 8001526:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001528:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800152c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800152e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001532:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001534:	f107 0318 	add.w	r3, r7, #24
 8001538:	4618      	mov	r0, r3
 800153a:	f003 fceb 	bl	8004f14 <HAL_RCC_OscConfig>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	bf14      	ite	ne
 8001544:	2301      	movne	r3, #1
 8001546:	2300      	moveq	r3, #0
 8001548:	b2db      	uxtb	r3, r3
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 800154e:	f001 f85f 	bl	8002610 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001552:	230f      	movs	r3, #15
 8001554:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001556:	2302      	movs	r3, #2
 8001558:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800155e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001562:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001568:	1d3b      	adds	r3, r7, #4
 800156a:	2102      	movs	r1, #2
 800156c:	4618      	mov	r0, r3
 800156e:	f003 ff51 	bl	8005414 <HAL_RCC_ClockConfig>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	bf14      	ite	ne
 8001578:	2301      	movne	r3, #1
 800157a:	2300      	moveq	r3, #0
 800157c:	b2db      	uxtb	r3, r3
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8001582:	f001 f845 	bl	8002610 <Error_Handler>
  }
}
 8001586:	bf00      	nop
 8001588:	3740      	adds	r7, #64	; 0x40
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
	...

08001590 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001594:	4b15      	ldr	r3, [pc, #84]	; (80015ec <_ZL12MX_I2C1_Initv+0x5c>)
 8001596:	4a16      	ldr	r2, [pc, #88]	; (80015f0 <_ZL12MX_I2C1_Initv+0x60>)
 8001598:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800159a:	4b14      	ldr	r3, [pc, #80]	; (80015ec <_ZL12MX_I2C1_Initv+0x5c>)
 800159c:	4a15      	ldr	r2, [pc, #84]	; (80015f4 <_ZL12MX_I2C1_Initv+0x64>)
 800159e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015a0:	4b12      	ldr	r3, [pc, #72]	; (80015ec <_ZL12MX_I2C1_Initv+0x5c>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015a6:	4b11      	ldr	r3, [pc, #68]	; (80015ec <_ZL12MX_I2C1_Initv+0x5c>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015ac:	4b0f      	ldr	r3, [pc, #60]	; (80015ec <_ZL12MX_I2C1_Initv+0x5c>)
 80015ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015b4:	4b0d      	ldr	r3, [pc, #52]	; (80015ec <_ZL12MX_I2C1_Initv+0x5c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015ba:	4b0c      	ldr	r3, [pc, #48]	; (80015ec <_ZL12MX_I2C1_Initv+0x5c>)
 80015bc:	2200      	movs	r2, #0
 80015be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015c0:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <_ZL12MX_I2C1_Initv+0x5c>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015c6:	4b09      	ldr	r3, [pc, #36]	; (80015ec <_ZL12MX_I2C1_Initv+0x5c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015cc:	4807      	ldr	r0, [pc, #28]	; (80015ec <_ZL12MX_I2C1_Initv+0x5c>)
 80015ce:	f001 fff3 	bl	80035b8 <HAL_I2C_Init>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	bf14      	ite	ne
 80015d8:	2301      	movne	r3, #1
 80015da:	2300      	moveq	r3, #0
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 80015e2:	f001 f815 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	2000008c 	.word	0x2000008c
 80015f0:	40005400 	.word	0x40005400
 80015f4:	00061a80 	.word	0x00061a80

080015f8 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b092      	sub	sp, #72	; 0x48
 80015fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001608:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
 8001616:	611a      	str	r2, [r3, #16]
 8001618:	615a      	str	r2, [r3, #20]
 800161a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800161c:	1d3b      	adds	r3, r7, #4
 800161e:	2220      	movs	r2, #32
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f008 ffec 	bl	800a600 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001628:	4b56      	ldr	r3, [pc, #344]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 800162a:	4a57      	ldr	r2, [pc, #348]	; (8001788 <_ZL12MX_TIM1_Initv+0x190>)
 800162c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800162e:	4b55      	ldr	r3, [pc, #340]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 8001630:	2247      	movs	r2, #71	; 0x47
 8001632:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001634:	4b53      	ldr	r3, [pc, #332]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 800163a:	4b52      	ldr	r3, [pc, #328]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 800163c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001640:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001642:	4b50      	ldr	r3, [pc, #320]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 8001644:	2200      	movs	r2, #0
 8001646:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001648:	4b4e      	ldr	r3, [pc, #312]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 800164a:	2200      	movs	r2, #0
 800164c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800164e:	4b4d      	ldr	r3, [pc, #308]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 8001650:	2200      	movs	r2, #0
 8001652:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001654:	484b      	ldr	r0, [pc, #300]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 8001656:	f004 f963 	bl	8005920 <HAL_TIM_PWM_Init>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	bf14      	ite	ne
 8001660:	2301      	movne	r3, #1
 8001662:	2300      	moveq	r3, #0
 8001664:	b2db      	uxtb	r3, r3
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 800166a:	f000 ffd1 	bl	8002610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800166e:	2300      	movs	r3, #0
 8001670:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001672:	2300      	movs	r3, #0
 8001674:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001676:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800167a:	4619      	mov	r1, r3
 800167c:	4841      	ldr	r0, [pc, #260]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 800167e:	f005 facf 	bl	8006c20 <HAL_TIMEx_MasterConfigSynchronization>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	bf14      	ite	ne
 8001688:	2301      	movne	r3, #1
 800168a:	2300      	moveq	r3, #0
 800168c:	b2db      	uxtb	r3, r3
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8001692:	f000 ffbd 	bl	8002610 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001696:	2360      	movs	r3, #96	; 0x60
 8001698:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800169a:	2300      	movs	r3, #0
 800169c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800169e:	2300      	movs	r3, #0
 80016a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016a2:	2300      	movs	r3, #0
 80016a4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016a6:	2300      	movs	r3, #0
 80016a8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016aa:	2300      	movs	r3, #0
 80016ac:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016ae:	2300      	movs	r3, #0
 80016b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016b6:	2200      	movs	r2, #0
 80016b8:	4619      	mov	r1, r3
 80016ba:	4832      	ldr	r0, [pc, #200]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 80016bc:	f004 fd1c 	bl	80060f8 <HAL_TIM_PWM_ConfigChannel>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	bf14      	ite	ne
 80016c6:	2301      	movne	r3, #1
 80016c8:	2300      	moveq	r3, #0
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 80016d0:	f000 ff9e 	bl	8002610 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016d8:	2204      	movs	r2, #4
 80016da:	4619      	mov	r1, r3
 80016dc:	4829      	ldr	r0, [pc, #164]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 80016de:	f004 fd0b 	bl	80060f8 <HAL_TIM_PWM_ConfigChannel>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	bf14      	ite	ne
 80016e8:	2301      	movne	r3, #1
 80016ea:	2300      	moveq	r3, #0
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 80016f2:	f000 ff8d 	bl	8002610 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016fa:	2208      	movs	r2, #8
 80016fc:	4619      	mov	r1, r3
 80016fe:	4821      	ldr	r0, [pc, #132]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 8001700:	f004 fcfa 	bl	80060f8 <HAL_TIM_PWM_ConfigChannel>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	bf14      	ite	ne
 800170a:	2301      	movne	r3, #1
 800170c:	2300      	moveq	r3, #0
 800170e:	b2db      	uxtb	r3, r3
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 8001714:	f000 ff7c 	bl	8002610 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001718:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800171c:	220c      	movs	r2, #12
 800171e:	4619      	mov	r1, r3
 8001720:	4818      	ldr	r0, [pc, #96]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 8001722:	f004 fce9 	bl	80060f8 <HAL_TIM_PWM_ConfigChannel>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	bf14      	ite	ne
 800172c:	2301      	movne	r3, #1
 800172e:	2300      	moveq	r3, #0
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <_ZL12MX_TIM1_Initv+0x142>
  {
    Error_Handler();
 8001736:	f000 ff6b 	bl	8002610 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800173a:	2300      	movs	r3, #0
 800173c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800173e:	2300      	movs	r3, #0
 8001740:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001742:	2300      	movs	r3, #0
 8001744:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001746:	2300      	movs	r3, #0
 8001748:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800174a:	2300      	movs	r3, #0
 800174c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800174e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001752:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001754:	2300      	movs	r3, #0
 8001756:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001758:	1d3b      	adds	r3, r7, #4
 800175a:	4619      	mov	r1, r3
 800175c:	4809      	ldr	r0, [pc, #36]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 800175e:	f005 fabd 	bl	8006cdc <HAL_TIMEx_ConfigBreakDeadTime>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	bf14      	ite	ne
 8001768:	2301      	movne	r3, #1
 800176a:	2300      	moveq	r3, #0
 800176c:	b2db      	uxtb	r3, r3
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <_ZL12MX_TIM1_Initv+0x17e>
  {
    Error_Handler();
 8001772:	f000 ff4d 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001776:	4803      	ldr	r0, [pc, #12]	; (8001784 <_ZL12MX_TIM1_Initv+0x18c>)
 8001778:	f001 fa96 	bl	8002ca8 <HAL_TIM_MspPostInit>

}
 800177c:	bf00      	nop
 800177e:	3748      	adds	r7, #72	; 0x48
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	200000e0 	.word	0x200000e0
 8001788:	40012c00 	.word	0x40012c00

0800178c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001792:	f107 0308 	add.w	r3, r7, #8
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	605a      	str	r2, [r3, #4]
 800179c:	609a      	str	r2, [r3, #8]
 800179e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017a0:	463b      	mov	r3, r7
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017a8:	4b25      	ldr	r3, [pc, #148]	; (8001840 <_ZL12MX_TIM2_Initv+0xb4>)
 80017aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80017b0:	4b23      	ldr	r3, [pc, #140]	; (8001840 <_ZL12MX_TIM2_Initv+0xb4>)
 80017b2:	2247      	movs	r2, #71	; 0x47
 80017b4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b6:	4b22      	ldr	r3, [pc, #136]	; (8001840 <_ZL12MX_TIM2_Initv+0xb4>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2500;
 80017bc:	4b20      	ldr	r3, [pc, #128]	; (8001840 <_ZL12MX_TIM2_Initv+0xb4>)
 80017be:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80017c2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017c4:	4b1e      	ldr	r3, [pc, #120]	; (8001840 <_ZL12MX_TIM2_Initv+0xb4>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ca:	4b1d      	ldr	r3, [pc, #116]	; (8001840 <_ZL12MX_TIM2_Initv+0xb4>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017d0:	481b      	ldr	r0, [pc, #108]	; (8001840 <_ZL12MX_TIM2_Initv+0xb4>)
 80017d2:	f003 ffb9 	bl	8005748 <HAL_TIM_Base_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	bf14      	ite	ne
 80017dc:	2301      	movne	r3, #1
 80017de:	2300      	moveq	r3, #0
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 80017e6:	f000 ff13 	bl	8002610 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017f0:	f107 0308 	add.w	r3, r7, #8
 80017f4:	4619      	mov	r1, r3
 80017f6:	4812      	ldr	r0, [pc, #72]	; (8001840 <_ZL12MX_TIM2_Initv+0xb4>)
 80017f8:	f004 fd3c 	bl	8006274 <HAL_TIM_ConfigClockSource>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	bf14      	ite	ne
 8001802:	2301      	movne	r3, #1
 8001804:	2300      	moveq	r3, #0
 8001806:	b2db      	uxtb	r3, r3
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 800180c:	f000 ff00 	bl	8002610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001810:	2300      	movs	r3, #0
 8001812:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001814:	2300      	movs	r3, #0
 8001816:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001818:	463b      	mov	r3, r7
 800181a:	4619      	mov	r1, r3
 800181c:	4808      	ldr	r0, [pc, #32]	; (8001840 <_ZL12MX_TIM2_Initv+0xb4>)
 800181e:	f005 f9ff 	bl	8006c20 <HAL_TIMEx_MasterConfigSynchronization>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	bf14      	ite	ne
 8001828:	2301      	movne	r3, #1
 800182a:	2300      	moveq	r3, #0
 800182c:	b2db      	uxtb	r3, r3
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8001832:	f000 feed 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001836:	bf00      	nop
 8001838:	3718      	adds	r7, #24
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	20000128 	.word	0x20000128

08001844 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08a      	sub	sp, #40	; 0x28
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800184a:	f107 0318 	add.w	r3, r7, #24
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]
 8001854:	609a      	str	r2, [r3, #8]
 8001856:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001858:	f107 0310 	add.w	r3, r7, #16
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001862:	463b      	mov	r3, r7
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800186e:	4b38      	ldr	r3, [pc, #224]	; (8001950 <_ZL12MX_TIM3_Initv+0x10c>)
 8001870:	4a38      	ldr	r2, [pc, #224]	; (8001954 <_ZL12MX_TIM3_Initv+0x110>)
 8001872:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001874:	4b36      	ldr	r3, [pc, #216]	; (8001950 <_ZL12MX_TIM3_Initv+0x10c>)
 8001876:	2247      	movs	r2, #71	; 0x47
 8001878:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800187a:	4b35      	ldr	r3, [pc, #212]	; (8001950 <_ZL12MX_TIM3_Initv+0x10c>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001880:	4b33      	ldr	r3, [pc, #204]	; (8001950 <_ZL12MX_TIM3_Initv+0x10c>)
 8001882:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001886:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001888:	4b31      	ldr	r3, [pc, #196]	; (8001950 <_ZL12MX_TIM3_Initv+0x10c>)
 800188a:	2200      	movs	r2, #0
 800188c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800188e:	4b30      	ldr	r3, [pc, #192]	; (8001950 <_ZL12MX_TIM3_Initv+0x10c>)
 8001890:	2200      	movs	r2, #0
 8001892:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001894:	482e      	ldr	r0, [pc, #184]	; (8001950 <_ZL12MX_TIM3_Initv+0x10c>)
 8001896:	f003 ff57 	bl	8005748 <HAL_TIM_Base_Init>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	bf14      	ite	ne
 80018a0:	2301      	movne	r3, #1
 80018a2:	2300      	moveq	r3, #0
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <_ZL12MX_TIM3_Initv+0x6a>
  {
    Error_Handler();
 80018aa:	f000 feb1 	bl	8002610 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018b2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018b4:	f107 0318 	add.w	r3, r7, #24
 80018b8:	4619      	mov	r1, r3
 80018ba:	4825      	ldr	r0, [pc, #148]	; (8001950 <_ZL12MX_TIM3_Initv+0x10c>)
 80018bc:	f004 fcda 	bl	8006274 <HAL_TIM_ConfigClockSource>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	bf14      	ite	ne
 80018c6:	2301      	movne	r3, #1
 80018c8:	2300      	moveq	r3, #0
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <_ZL12MX_TIM3_Initv+0x90>
  {
    Error_Handler();
 80018d0:	f000 fe9e 	bl	8002610 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80018d4:	481e      	ldr	r0, [pc, #120]	; (8001950 <_ZL12MX_TIM3_Initv+0x10c>)
 80018d6:	f004 f915 	bl	8005b04 <HAL_TIM_IC_Init>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	bf14      	ite	ne
 80018e0:	2301      	movne	r3, #1
 80018e2:	2300      	moveq	r3, #0
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 80018ea:	f000 fe91 	bl	8002610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ee:	2300      	movs	r3, #0
 80018f0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018f2:	2300      	movs	r3, #0
 80018f4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018f6:	f107 0310 	add.w	r3, r7, #16
 80018fa:	4619      	mov	r1, r3
 80018fc:	4814      	ldr	r0, [pc, #80]	; (8001950 <_ZL12MX_TIM3_Initv+0x10c>)
 80018fe:	f005 f98f 	bl	8006c20 <HAL_TIMEx_MasterConfigSynchronization>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	bf14      	ite	ne
 8001908:	2301      	movne	r3, #1
 800190a:	2300      	moveq	r3, #0
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <_ZL12MX_TIM3_Initv+0xd2>
  {
    Error_Handler();
 8001912:	f000 fe7d 	bl	8002610 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001916:	2300      	movs	r3, #0
 8001918:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800191a:	2301      	movs	r3, #1
 800191c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800191e:	2300      	movs	r3, #0
 8001920:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001922:	2300      	movs	r3, #0
 8001924:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001926:	463b      	mov	r3, r7
 8001928:	2208      	movs	r2, #8
 800192a:	4619      	mov	r1, r3
 800192c:	4808      	ldr	r0, [pc, #32]	; (8001950 <_ZL12MX_TIM3_Initv+0x10c>)
 800192e:	f004 fb4f 	bl	8005fd0 <HAL_TIM_IC_ConfigChannel>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	bf14      	ite	ne
 8001938:	2301      	movne	r3, #1
 800193a:	2300      	moveq	r3, #0
 800193c:	b2db      	uxtb	r3, r3
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <_ZL12MX_TIM3_Initv+0x102>
  {
    Error_Handler();
 8001942:	f000 fe65 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001946:	bf00      	nop
 8001948:	3728      	adds	r7, #40	; 0x28
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	20000170 	.word	0x20000170
 8001954:	40000400 	.word	0x40000400

08001958 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800195e:	f107 0308 	add.w	r3, r7, #8
 8001962:	2200      	movs	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	605a      	str	r2, [r3, #4]
 8001968:	609a      	str	r2, [r3, #8]
 800196a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800196c:	463b      	mov	r3, r7
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001974:	4b25      	ldr	r3, [pc, #148]	; (8001a0c <_ZL12MX_TIM4_Initv+0xb4>)
 8001976:	4a26      	ldr	r2, [pc, #152]	; (8001a10 <_ZL12MX_TIM4_Initv+0xb8>)
 8001978:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000-1;
 800197a:	4b24      	ldr	r3, [pc, #144]	; (8001a0c <_ZL12MX_TIM4_Initv+0xb4>)
 800197c:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8001980:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001982:	4b22      	ldr	r3, [pc, #136]	; (8001a0c <_ZL12MX_TIM4_Initv+0xb4>)
 8001984:	2200      	movs	r2, #0
 8001986:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8001988:	4b20      	ldr	r3, [pc, #128]	; (8001a0c <_ZL12MX_TIM4_Initv+0xb4>)
 800198a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800198e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001990:	4b1e      	ldr	r3, [pc, #120]	; (8001a0c <_ZL12MX_TIM4_Initv+0xb4>)
 8001992:	2200      	movs	r2, #0
 8001994:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001996:	4b1d      	ldr	r3, [pc, #116]	; (8001a0c <_ZL12MX_TIM4_Initv+0xb4>)
 8001998:	2200      	movs	r2, #0
 800199a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800199c:	481b      	ldr	r0, [pc, #108]	; (8001a0c <_ZL12MX_TIM4_Initv+0xb4>)
 800199e:	f003 fed3 	bl	8005748 <HAL_TIM_Base_Init>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	bf14      	ite	ne
 80019a8:	2301      	movne	r3, #1
 80019aa:	2300      	moveq	r3, #0
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <_ZL12MX_TIM4_Initv+0x5e>
  {
    Error_Handler();
 80019b2:	f000 fe2d 	bl	8002610 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80019bc:	f107 0308 	add.w	r3, r7, #8
 80019c0:	4619      	mov	r1, r3
 80019c2:	4812      	ldr	r0, [pc, #72]	; (8001a0c <_ZL12MX_TIM4_Initv+0xb4>)
 80019c4:	f004 fc56 	bl	8006274 <HAL_TIM_ConfigClockSource>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	bf14      	ite	ne
 80019ce:	2301      	movne	r3, #1
 80019d0:	2300      	moveq	r3, #0
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <_ZL12MX_TIM4_Initv+0x84>
  {
    Error_Handler();
 80019d8:	f000 fe1a 	bl	8002610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019dc:	2300      	movs	r3, #0
 80019de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e0:	2300      	movs	r3, #0
 80019e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019e4:	463b      	mov	r3, r7
 80019e6:	4619      	mov	r1, r3
 80019e8:	4808      	ldr	r0, [pc, #32]	; (8001a0c <_ZL12MX_TIM4_Initv+0xb4>)
 80019ea:	f005 f919 	bl	8006c20 <HAL_TIMEx_MasterConfigSynchronization>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	bf14      	ite	ne
 80019f4:	2301      	movne	r3, #1
 80019f6:	2300      	moveq	r3, #0
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <_ZL12MX_TIM4_Initv+0xaa>
  {
    Error_Handler();
 80019fe:	f000 fe07 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001a02:	bf00      	nop
 8001a04:	3718      	adds	r7, #24
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	200001b8 	.word	0x200001b8
 8001a10:	40000800 	.word	0x40000800

08001a14 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a18:	4b13      	ldr	r3, [pc, #76]	; (8001a68 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a1a:	4a14      	ldr	r2, [pc, #80]	; (8001a6c <_ZL19MX_USART2_UART_Initv+0x58>)
 8001a1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8001a1e:	4b12      	ldr	r3, [pc, #72]	; (8001a68 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a20:	4a13      	ldr	r2, [pc, #76]	; (8001a70 <_ZL19MX_USART2_UART_Initv+0x5c>)
 8001a22:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a24:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a2a:	4b0f      	ldr	r3, [pc, #60]	; (8001a68 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a30:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a36:	4b0c      	ldr	r3, [pc, #48]	; (8001a68 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a38:	220c      	movs	r2, #12
 8001a3a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a3c:	4b0a      	ldr	r3, [pc, #40]	; (8001a68 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a42:	4b09      	ldr	r3, [pc, #36]	; (8001a68 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a48:	4807      	ldr	r0, [pc, #28]	; (8001a68 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001a4a:	f005 f9aa 	bl	8006da2 <HAL_UART_Init>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	bf14      	ite	ne
 8001a54:	2301      	movne	r3, #1
 8001a56:	2300      	moveq	r3, #0
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <_ZL19MX_USART2_UART_Initv+0x4e>
  {
    Error_Handler();
 8001a5e:	f000 fdd7 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000200 	.word	0x20000200
 8001a6c:	40004400 	.word	0x40004400
 8001a70:	000f4240 	.word	0x000f4240

08001a74 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b088      	sub	sp, #32
 8001a78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7a:	f107 0310 	add.w	r3, r7, #16
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]
 8001a84:	609a      	str	r2, [r3, #8]
 8001a86:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a88:	4b38      	ldr	r3, [pc, #224]	; (8001b6c <_ZL12MX_GPIO_Initv+0xf8>)
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	4a37      	ldr	r2, [pc, #220]	; (8001b6c <_ZL12MX_GPIO_Initv+0xf8>)
 8001a8e:	f043 0310 	orr.w	r3, r3, #16
 8001a92:	6193      	str	r3, [r2, #24]
 8001a94:	4b35      	ldr	r3, [pc, #212]	; (8001b6c <_ZL12MX_GPIO_Initv+0xf8>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	f003 0310 	and.w	r3, r3, #16
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aa0:	4b32      	ldr	r3, [pc, #200]	; (8001b6c <_ZL12MX_GPIO_Initv+0xf8>)
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	4a31      	ldr	r2, [pc, #196]	; (8001b6c <_ZL12MX_GPIO_Initv+0xf8>)
 8001aa6:	f043 0320 	orr.w	r3, r3, #32
 8001aaa:	6193      	str	r3, [r2, #24]
 8001aac:	4b2f      	ldr	r3, [pc, #188]	; (8001b6c <_ZL12MX_GPIO_Initv+0xf8>)
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	f003 0320 	and.w	r3, r3, #32
 8001ab4:	60bb      	str	r3, [r7, #8]
 8001ab6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab8:	4b2c      	ldr	r3, [pc, #176]	; (8001b6c <_ZL12MX_GPIO_Initv+0xf8>)
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	4a2b      	ldr	r2, [pc, #172]	; (8001b6c <_ZL12MX_GPIO_Initv+0xf8>)
 8001abe:	f043 0304 	orr.w	r3, r3, #4
 8001ac2:	6193      	str	r3, [r2, #24]
 8001ac4:	4b29      	ldr	r3, [pc, #164]	; (8001b6c <_ZL12MX_GPIO_Initv+0xf8>)
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	f003 0304 	and.w	r3, r3, #4
 8001acc:	607b      	str	r3, [r7, #4]
 8001ace:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad0:	4b26      	ldr	r3, [pc, #152]	; (8001b6c <_ZL12MX_GPIO_Initv+0xf8>)
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	4a25      	ldr	r2, [pc, #148]	; (8001b6c <_ZL12MX_GPIO_Initv+0xf8>)
 8001ad6:	f043 0308 	orr.w	r3, r3, #8
 8001ada:	6193      	str	r3, [r2, #24]
 8001adc:	4b23      	ldr	r3, [pc, #140]	; (8001b6c <_ZL12MX_GPIO_Initv+0xf8>)
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	f003 0308 	and.w	r3, r3, #8
 8001ae4:	603b      	str	r3, [r7, #0]
 8001ae6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001aee:	4820      	ldr	r0, [pc, #128]	; (8001b70 <_ZL12MX_GPIO_Initv+0xfc>)
 8001af0:	f001 fd30 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001af4:	2200      	movs	r2, #0
 8001af6:	2102      	movs	r1, #2
 8001af8:	481e      	ldr	r0, [pc, #120]	; (8001b74 <_ZL12MX_GPIO_Initv+0x100>)
 8001afa:	f001 fd2b 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001afe:	2200      	movs	r2, #0
 8001b00:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b04:	481c      	ldr	r0, [pc, #112]	; (8001b78 <_ZL12MX_GPIO_Initv+0x104>)
 8001b06:	f001 fd25 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001b0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b10:	2301      	movs	r3, #1
 8001b12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	2300      	movs	r3, #0
 8001b16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001b1c:	f107 0310 	add.w	r3, r7, #16
 8001b20:	4619      	mov	r1, r3
 8001b22:	4813      	ldr	r0, [pc, #76]	; (8001b70 <_ZL12MX_GPIO_Initv+0xfc>)
 8001b24:	f001 fb92 	bl	800324c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b30:	2300      	movs	r3, #0
 8001b32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b34:	2302      	movs	r3, #2
 8001b36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b38:	f107 0310 	add.w	r3, r7, #16
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	480d      	ldr	r0, [pc, #52]	; (8001b74 <_ZL12MX_GPIO_Initv+0x100>)
 8001b40:	f001 fb84 	bl	800324c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001b44:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b52:	2302      	movs	r3, #2
 8001b54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b56:	f107 0310 	add.w	r3, r7, #16
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4806      	ldr	r0, [pc, #24]	; (8001b78 <_ZL12MX_GPIO_Initv+0x104>)
 8001b5e:	f001 fb75 	bl	800324c <HAL_GPIO_Init>

}
 8001b62:	bf00      	nop
 8001b64:	3720      	adds	r7, #32
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	40011000 	.word	0x40011000
 8001b74:	40010c00 	.word	0x40010c00
 8001b78:	40010800 	.word	0x40010800

08001b7c <_Z14MPU6050_Baslatv>:

/* USER CODE BEGIN 4 */
void MPU6050_Baslat(void) {
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b086      	sub	sp, #24
 8001b80:	af04      	add	r7, sp, #16
	uint8_t config = 0x00;
 8001b82:	2300      	movs	r3, #0
 8001b84:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_POW_REG, 1, &config, 1, 5); //G registern aktif et
 8001b86:	2305      	movs	r3, #5
 8001b88:	9302      	str	r3, [sp, #8]
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	9301      	str	r3, [sp, #4]
 8001b8e:	1dfb      	adds	r3, r7, #7
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	2301      	movs	r3, #1
 8001b94:	226b      	movs	r2, #107	; 0x6b
 8001b96:	21d0      	movs	r1, #208	; 0xd0
 8001b98:	4818      	ldr	r0, [pc, #96]	; (8001bfc <_Z14MPU6050_Baslatv+0x80>)
 8001b9a:	f002 f9af 	bl	8003efc <HAL_I2C_Mem_Write>
	config = 0x08;
 8001b9e:	2308      	movs	r3, #8
 8001ba0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, GYRO_CONF_REG, 1, &config, 1, 5); //Gyro 250 d/s'ye ayarlandi.
 8001ba2:	2305      	movs	r3, #5
 8001ba4:	9302      	str	r3, [sp, #8]
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	9301      	str	r3, [sp, #4]
 8001baa:	1dfb      	adds	r3, r7, #7
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	2301      	movs	r3, #1
 8001bb0:	221b      	movs	r2, #27
 8001bb2:	21d0      	movs	r1, #208	; 0xd0
 8001bb4:	4811      	ldr	r0, [pc, #68]	; (8001bfc <_Z14MPU6050_Baslatv+0x80>)
 8001bb6:	f002 f9a1 	bl	8003efc <HAL_I2C_Mem_Write>
	config = 0x10;
 8001bba:	2310      	movs	r3, #16
 8001bbc:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, ACC_CONF_REG, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 8001bbe:	2305      	movs	r3, #5
 8001bc0:	9302      	str	r3, [sp, #8]
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	9301      	str	r3, [sp, #4]
 8001bc6:	1dfb      	adds	r3, r7, #7
 8001bc8:	9300      	str	r3, [sp, #0]
 8001bca:	2301      	movs	r3, #1
 8001bcc:	221c      	movs	r2, #28
 8001bce:	21d0      	movs	r1, #208	; 0xd0
 8001bd0:	480a      	ldr	r0, [pc, #40]	; (8001bfc <_Z14MPU6050_Baslatv+0x80>)
 8001bd2:	f002 f993 	bl	8003efc <HAL_I2C_Mem_Write>
	config = 0x04; //0x04
 8001bd6:	2304      	movs	r3, #4
 8001bd8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_DLPF_REG, 1, &config, 1, 5); //Low Pass Filter 94 Hz'e ayarland
 8001bda:	2305      	movs	r3, #5
 8001bdc:	9302      	str	r3, [sp, #8]
 8001bde:	2301      	movs	r3, #1
 8001be0:	9301      	str	r3, [sp, #4]
 8001be2:	1dfb      	adds	r3, r7, #7
 8001be4:	9300      	str	r3, [sp, #0]
 8001be6:	2301      	movs	r3, #1
 8001be8:	221a      	movs	r2, #26
 8001bea:	21d0      	movs	r1, #208	; 0xd0
 8001bec:	4803      	ldr	r0, [pc, #12]	; (8001bfc <_Z14MPU6050_Baslatv+0x80>)
 8001bee:	f002 f985 	bl	8003efc <HAL_I2C_Mem_Write>


}
 8001bf2:	bf00      	nop
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	2000008c 	.word	0x2000008c

08001c00 <_Z9Check_Armv>:


void Check_Arm() {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
	if(!armed) {
 8001c04:	4b23      	ldr	r3, [pc, #140]	; (8001c94 <_Z9Check_Armv+0x94>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	f083 0301 	eor.w	r3, r3, #1
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d03e      	beq.n	8001c90 <_Z9Check_Armv+0x90>
		if((ch[2] < 1100) && (ch[3] > 1700)) {
 8001c12:	4b21      	ldr	r3, [pc, #132]	; (8001c98 <_Z9Check_Armv+0x98>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f240 424b 	movw	r2, #1099	; 0x44b
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	dc34      	bgt.n	8001c88 <_Z9Check_Armv+0x88>
 8001c1e:	4b1e      	ldr	r3, [pc, #120]	; (8001c98 <_Z9Check_Armv+0x98>)
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8001c26:	4293      	cmp	r3, r2
 8001c28:	dd2e      	ble.n	8001c88 <_Z9Check_Armv+0x88>
				if(!arm_start){
 8001c2a:	4b1c      	ldr	r3, [pc, #112]	; (8001c9c <_Z9Check_Armv+0x9c>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	f083 0301 	eor.w	r3, r3, #1
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d008      	beq.n	8001c4a <_Z9Check_Armv+0x4a>
					arm_timer = HAL_GetTick();
 8001c38:	f001 f9cc 	bl	8002fd4 <HAL_GetTick>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	461a      	mov	r2, r3
 8001c40:	4b17      	ldr	r3, [pc, #92]	; (8001ca0 <_Z9Check_Armv+0xa0>)
 8001c42:	601a      	str	r2, [r3, #0]
					arm_start = true;
 8001c44:	4b15      	ldr	r3, [pc, #84]	; (8001c9c <_Z9Check_Armv+0x9c>)
 8001c46:	2201      	movs	r2, #1
 8001c48:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - arm_timer > 3000) {
 8001c4a:	f001 f9c3 	bl	8002fd4 <HAL_GetTick>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	4a13      	ldr	r2, [pc, #76]	; (8001ca0 <_Z9Check_Armv+0xa0>)
 8001c52:	6812      	ldr	r2, [r2, #0]
 8001c54:	1a9b      	subs	r3, r3, r2
 8001c56:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	bf8c      	ite	hi
 8001c5e:	2301      	movhi	r3, #1
 8001c60:	2300      	movls	r3, #0
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d013      	beq.n	8001c90 <_Z9Check_Armv+0x90>
					controller.pid_roll.reset();
 8001c68:	480e      	ldr	r0, [pc, #56]	; (8001ca4 <_Z9Check_Armv+0xa4>)
 8001c6a:	f007 f945 	bl	8008ef8 <_ZN3PID5resetEv>
					controller.pid_pitch.reset();
 8001c6e:	480e      	ldr	r0, [pc, #56]	; (8001ca8 <_Z9Check_Armv+0xa8>)
 8001c70:	f007 f942 	bl	8008ef8 <_ZN3PID5resetEv>
					armed = true;
 8001c74:	4b07      	ldr	r3, [pc, #28]	; (8001c94 <_Z9Check_Armv+0x94>)
 8001c76:	2201      	movs	r2, #1
 8001c78:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c80:	480a      	ldr	r0, [pc, #40]	; (8001cac <_Z9Check_Armv+0xac>)
 8001c82:	f001 fc67 	bl	8003554 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - arm_timer > 3000) {
 8001c86:	e003      	b.n	8001c90 <_Z9Check_Armv+0x90>
				}

		}

		else {
			arm_start = false;
 8001c88:	4b04      	ldr	r3, [pc, #16]	; (8001c9c <_Z9Check_Armv+0x9c>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	701a      	strb	r2, [r3, #0]
		}
	}

}
 8001c8e:	e7ff      	b.n	8001c90 <_Z9Check_Armv+0x90>
 8001c90:	bf00      	nop
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	20000809 	.word	0x20000809
 8001c98:	200007d4 	.word	0x200007d4
 8001c9c:	20000808 	.word	0x20000808
 8001ca0:	200007fc 	.word	0x200007fc
 8001ca4:	20000650 	.word	0x20000650
 8001ca8:	200006c0 	.word	0x200006c0
 8001cac:	40010800 	.word	0x40010800

08001cb0 <_Z12Check_Disarmv>:

void Check_Disarm() {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
	if(armed) {
 8001cb4:	4b1f      	ldr	r3, [pc, #124]	; (8001d34 <_Z12Check_Disarmv+0x84>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d038      	beq.n	8001d2e <_Z12Check_Disarmv+0x7e>
		if((ch[2] < 1100) && (ch[3] < 1100)) {
 8001cbc:	4b1e      	ldr	r3, [pc, #120]	; (8001d38 <_Z12Check_Disarmv+0x88>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f240 424b 	movw	r2, #1099	; 0x44b
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	dc2e      	bgt.n	8001d26 <_Z12Check_Disarmv+0x76>
 8001cc8:	4b1b      	ldr	r3, [pc, #108]	; (8001d38 <_Z12Check_Disarmv+0x88>)
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	f240 424b 	movw	r2, #1099	; 0x44b
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	dc28      	bgt.n	8001d26 <_Z12Check_Disarmv+0x76>
				if(!disarm_start){
 8001cd4:	4b19      	ldr	r3, [pc, #100]	; (8001d3c <_Z12Check_Disarmv+0x8c>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	f083 0301 	eor.w	r3, r3, #1
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d008      	beq.n	8001cf4 <_Z12Check_Disarmv+0x44>
					disarm_timer = HAL_GetTick();
 8001ce2:	f001 f977 	bl	8002fd4 <HAL_GetTick>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	461a      	mov	r2, r3
 8001cea:	4b15      	ldr	r3, [pc, #84]	; (8001d40 <_Z12Check_Disarmv+0x90>)
 8001cec:	601a      	str	r2, [r3, #0]
					disarm_start = true;
 8001cee:	4b13      	ldr	r3, [pc, #76]	; (8001d3c <_Z12Check_Disarmv+0x8c>)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - disarm_timer > 3000) {
 8001cf4:	f001 f96e 	bl	8002fd4 <HAL_GetTick>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	4a11      	ldr	r2, [pc, #68]	; (8001d40 <_Z12Check_Disarmv+0x90>)
 8001cfc:	6812      	ldr	r2, [r2, #0]
 8001cfe:	1a9b      	subs	r3, r3, r2
 8001d00:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001d04:	4293      	cmp	r3, r2
 8001d06:	bf8c      	ite	hi
 8001d08:	2301      	movhi	r3, #1
 8001d0a:	2300      	movls	r3, #0
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d00d      	beq.n	8001d2e <_Z12Check_Disarmv+0x7e>
					armed = false;
 8001d12:	4b08      	ldr	r3, [pc, #32]	; (8001d34 <_Z12Check_Disarmv+0x84>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d1e:	4809      	ldr	r0, [pc, #36]	; (8001d44 <_Z12Check_Disarmv+0x94>)
 8001d20:	f001 fc18 	bl	8003554 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - disarm_timer > 3000) {
 8001d24:	e003      	b.n	8001d2e <_Z12Check_Disarmv+0x7e>
				}

		}

		else {
			disarm_start = false;
 8001d26:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <_Z12Check_Disarmv+0x8c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001d2c:	e7ff      	b.n	8001d2e <_Z12Check_Disarmv+0x7e>
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000809 	.word	0x20000809
 8001d38:	200007d4 	.word	0x200007d4
 8001d3c:	2000080b 	.word	0x2000080b
 8001d40:	20000800 	.word	0x20000800
 8001d44:	40010800 	.word	0x40010800

08001d48 <_Z9TelemPackv>:

void TelemPack() {
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
	  telem_pack.attitude.roll  = state.angles[0];
 8001d4c:	4b5b      	ldr	r3, [pc, #364]	; (8001ebc <_Z9TelemPackv+0x174>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a5b      	ldr	r2, [pc, #364]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001d52:	6013      	str	r3, [r2, #0]
	  telem_pack.attitude.pitch = state.angles[1];
 8001d54:	4b59      	ldr	r3, [pc, #356]	; (8001ebc <_Z9TelemPackv+0x174>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	4a59      	ldr	r2, [pc, #356]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001d5a:	6053      	str	r3, [r2, #4]
	  telem_pack.attitude.yaw   = state.angles[2];
 8001d5c:	4b57      	ldr	r3, [pc, #348]	; (8001ebc <_Z9TelemPackv+0x174>)
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	4a57      	ldr	r2, [pc, #348]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001d62:	6093      	str	r3, [r2, #8]

	  telem_pack.pwm.w1 = controller_output[0];
 8001d64:	4b57      	ldr	r3, [pc, #348]	; (8001ec4 <_Z9TelemPackv+0x17c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	4b55      	ldr	r3, [pc, #340]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001d6c:	861a      	strh	r2, [r3, #48]	; 0x30
	  telem_pack.pwm.w2 = controller_output[1];
 8001d6e:	4b55      	ldr	r3, [pc, #340]	; (8001ec4 <_Z9TelemPackv+0x17c>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	4b52      	ldr	r3, [pc, #328]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001d76:	865a      	strh	r2, [r3, #50]	; 0x32
	  telem_pack.pwm.w3 = controller_output[2];
 8001d78:	4b52      	ldr	r3, [pc, #328]	; (8001ec4 <_Z9TelemPackv+0x17c>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	4b50      	ldr	r3, [pc, #320]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001d80:	869a      	strh	r2, [r3, #52]	; 0x34
	  telem_pack.pwm.w4 = controller_output[3];
 8001d82:	4b50      	ldr	r3, [pc, #320]	; (8001ec4 <_Z9TelemPackv+0x17c>)
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	4b4d      	ldr	r3, [pc, #308]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001d8a:	86da      	strh	r2, [r3, #54]	; 0x36

	  telem_pack.attitude_des.roll  = state_des.angles[0];
 8001d8c:	4b4e      	ldr	r3, [pc, #312]	; (8001ec8 <_Z9TelemPackv+0x180>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a4b      	ldr	r2, [pc, #300]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001d92:	60d3      	str	r3, [r2, #12]
	  telem_pack.attitude_des.pitch = state_des.angles[1];
 8001d94:	4b4c      	ldr	r3, [pc, #304]	; (8001ec8 <_Z9TelemPackv+0x180>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	4a49      	ldr	r2, [pc, #292]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001d9a:	6113      	str	r3, [r2, #16]
	  telem_pack.attitude_des.yaw   = state_des.angles[2];
 8001d9c:	4b4a      	ldr	r3, [pc, #296]	; (8001ec8 <_Z9TelemPackv+0x180>)
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	4a47      	ldr	r2, [pc, #284]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001da2:	6153      	str	r3, [r2, #20]

	  telem_pack.attitude_rate.roll =  state.rates[0];
 8001da4:	4b45      	ldr	r3, [pc, #276]	; (8001ebc <_Z9TelemPackv+0x174>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	4a45      	ldr	r2, [pc, #276]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001daa:	6193      	str	r3, [r2, #24]
	  telem_pack.attitude_rate.pitch = state.rates[1];
 8001dac:	4b43      	ldr	r3, [pc, #268]	; (8001ebc <_Z9TelemPackv+0x174>)
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	4a43      	ldr	r2, [pc, #268]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001db2:	61d3      	str	r3, [r2, #28]

	  telem_pack.attitude_rate_des.roll =  state_des.rates[0];
 8001db4:	4b44      	ldr	r3, [pc, #272]	; (8001ec8 <_Z9TelemPackv+0x180>)
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	4a41      	ldr	r2, [pc, #260]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001dba:	6253      	str	r3, [r2, #36]	; 0x24
	  telem_pack.attitude_rate_des.pitch = state_des.rates[1];
 8001dbc:	4b42      	ldr	r3, [pc, #264]	; (8001ec8 <_Z9TelemPackv+0x180>)
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	4a3f      	ldr	r2, [pc, #252]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001dc2:	6293      	str	r3, [r2, #40]	; 0x28

	  telem_pack.ekf.roll_acc  = EKF.roll_acc;
 8001dc4:	4b41      	ldr	r3, [pc, #260]	; (8001ecc <_Z9TelemPackv+0x184>)
 8001dc6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001dca:	4a3d      	ldr	r2, [pc, #244]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001dcc:	6393      	str	r3, [r2, #56]	; 0x38
	  telem_pack.ekf.pitch_acc = EKF.pitch_acc;
 8001dce:	4b3f      	ldr	r3, [pc, #252]	; (8001ecc <_Z9TelemPackv+0x184>)
 8001dd0:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001dd4:	4a3a      	ldr	r2, [pc, #232]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001dd6:	63d3      	str	r3, [r2, #60]	; 0x3c


	  telem_pack.ekf.roll_comp =  EKF.roll_comp;
 8001dd8:	4b3c      	ldr	r3, [pc, #240]	; (8001ecc <_Z9TelemPackv+0x184>)
 8001dda:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001dde:	4a38      	ldr	r2, [pc, #224]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001de0:	6493      	str	r3, [r2, #72]	; 0x48
	  telem_pack.ekf.pitch_comp = EKF.pitch_comp;
 8001de2:	4b3a      	ldr	r3, [pc, #232]	; (8001ecc <_Z9TelemPackv+0x184>)
 8001de4:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8001de8:	4a35      	ldr	r2, [pc, #212]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001dea:	64d3      	str	r3, [r2, #76]	; 0x4c

	  telem_pack.ekf.roll_ekf =  EKF.roll_ekf;
 8001dec:	4b37      	ldr	r3, [pc, #220]	; (8001ecc <_Z9TelemPackv+0x184>)
 8001dee:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8001df2:	4a33      	ldr	r2, [pc, #204]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001df4:	6513      	str	r3, [r2, #80]	; 0x50
	  telem_pack.ekf.pitch_ekf = EKF.pitch_ekf;
 8001df6:	4b35      	ldr	r3, [pc, #212]	; (8001ecc <_Z9TelemPackv+0x184>)
 8001df8:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001dfc:	4a30      	ldr	r2, [pc, #192]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001dfe:	6553      	str	r3, [r2, #84]	; 0x54

	  telem_pack.pid_roll.P = controller.pid_roll.P;
 8001e00:	4b33      	ldr	r3, [pc, #204]	; (8001ed0 <_Z9TelemPackv+0x188>)
 8001e02:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 8001e06:	4610      	mov	r0, r2
 8001e08:	4619      	mov	r1, r3
 8001e0a:	f7fe fe1f 	bl	8000a4c <__aeabi_d2f>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	4a2b      	ldr	r2, [pc, #172]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001e12:	6593      	str	r3, [r2, #88]	; 0x58
	  telem_pack.pid_roll.I = controller.pid_roll.I;
 8001e14:	4b2e      	ldr	r3, [pc, #184]	; (8001ed0 <_Z9TelemPackv+0x188>)
 8001e16:	e9d3 234a 	ldrd	r2, r3, [r3, #296]	; 0x128
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	f7fe fe15 	bl	8000a4c <__aeabi_d2f>
 8001e22:	4603      	mov	r3, r0
 8001e24:	4a26      	ldr	r2, [pc, #152]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001e26:	65d3      	str	r3, [r2, #92]	; 0x5c
	  telem_pack.pid_roll.D = controller.pid_roll.D;
 8001e28:	4b29      	ldr	r3, [pc, #164]	; (8001ed0 <_Z9TelemPackv+0x188>)
 8001e2a:	e9d3 234c 	ldrd	r2, r3, [r3, #304]	; 0x130
 8001e2e:	4610      	mov	r0, r2
 8001e30:	4619      	mov	r1, r3
 8001e32:	f7fe fe0b 	bl	8000a4c <__aeabi_d2f>
 8001e36:	4603      	mov	r3, r0
 8001e38:	4a21      	ldr	r2, [pc, #132]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001e3a:	6613      	str	r3, [r2, #96]	; 0x60
	  telem_pack.pid_roll.pd_roll_sat_buf = controller.pid_roll.pd_roll_sat_buf;
 8001e3c:	4b24      	ldr	r3, [pc, #144]	; (8001ed0 <_Z9TelemPackv+0x188>)
 8001e3e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001e42:	4a1f      	ldr	r2, [pc, #124]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001e44:	6653      	str	r3, [r2, #100]	; 0x64

	  telem_pack.pid_pitch.P = controller.pid_pitch.P;
 8001e46:	4b22      	ldr	r3, [pc, #136]	; (8001ed0 <_Z9TelemPackv+0x188>)
 8001e48:	e9d3 2364 	ldrd	r2, r3, [r3, #400]	; 0x190
 8001e4c:	4610      	mov	r0, r2
 8001e4e:	4619      	mov	r1, r3
 8001e50:	f7fe fdfc 	bl	8000a4c <__aeabi_d2f>
 8001e54:	4603      	mov	r3, r0
 8001e56:	4a1a      	ldr	r2, [pc, #104]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001e58:	6693      	str	r3, [r2, #104]	; 0x68
	  telem_pack.pid_pitch.I = controller.pid_pitch.I;
 8001e5a:	4b1d      	ldr	r3, [pc, #116]	; (8001ed0 <_Z9TelemPackv+0x188>)
 8001e5c:	e9d3 2366 	ldrd	r2, r3, [r3, #408]	; 0x198
 8001e60:	4610      	mov	r0, r2
 8001e62:	4619      	mov	r1, r3
 8001e64:	f7fe fdf2 	bl	8000a4c <__aeabi_d2f>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	4a15      	ldr	r2, [pc, #84]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001e6c:	66d3      	str	r3, [r2, #108]	; 0x6c
	  telem_pack.pid_pitch.D = controller.pid_pitch.D;
 8001e6e:	4b18      	ldr	r3, [pc, #96]	; (8001ed0 <_Z9TelemPackv+0x188>)
 8001e70:	e9d3 2368 	ldrd	r2, r3, [r3, #416]	; 0x1a0
 8001e74:	4610      	mov	r0, r2
 8001e76:	4619      	mov	r1, r3
 8001e78:	f7fe fde8 	bl	8000a4c <__aeabi_d2f>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	4a10      	ldr	r2, [pc, #64]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001e80:	6713      	str	r3, [r2, #112]	; 0x70
	  telem_pack.pid_pitch.pd_roll_sat_buf = controller.pid_pitch.pd_roll_sat_buf;
 8001e82:	4b13      	ldr	r3, [pc, #76]	; (8001ed0 <_Z9TelemPackv+0x188>)
 8001e84:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 8001e88:	4a0d      	ldr	r2, [pc, #52]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001e8a:	6753      	str	r3, [r2, #116]	; 0x74

	  telem_pack.sonar_alt = sonar_alt;
 8001e8c:	4b11      	ldr	r3, [pc, #68]	; (8001ed4 <_Z9TelemPackv+0x18c>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a0b      	ldr	r2, [pc, #44]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001e92:	67d3      	str	r3, [r2, #124]	; 0x7c
	  telem_pack.baro_alt = baro_alt;
 8001e94:	4b10      	ldr	r3, [pc, #64]	; (8001ed8 <_Z9TelemPackv+0x190>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a09      	ldr	r2, [pc, #36]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001e9a:	6793      	str	r3, [r2, #120]	; 0x78

	  telem_pack.time_millis = HAL_GetTick();
 8001e9c:	f001 f89a 	bl	8002fd4 <HAL_GetTick>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	4a07      	ldr	r2, [pc, #28]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001ea4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	  memcpy(buf,&telem_pack,sizeof(telem_pack));
 8001ea8:	4a0c      	ldr	r2, [pc, #48]	; (8001edc <_Z9TelemPackv+0x194>)
 8001eaa:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <_Z9TelemPackv+0x178>)
 8001eac:	4610      	mov	r0, r2
 8001eae:	4619      	mov	r1, r3
 8001eb0:	2384      	movs	r3, #132	; 0x84
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	f008 fb7c 	bl	800a5b0 <memcpy>
}
 8001eb8:	bf00      	nop
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20000290 	.word	0x20000290
 8001ec0:	200002b4 	.word	0x200002b4
 8001ec4:	200007a0 	.word	0x200007a0
 8001ec8:	2000026c 	.word	0x2000026c
 8001ecc:	200003c0 	.word	0x200003c0
 8001ed0:	20000580 	.word	0x20000580
 8001ed4:	2000081c 	.word	0x2000081c
 8001ed8:	20000818 	.word	0x20000818
 8001edc:	20000338 	.word	0x20000338

08001ee0 <_Z9SendTelemv>:

void SendTelem() {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
	  TelemPack();
 8001ee6:	f7ff ff2f 	bl	8001d48 <_Z9TelemPackv>
	  HAL_UART_Transmit(&huart2, (uint8_t*)buf, sizeof(struct telem_pack), 10);
 8001eea:	230a      	movs	r3, #10
 8001eec:	2284      	movs	r2, #132	; 0x84
 8001eee:	490e      	ldr	r1, [pc, #56]	; (8001f28 <_Z9SendTelemv+0x48>)
 8001ef0:	480e      	ldr	r0, [pc, #56]	; (8001f2c <_Z9SendTelemv+0x4c>)
 8001ef2:	f004 ffa3 	bl	8006e3c <HAL_UART_Transmit>
	  char end_char = '@';
 8001ef6:	2340      	movs	r3, #64	; 0x40
 8001ef8:	71fb      	strb	r3, [r7, #7]
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 10);
 8001efa:	1df9      	adds	r1, r7, #7
 8001efc:	230a      	movs	r3, #10
 8001efe:	2201      	movs	r2, #1
 8001f00:	480a      	ldr	r0, [pc, #40]	; (8001f2c <_Z9SendTelemv+0x4c>)
 8001f02:	f004 ff9b 	bl	8006e3c <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 10);
 8001f06:	1df9      	adds	r1, r7, #7
 8001f08:	230a      	movs	r3, #10
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	4807      	ldr	r0, [pc, #28]	; (8001f2c <_Z9SendTelemv+0x4c>)
 8001f0e:	f004 ff95 	bl	8006e3c <HAL_UART_Transmit>
	  sent_time = HAL_GetTick();
 8001f12:	f001 f85f 	bl	8002fd4 <HAL_GetTick>
 8001f16:	4603      	mov	r3, r0
 8001f18:	461a      	mov	r2, r3
 8001f1a:	4b05      	ldr	r3, [pc, #20]	; (8001f30 <_Z9SendTelemv+0x50>)
 8001f1c:	601a      	str	r2, [r3, #0]


}
 8001f1e:	bf00      	nop
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	20000338 	.word	0x20000338
 8001f2c:	20000200 	.word	0x20000200
 8001f30:	20000804 	.word	0x20000804

08001f34 <_Z7GyroOkuh>:

int16_t GyroOku (uint8_t addr) {
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b088      	sub	sp, #32
 8001f38:	af04      	add	r7, sp, #16
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)MPU6050 | I2C_READ, addr, 1, gyro_data, 2, 1);
 8001f3e:	79fb      	ldrb	r3, [r7, #7]
 8001f40:	b29a      	uxth	r2, r3
 8001f42:	2301      	movs	r3, #1
 8001f44:	9302      	str	r3, [sp, #8]
 8001f46:	2302      	movs	r3, #2
 8001f48:	9301      	str	r3, [sp, #4]
 8001f4a:	f107 030c 	add.w	r3, r7, #12
 8001f4e:	9300      	str	r3, [sp, #0]
 8001f50:	2301      	movs	r3, #1
 8001f52:	21d1      	movs	r1, #209	; 0xd1
 8001f54:	4807      	ldr	r0, [pc, #28]	; (8001f74 <_Z7GyroOkuh+0x40>)
 8001f56:	f002 f8cb 	bl	80040f0 <HAL_I2C_Mem_Read>
	int16_t gyro = gyro_data[0]<<8 | gyro_data[1];
 8001f5a:	7b3b      	ldrb	r3, [r7, #12]
 8001f5c:	021b      	lsls	r3, r3, #8
 8001f5e:	b21a      	sxth	r2, r3
 8001f60:	7b7b      	ldrb	r3, [r7, #13]
 8001f62:	b21b      	sxth	r3, r3
 8001f64:	4313      	orrs	r3, r2
 8001f66:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8001f68:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3710      	adds	r7, #16
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	2000008c 	.word	0x2000008c

08001f78 <_Z6PWMYazv>:




void PWMYaz() {
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
	  if(ch[EMERGENCY_CH-1] < 1500) {
 8001f7c:	4b19      	ldr	r3, [pc, #100]	; (8001fe4 <_Z6PWMYazv+0x6c>)
 8001f7e:	691b      	ldr	r3, [r3, #16]
 8001f80:	f240 52db 	movw	r2, #1499	; 0x5db
 8001f84:	4293      	cmp	r3, r2
 8001f86:	dc14      	bgt.n	8001fb2 <_Z6PWMYazv+0x3a>
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,controller_output[0]);
 8001f88:	4b17      	ldr	r3, [pc, #92]	; (8001fe8 <_Z6PWMYazv+0x70>)
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	4b17      	ldr	r3, [pc, #92]	; (8001fec <_Z6PWMYazv+0x74>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,controller_output[1]);
 8001f92:	4b15      	ldr	r3, [pc, #84]	; (8001fe8 <_Z6PWMYazv+0x70>)
 8001f94:	685a      	ldr	r2, [r3, #4]
 8001f96:	4b15      	ldr	r3, [pc, #84]	; (8001fec <_Z6PWMYazv+0x74>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	639a      	str	r2, [r3, #56]	; 0x38
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,controller_output[2]);
 8001f9c:	4b12      	ldr	r3, [pc, #72]	; (8001fe8 <_Z6PWMYazv+0x70>)
 8001f9e:	689a      	ldr	r2, [r3, #8]
 8001fa0:	4b12      	ldr	r3, [pc, #72]	; (8001fec <_Z6PWMYazv+0x74>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	63da      	str	r2, [r3, #60]	; 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,controller_output[3]);
 8001fa6:	4b10      	ldr	r3, [pc, #64]	; (8001fe8 <_Z6PWMYazv+0x70>)
 8001fa8:	68da      	ldr	r2, [r3, #12]
 8001faa:	4b10      	ldr	r3, [pc, #64]	; (8001fec <_Z6PWMYazv+0x74>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	641a      	str	r2, [r3, #64]	; 0x40
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
	  }
}
 8001fb0:	e013      	b.n	8001fda <_Z6PWMYazv+0x62>
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8001fb2:	4b0e      	ldr	r3, [pc, #56]	; (8001fec <_Z6PWMYazv+0x74>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fba:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	; (8001fec <_Z6PWMYazv+0x74>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fc4:	639a      	str	r2, [r3, #56]	; 0x38
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8001fc6:	4b09      	ldr	r3, [pc, #36]	; (8001fec <_Z6PWMYazv+0x74>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fce:	63da      	str	r2, [r3, #60]	; 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 8001fd0:	4b06      	ldr	r3, [pc, #24]	; (8001fec <_Z6PWMYazv+0x74>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fd8:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001fda:	bf00      	nop
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bc80      	pop	{r7}
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	200007d4 	.word	0x200007d4
 8001fe8:	200007a0 	.word	0x200007a0
 8001fec:	200000e0 	.word	0x200000e0

08001ff0 <_Z7GyroErrh>:


float GyroErr(uint8_t addr) {
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 8001ffa:	f04f 0300 	mov.w	r3, #0
 8001ffe:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8002000:	2300      	movs	r3, #0
 8002002:	60bb      	str	r3, [r7, #8]
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800200a:	da0c      	bge.n	8002026 <_Z7GyroErrh+0x36>
	{
		GyroXh = (GyroOku(GYRO_X_ADDR));
 800200c:	2043      	movs	r0, #67	; 0x43
 800200e:	f7ff ff91 	bl	8001f34 <_Z7GyroOkuh>
 8002012:	4603      	mov	r3, r0
 8002014:	4618      	mov	r0, r3
 8002016:	f7fe fe23 	bl	8000c60 <__aeabi_i2f>
 800201a:	4603      	mov	r3, r0
 800201c:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	3301      	adds	r3, #1
 8002022:	60bb      	str	r3, [r7, #8]
 8002024:	e7ee      	b.n	8002004 <_Z7GyroErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 8002026:	4905      	ldr	r1, [pc, #20]	; (800203c <_Z7GyroErrh+0x4c>)
 8002028:	68f8      	ldr	r0, [r7, #12]
 800202a:	f7fe ff21 	bl	8000e70 <__aeabi_fdiv>
 800202e:	4603      	mov	r3, r0
 8002030:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 8002032:	68fb      	ldr	r3, [r7, #12]
}
 8002034:	4618      	mov	r0, r3
 8002036:	3710      	adds	r7, #16
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	44fa0000 	.word	0x44fa0000

08002040 <_Z11MotorBaslatv>:

void MotorBaslat(void) {
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8002044:	4b0c      	ldr	r3, [pc, #48]	; (8002078 <_Z11MotorBaslatv+0x38>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800204c:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 800204e:	4b0a      	ldr	r3, [pc, #40]	; (8002078 <_Z11MotorBaslatv+0x38>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002056:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8002058:	4b07      	ldr	r3, [pc, #28]	; (8002078 <_Z11MotorBaslatv+0x38>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002060:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 8002062:	4b05      	ldr	r3, [pc, #20]	; (8002078 <_Z11MotorBaslatv+0x38>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800206a:	641a      	str	r2, [r3, #64]	; 0x40
	 // Delay(600);
	HAL_Delay(1000);
 800206c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002070:	f000 ffba 	bl	8002fe8 <HAL_Delay>
}
 8002074:	bf00      	nop
 8002076:	bd80      	pop	{r7, pc}
 8002078:	200000e0 	.word	0x200000e0
 800207c:	00000000 	.word	0x00000000

08002080 <HAL_TIM_PeriodElapsedCallback>:
		ITM_SendChar((*ptr++));
	}
	return len;
}

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim) {
 8002080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002082:	b09f      	sub	sp, #124	; 0x7c
 8002084:	af12      	add	r7, sp, #72	; 0x48
 8002086:	6078      	str	r0, [r7, #4]

	if(htim == &htim2) {
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4aaf      	ldr	r2, [pc, #700]	; (8002348 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800208c:	4293      	cmp	r3, r2
 800208e:	f040 81fb 	bne.w	8002488 <HAL_TIM_PeriodElapsedCallback+0x408>


		  gyroX = (GyroOku(GYRO_X_ADDR))/65.5 - GyroXh;
 8002092:	2043      	movs	r0, #67	; 0x43
 8002094:	f7ff ff4e 	bl	8001f34 <_Z7GyroOkuh>
 8002098:	4603      	mov	r3, r0
 800209a:	4618      	mov	r0, r3
 800209c:	f7fe f9aa 	bl	80003f4 <__aeabi_i2d>
 80020a0:	a3a5      	add	r3, pc, #660	; (adr r3, 8002338 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80020a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a6:	f7fe fb39 	bl	800071c <__aeabi_ddiv>
 80020aa:	4602      	mov	r2, r0
 80020ac:	460b      	mov	r3, r1
 80020ae:	4614      	mov	r4, r2
 80020b0:	461d      	mov	r5, r3
 80020b2:	4ba6      	ldr	r3, [pc, #664]	; (800234c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7fe f9ae 	bl	8000418 <__aeabi_f2d>
 80020bc:	4602      	mov	r2, r0
 80020be:	460b      	mov	r3, r1
 80020c0:	4620      	mov	r0, r4
 80020c2:	4629      	mov	r1, r5
 80020c4:	f7fe f848 	bl	8000158 <__aeabi_dsub>
 80020c8:	4602      	mov	r2, r0
 80020ca:	460b      	mov	r3, r1
 80020cc:	4610      	mov	r0, r2
 80020ce:	4619      	mov	r1, r3
 80020d0:	f7fe fcbc 	bl	8000a4c <__aeabi_d2f>
 80020d4:	4603      	mov	r3, r0
 80020d6:	4a9e      	ldr	r2, [pc, #632]	; (8002350 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80020d8:	6013      	str	r3, [r2, #0]
		  gyroY = (GyroOku(GYRO_Y_ADDR))/65.5 - GyroYh;
 80020da:	2045      	movs	r0, #69	; 0x45
 80020dc:	f7ff ff2a 	bl	8001f34 <_Z7GyroOkuh>
 80020e0:	4603      	mov	r3, r0
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7fe f986 	bl	80003f4 <__aeabi_i2d>
 80020e8:	a393      	add	r3, pc, #588	; (adr r3, 8002338 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80020ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ee:	f7fe fb15 	bl	800071c <__aeabi_ddiv>
 80020f2:	4602      	mov	r2, r0
 80020f4:	460b      	mov	r3, r1
 80020f6:	4614      	mov	r4, r2
 80020f8:	461d      	mov	r5, r3
 80020fa:	4b96      	ldr	r3, [pc, #600]	; (8002354 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4618      	mov	r0, r3
 8002100:	f7fe f98a 	bl	8000418 <__aeabi_f2d>
 8002104:	4602      	mov	r2, r0
 8002106:	460b      	mov	r3, r1
 8002108:	4620      	mov	r0, r4
 800210a:	4629      	mov	r1, r5
 800210c:	f7fe f824 	bl	8000158 <__aeabi_dsub>
 8002110:	4602      	mov	r2, r0
 8002112:	460b      	mov	r3, r1
 8002114:	4610      	mov	r0, r2
 8002116:	4619      	mov	r1, r3
 8002118:	f7fe fc98 	bl	8000a4c <__aeabi_d2f>
 800211c:	4603      	mov	r3, r0
 800211e:	4a8e      	ldr	r2, [pc, #568]	; (8002358 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002120:	6013      	str	r3, [r2, #0]
		  gyroZ = (GyroOku(GYRO_Z_ADDR))/65.5 - GyroZh;
 8002122:	2047      	movs	r0, #71	; 0x47
 8002124:	f7ff ff06 	bl	8001f34 <_Z7GyroOkuh>
 8002128:	4603      	mov	r3, r0
 800212a:	4618      	mov	r0, r3
 800212c:	f7fe f962 	bl	80003f4 <__aeabi_i2d>
 8002130:	a381      	add	r3, pc, #516	; (adr r3, 8002338 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002136:	f7fe faf1 	bl	800071c <__aeabi_ddiv>
 800213a:	4602      	mov	r2, r0
 800213c:	460b      	mov	r3, r1
 800213e:	4614      	mov	r4, r2
 8002140:	461d      	mov	r5, r3
 8002142:	4b86      	ldr	r3, [pc, #536]	; (800235c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f7fe f966 	bl	8000418 <__aeabi_f2d>
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	4620      	mov	r0, r4
 8002152:	4629      	mov	r1, r5
 8002154:	f7fe f800 	bl	8000158 <__aeabi_dsub>
 8002158:	4602      	mov	r2, r0
 800215a:	460b      	mov	r3, r1
 800215c:	4610      	mov	r0, r2
 800215e:	4619      	mov	r1, r3
 8002160:	f7fe fc74 	bl	8000a4c <__aeabi_d2f>
 8002164:	4603      	mov	r3, r0
 8002166:	4a7e      	ldr	r2, [pc, #504]	; (8002360 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8002168:	6013      	str	r3, [r2, #0]
		  //gyroX_a_x = (GyroOku(GYRO_X_ADDR)-gyro_e_x)/65.5;
		  //gyroX_a += gyroX_a_x * st;

		  float gyro[3];
		  gyro[0] = gyroX;
 800216a:	4b79      	ldr	r3, [pc, #484]	; (8002350 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	617b      	str	r3, [r7, #20]
		  gyro[1] = -1*gyroY;
 8002170:	4b79      	ldr	r3, [pc, #484]	; (8002358 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002178:	61bb      	str	r3, [r7, #24]
		  gyro[2] = gyroZ;
 800217a:	4b79      	ldr	r3, [pc, #484]	; (8002360 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	61fb      	str	r3, [r7, #28]

		  //vmeler degerlerini oku
		  accX = GyroOku(ACC_X_ADDR);
 8002180:	203b      	movs	r0, #59	; 0x3b
 8002182:	f7ff fed7 	bl	8001f34 <_Z7GyroOkuh>
 8002186:	4603      	mov	r3, r0
 8002188:	4618      	mov	r0, r3
 800218a:	f7fe fd69 	bl	8000c60 <__aeabi_i2f>
 800218e:	4603      	mov	r3, r0
 8002190:	4a74      	ldr	r2, [pc, #464]	; (8002364 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8002192:	6013      	str	r3, [r2, #0]
		  accY = GyroOku(ACC_Y_ADDR);
 8002194:	203d      	movs	r0, #61	; 0x3d
 8002196:	f7ff fecd 	bl	8001f34 <_Z7GyroOkuh>
 800219a:	4603      	mov	r3, r0
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe fd5f 	bl	8000c60 <__aeabi_i2f>
 80021a2:	4603      	mov	r3, r0
 80021a4:	4a70      	ldr	r2, [pc, #448]	; (8002368 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80021a6:	6013      	str	r3, [r2, #0]
		  accZ = GyroOku(ACC_Z_ADDR);
 80021a8:	203f      	movs	r0, #63	; 0x3f
 80021aa:	f7ff fec3 	bl	8001f34 <_Z7GyroOkuh>
 80021ae:	4603      	mov	r3, r0
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7fe fd55 	bl	8000c60 <__aeabi_i2f>
 80021b6:	4603      	mov	r3, r0
 80021b8:	4a6c      	ldr	r2, [pc, #432]	; (800236c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80021ba:	6013      	str	r3, [r2, #0]

		  float acc[3];
		  acc[0] = accX;
 80021bc:	4b69      	ldr	r3, [pc, #420]	; (8002364 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	60bb      	str	r3, [r7, #8]
		  acc[1] = accY;
 80021c2:	4b69      	ldr	r3, [pc, #420]	; (8002368 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	60fb      	str	r3, [r7, #12]
		  acc[2] = accZ;
 80021c8:	4b68      	ldr	r3, [pc, #416]	; (800236c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	613b      	str	r3, [r7, #16]

		  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);		//Toplam ivme
 80021ce:	4b65      	ldr	r3, [pc, #404]	; (8002364 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a64      	ldr	r2, [pc, #400]	; (8002364 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80021d4:	6812      	ldr	r2, [r2, #0]
 80021d6:	4611      	mov	r1, r2
 80021d8:	4618      	mov	r0, r3
 80021da:	f7fe fd95 	bl	8000d08 <__aeabi_fmul>
 80021de:	4603      	mov	r3, r0
 80021e0:	461c      	mov	r4, r3
 80021e2:	4b61      	ldr	r3, [pc, #388]	; (8002368 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a60      	ldr	r2, [pc, #384]	; (8002368 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80021e8:	6812      	ldr	r2, [r2, #0]
 80021ea:	4611      	mov	r1, r2
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7fe fd8b 	bl	8000d08 <__aeabi_fmul>
 80021f2:	4603      	mov	r3, r0
 80021f4:	4619      	mov	r1, r3
 80021f6:	4620      	mov	r0, r4
 80021f8:	f7fe fc7e 	bl	8000af8 <__addsf3>
 80021fc:	4603      	mov	r3, r0
 80021fe:	461c      	mov	r4, r3
 8002200:	4b5a      	ldr	r3, [pc, #360]	; (800236c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a59      	ldr	r2, [pc, #356]	; (800236c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002206:	6812      	ldr	r2, [r2, #0]
 8002208:	4611      	mov	r1, r2
 800220a:	4618      	mov	r0, r3
 800220c:	f7fe fd7c 	bl	8000d08 <__aeabi_fmul>
 8002210:	4603      	mov	r3, r0
 8002212:	4619      	mov	r1, r3
 8002214:	4620      	mov	r0, r4
 8002216:	f7fe fc6f 	bl	8000af8 <__addsf3>
 800221a:	4603      	mov	r3, r0
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff f8bf 	bl	80013a0 <_ZSt4sqrtf>
 8002222:	62f8      	str	r0, [r7, #44]	; 0x2c
		  pitch_acc=asin(accY/acctop)*57.324;					//vme lerden hesaplanan pitch as
 8002224:	4b50      	ldr	r3, [pc, #320]	; (8002368 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800222a:	4618      	mov	r0, r3
 800222c:	f7fe fe20 	bl	8000e70 <__aeabi_fdiv>
 8002230:	4603      	mov	r3, r0
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff f89c 	bl	8001370 <_ZSt4asinf>
 8002238:	4603      	mov	r3, r0
 800223a:	4618      	mov	r0, r3
 800223c:	f7fe f8ec 	bl	8000418 <__aeabi_f2d>
 8002240:	a33f      	add	r3, pc, #252	; (adr r3, 8002340 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002246:	f7fe f93f 	bl	80004c8 <__aeabi_dmul>
 800224a:	4602      	mov	r2, r0
 800224c:	460b      	mov	r3, r1
 800224e:	4610      	mov	r0, r2
 8002250:	4619      	mov	r1, r3
 8002252:	f7fe fbfb 	bl	8000a4c <__aeabi_d2f>
 8002256:	4603      	mov	r3, r0
 8002258:	4a45      	ldr	r2, [pc, #276]	; (8002370 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800225a:	6013      	str	r3, [r2, #0]

		  EKF.Run(gyro,acc);
 800225c:	f107 0208 	add.w	r2, r7, #8
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4619      	mov	r1, r3
 8002266:	4843      	ldr	r0, [pc, #268]	; (8002374 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8002268:	f005 fd32 	bl	8007cd0 <_ZN15Kalman_Filtresi3RunEPfS0_>
		  state.angles[0]  	  = EKF.state.angles[0];
 800226c:	4b41      	ldr	r3, [pc, #260]	; (8002374 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800226e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8002272:	4a41      	ldr	r2, [pc, #260]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8002274:	6013      	str	r3, [r2, #0]
		  state.angles[1] 	  = EKF.state.angles[1];
 8002276:	4b3f      	ldr	r3, [pc, #252]	; (8002374 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8002278:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800227c:	4a3e      	ldr	r2, [pc, #248]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800227e:	6053      	str	r3, [r2, #4]
		  state.angles[2]     = EKF.state.angles[2];
 8002280:	4b3c      	ldr	r3, [pc, #240]	; (8002374 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8002282:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8002286:	4a3c      	ldr	r2, [pc, #240]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8002288:	6093      	str	r3, [r2, #8]

		  state.rates[0] = gyroX;
 800228a:	4b31      	ldr	r3, [pc, #196]	; (8002350 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a3a      	ldr	r2, [pc, #232]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8002290:	60d3      	str	r3, [r2, #12]
		  state.rates[1] = -1*gyroY;
 8002292:	4b31      	ldr	r3, [pc, #196]	; (8002358 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800229a:	4a37      	ldr	r2, [pc, #220]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800229c:	6113      	str	r3, [r2, #16]
		  state.rates[2] = gyroZ;
 800229e:	4b30      	ldr	r3, [pc, #192]	; (8002360 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a35      	ldr	r2, [pc, #212]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80022a4:	6153      	str	r3, [r2, #20]
		  bmp.data.press = get_pressure (bmp);
		  bmp.data.altitude = get_altitude (&bmp);

		  baro_alt = bmp.data.altitude; */

		if( HAL_GetTick() - sonar_send_time > 50) {
 80022a6:	f000 fe95 	bl	8002fd4 <HAL_GetTick>
 80022aa:	4602      	mov	r2, r0
 80022ac:	4b33      	ldr	r3, [pc, #204]	; (800237c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b32      	cmp	r3, #50	; 0x32
 80022b4:	bf8c      	ite	hi
 80022b6:	2301      	movhi	r3, #1
 80022b8:	2300      	movls	r3, #0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d067      	beq.n	8002390 <HAL_TIM_PeriodElapsedCallback+0x310>
		  sonar_range = (float)getRange()/100.0;
 80022c0:	f7ff f820 	bl	8001304 <getRange>
 80022c4:	4603      	mov	r3, r0
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7fe fcca 	bl	8000c60 <__aeabi_i2f>
 80022cc:	4603      	mov	r3, r0
 80022ce:	492c      	ldr	r1, [pc, #176]	; (8002380 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7fe fdcd 	bl	8000e70 <__aeabi_fdiv>
 80022d6:	4603      	mov	r3, r0
 80022d8:	461a      	mov	r2, r3
 80022da:	4b2a      	ldr	r3, [pc, #168]	; (8002384 <HAL_TIM_PeriodElapsedCallback+0x304>)
 80022dc:	601a      	str	r2, [r3, #0]
		  sonar_alt = sonar_range * cos(abs(deg2rad*state.angles[0]))* cos(abs(deg2rad*state.angles[1]));
 80022de:	4b26      	ldr	r3, [pc, #152]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4929      	ldr	r1, [pc, #164]	; (8002388 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7fe fd0f 	bl	8000d08 <__aeabi_fmul>
 80022ea:	4603      	mov	r3, r0
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff f833 	bl	8001358 <_ZSt3absf>
 80022f2:	4603      	mov	r3, r0
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7ff f847 	bl	8001388 <_ZSt3cosf>
 80022fa:	4602      	mov	r2, r0
 80022fc:	4b21      	ldr	r3, [pc, #132]	; (8002384 <HAL_TIM_PeriodElapsedCallback+0x304>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4619      	mov	r1, r3
 8002302:	4610      	mov	r0, r2
 8002304:	f7fe fd00 	bl	8000d08 <__aeabi_fmul>
 8002308:	4603      	mov	r3, r0
 800230a:	461c      	mov	r4, r3
 800230c:	4b1a      	ldr	r3, [pc, #104]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	491d      	ldr	r1, [pc, #116]	; (8002388 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8002312:	4618      	mov	r0, r3
 8002314:	f7fe fcf8 	bl	8000d08 <__aeabi_fmul>
 8002318:	4603      	mov	r3, r0
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff f81c 	bl	8001358 <_ZSt3absf>
 8002320:	4603      	mov	r3, r0
 8002322:	4618      	mov	r0, r3
 8002324:	f7ff f830 	bl	8001388 <_ZSt3cosf>
 8002328:	4603      	mov	r3, r0
 800232a:	4619      	mov	r1, r3
 800232c:	4620      	mov	r0, r4
 800232e:	f7fe fceb 	bl	8000d08 <__aeabi_fmul>
 8002332:	4603      	mov	r3, r0
 8002334:	461a      	mov	r2, r3
 8002336:	e029      	b.n	800238c <HAL_TIM_PeriodElapsedCallback+0x30c>
 8002338:	00000000 	.word	0x00000000
 800233c:	40506000 	.word	0x40506000
 8002340:	d4fdf3b6 	.word	0xd4fdf3b6
 8002344:	404ca978 	.word	0x404ca978
 8002348:	20000128 	.word	0x20000128
 800234c:	20000258 	.word	0x20000258
 8002350:	20000240 	.word	0x20000240
 8002354:	2000025c 	.word	0x2000025c
 8002358:	20000244 	.word	0x20000244
 800235c:	20000260 	.word	0x20000260
 8002360:	20000248 	.word	0x20000248
 8002364:	2000024c 	.word	0x2000024c
 8002368:	20000250 	.word	0x20000250
 800236c:	20000254 	.word	0x20000254
 8002370:	20000264 	.word	0x20000264
 8002374:	200003c0 	.word	0x200003c0
 8002378:	20000290 	.word	0x20000290
 800237c:	20000824 	.word	0x20000824
 8002380:	42c80000 	.word	0x42c80000
 8002384:	20000820 	.word	0x20000820
 8002388:	3c8e8a72 	.word	0x3c8e8a72
 800238c:	4b40      	ldr	r3, [pc, #256]	; (8002490 <HAL_TIM_PeriodElapsedCallback+0x410>)
 800238e:	601a      	str	r2, [r3, #0]
		}
		 // alpha_des = 0;
		 // printf("roll: %d\r\n",int(roll));


		  controller_output_ang = controller.Run(state, state_des, ch[2]);
 8002390:	4b40      	ldr	r3, [pc, #256]	; (8002494 <HAL_TIM_PeriodElapsedCallback+0x414>)
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f107 0c20 	add.w	ip, r7, #32
 8002398:	4e3f      	ldr	r6, [pc, #252]	; (8002498 <HAL_TIM_PeriodElapsedCallback+0x418>)
 800239a:	9310      	str	r3, [sp, #64]	; 0x40
 800239c:	4b3f      	ldr	r3, [pc, #252]	; (800249c <HAL_TIM_PeriodElapsedCallback+0x41c>)
 800239e:	ac07      	add	r4, sp, #28
 80023a0:	461d      	mov	r5, r3
 80023a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023aa:	682b      	ldr	r3, [r5, #0]
 80023ac:	6023      	str	r3, [r4, #0]
 80023ae:	466d      	mov	r5, sp
 80023b0:	f106 0408 	add.w	r4, r6, #8
 80023b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023b8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80023bc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80023c0:	e896 000c 	ldmia.w	r6, {r2, r3}
 80023c4:	4936      	ldr	r1, [pc, #216]	; (80024a0 <HAL_TIM_PeriodElapsedCallback+0x420>)
 80023c6:	4660      	mov	r0, ip
 80023c8:	f004 ff2c 	bl	8007224 <_ZN10Controller3RunE5stateS0_i>
 80023cc:	f107 0320 	add.w	r3, r7, #32
 80023d0:	4619      	mov	r1, r3
 80023d2:	4834      	ldr	r0, [pc, #208]	; (80024a4 <HAL_TIM_PeriodElapsedCallback+0x424>)
 80023d4:	f000 f971 	bl	80026ba <_ZNSt6vectorIdSaIdEEaSEOS1_>
 80023d8:	f107 0320 	add.w	r3, r7, #32
 80023dc:	4618      	mov	r0, r3
 80023de:	f000 f951 	bl	8002684 <_ZNSt6vectorIdSaIdEED1Ev>
		  controller_output[0] = controller.controller_output_pwm[0];
 80023e2:	4b2f      	ldr	r3, [pc, #188]	; (80024a0 <HAL_TIM_PeriodElapsedCallback+0x420>)
 80023e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80023e8:	4a2f      	ldr	r2, [pc, #188]	; (80024a8 <HAL_TIM_PeriodElapsedCallback+0x428>)
 80023ea:	6013      	str	r3, [r2, #0]
		  controller_output[1] = controller.controller_output_pwm[1];
 80023ec:	4b2c      	ldr	r3, [pc, #176]	; (80024a0 <HAL_TIM_PeriodElapsedCallback+0x420>)
 80023ee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80023f2:	4a2d      	ldr	r2, [pc, #180]	; (80024a8 <HAL_TIM_PeriodElapsedCallback+0x428>)
 80023f4:	6053      	str	r3, [r2, #4]
		  controller_output[2] = controller.controller_output_pwm[2];
 80023f6:	4b2a      	ldr	r3, [pc, #168]	; (80024a0 <HAL_TIM_PeriodElapsedCallback+0x420>)
 80023f8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80023fc:	4a2a      	ldr	r2, [pc, #168]	; (80024a8 <HAL_TIM_PeriodElapsedCallback+0x428>)
 80023fe:	6093      	str	r3, [r2, #8]
		  controller_output[3] = controller.controller_output_pwm[3];
 8002400:	4b27      	ldr	r3, [pc, #156]	; (80024a0 <HAL_TIM_PeriodElapsedCallback+0x420>)
 8002402:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002406:	4a28      	ldr	r2, [pc, #160]	; (80024a8 <HAL_TIM_PeriodElapsedCallback+0x428>)
 8002408:	60d3      	str	r3, [r2, #12]

		  state_des.rates[0] = controller.roll_rate_des;
 800240a:	4b25      	ldr	r3, [pc, #148]	; (80024a0 <HAL_TIM_PeriodElapsedCallback+0x420>)
 800240c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8002410:	4a22      	ldr	r2, [pc, #136]	; (800249c <HAL_TIM_PeriodElapsedCallback+0x41c>)
 8002412:	60d3      	str	r3, [r2, #12]
		  state_des.rates[1] = controller.pitch_rate_des;
 8002414:	4b22      	ldr	r3, [pc, #136]	; (80024a0 <HAL_TIM_PeriodElapsedCallback+0x420>)
 8002416:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800241a:	4a20      	ldr	r2, [pc, #128]	; (800249c <HAL_TIM_PeriodElapsedCallback+0x41c>)
 800241c:	6113      	str	r3, [r2, #16]

		  ie_roll_sat = controller.pid_roll.ie_roll_sat;
 800241e:	4b20      	ldr	r3, [pc, #128]	; (80024a0 <HAL_TIM_PeriodElapsedCallback+0x420>)
 8002420:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002424:	4a21      	ldr	r2, [pc, #132]	; (80024ac <HAL_TIM_PeriodElapsedCallback+0x42c>)
 8002426:	6013      	str	r3, [r2, #0]

		  w_ang = controller.pd_roll;
 8002428:	4b1d      	ldr	r3, [pc, #116]	; (80024a0 <HAL_TIM_PeriodElapsedCallback+0x420>)
 800242a:	e9d3 232c 	ldrd	r2, r3, [r3, #176]	; 0xb0
 800242e:	4920      	ldr	r1, [pc, #128]	; (80024b0 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8002430:	e9c1 2300 	strd	r2, r3, [r1]


		  w1 = controller_output[0];
 8002434:	4b1c      	ldr	r3, [pc, #112]	; (80024a8 <HAL_TIM_PeriodElapsedCallback+0x428>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	b29a      	uxth	r2, r3
 800243a:	4b1e      	ldr	r3, [pc, #120]	; (80024b4 <HAL_TIM_PeriodElapsedCallback+0x434>)
 800243c:	801a      	strh	r2, [r3, #0]
		  w2 = controller_output[1];
 800243e:	4b1a      	ldr	r3, [pc, #104]	; (80024a8 <HAL_TIM_PeriodElapsedCallback+0x428>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	b29a      	uxth	r2, r3
 8002444:	4b1c      	ldr	r3, [pc, #112]	; (80024b8 <HAL_TIM_PeriodElapsedCallback+0x438>)
 8002446:	801a      	strh	r2, [r3, #0]
		  w3 = controller_output[2];
 8002448:	4b17      	ldr	r3, [pc, #92]	; (80024a8 <HAL_TIM_PeriodElapsedCallback+0x428>)
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	b29a      	uxth	r2, r3
 800244e:	4b1b      	ldr	r3, [pc, #108]	; (80024bc <HAL_TIM_PeriodElapsedCallback+0x43c>)
 8002450:	801a      	strh	r2, [r3, #0]
		  w4 = controller_output[3];
 8002452:	4b15      	ldr	r3, [pc, #84]	; (80024a8 <HAL_TIM_PeriodElapsedCallback+0x428>)
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	b29a      	uxth	r2, r3
 8002458:	4b19      	ldr	r3, [pc, #100]	; (80024c0 <HAL_TIM_PeriodElapsedCallback+0x440>)
 800245a:	801a      	strh	r2, [r3, #0]

		  if(armed) {
 800245c:	4b19      	ldr	r3, [pc, #100]	; (80024c4 <HAL_TIM_PeriodElapsedCallback+0x444>)
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00d      	beq.n	8002480 <HAL_TIM_PeriodElapsedCallback+0x400>
			  if(!motor_start) {
 8002464:	4b18      	ldr	r3, [pc, #96]	; (80024c8 <HAL_TIM_PeriodElapsedCallback+0x448>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	f083 0301 	eor.w	r3, r3, #1
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	d004      	beq.n	800247c <HAL_TIM_PeriodElapsedCallback+0x3fc>
				  MotorBaslat();
 8002472:	f7ff fde5 	bl	8002040 <_Z11MotorBaslatv>
				  motor_start = true;
 8002476:	4b14      	ldr	r3, [pc, #80]	; (80024c8 <HAL_TIM_PeriodElapsedCallback+0x448>)
 8002478:	2201      	movs	r2, #1
 800247a:	701a      	strb	r2, [r3, #0]
			  }

			  PWMYaz();
 800247c:	f7ff fd7c 	bl	8001f78 <_Z6PWMYazv>
		  }

		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8002480:	2102      	movs	r1, #2
 8002482:	4812      	ldr	r0, [pc, #72]	; (80024cc <HAL_TIM_PeriodElapsedCallback+0x44c>)
 8002484:	f001 f87e 	bl	8003584 <HAL_GPIO_TogglePin>

		}
	}
 8002488:	bf00      	nop
 800248a:	3734      	adds	r7, #52	; 0x34
 800248c:	46bd      	mov	sp, r7
 800248e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002490:	2000081c 	.word	0x2000081c
 8002494:	200007d4 	.word	0x200007d4
 8002498:	20000290 	.word	0x20000290
 800249c:	2000026c 	.word	0x2000026c
 80024a0:	20000580 	.word	0x20000580
 80024a4:	200007b0 	.word	0x200007b0
 80024a8:	200007a0 	.word	0x200007a0
 80024ac:	20000268 	.word	0x20000268
 80024b0:	20000810 	.word	0x20000810
 80024b4:	200007bc 	.word	0x200007bc
 80024b8:	200007be 	.word	0x200007be
 80024bc:	200007c0 	.word	0x200007c0
 80024c0:	200007c2 	.word	0x200007c2
 80024c4:	20000809 	.word	0x20000809
 80024c8:	2000080a 	.word	0x2000080a
 80024cc:	40010c00 	.word	0x40010c00

080024d0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)

{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]

 if(htim == &htim3) {
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4a43      	ldr	r2, [pc, #268]	; (80025e8 <HAL_TIM_IC_CaptureCallback+0x118>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d17f      	bne.n	80025e0 <HAL_TIM_IC_CaptureCallback+0x110>

	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)  // if the interrupt source is channel1
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	7f1b      	ldrb	r3, [r3, #28]
 80024e4:	2b04      	cmp	r3, #4
 80024e6:	d17b      	bne.n	80025e0 <HAL_TIM_IC_CaptureCallback+0x110>
	{
				IC_Val1 = IC_Val2;
 80024e8:	4b40      	ldr	r3, [pc, #256]	; (80025ec <HAL_TIM_IC_CaptureCallback+0x11c>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a40      	ldr	r2, [pc, #256]	; (80025f0 <HAL_TIM_IC_CaptureCallback+0x120>)
 80024ee:	6013      	str	r3, [r2, #0]
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 80024f0:	2108      	movs	r1, #8
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f003 ff82 	bl	80063fc <HAL_TIM_ReadCapturedValue>
 80024f8:	4603      	mov	r3, r0
 80024fa:	461a      	mov	r2, r3
 80024fc:	4b3b      	ldr	r3, [pc, #236]	; (80025ec <HAL_TIM_IC_CaptureCallback+0x11c>)
 80024fe:	601a      	str	r2, [r3, #0]
				Diff = IC_Val2-IC_Val1;
 8002500:	4b3a      	ldr	r3, [pc, #232]	; (80025ec <HAL_TIM_IC_CaptureCallback+0x11c>)
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	4b3a      	ldr	r3, [pc, #232]	; (80025f0 <HAL_TIM_IC_CaptureCallback+0x120>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	4a3a      	ldr	r2, [pc, #232]	; (80025f4 <HAL_TIM_IC_CaptureCallback+0x124>)
 800250c:	6013      	str	r3, [r2, #0]
				if(Diff < 0) {
 800250e:	4b39      	ldr	r3, [pc, #228]	; (80025f4 <HAL_TIM_IC_CaptureCallback+0x124>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	0fdb      	lsrs	r3, r3, #31
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d006      	beq.n	8002528 <HAL_TIM_IC_CaptureCallback+0x58>
					Diff+=65535;
 800251a:	4b36      	ldr	r3, [pc, #216]	; (80025f4 <HAL_TIM_IC_CaptureCallback+0x124>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002522:	33ff      	adds	r3, #255	; 0xff
 8002524:	4a33      	ldr	r2, [pc, #204]	; (80025f4 <HAL_TIM_IC_CaptureCallback+0x124>)
 8002526:	6013      	str	r3, [r2, #0]

				}
				//printf("Diff: %d\n",Diff);
				ch[i] = Diff;
 8002528:	4b33      	ldr	r3, [pc, #204]	; (80025f8 <HAL_TIM_IC_CaptureCallback+0x128>)
 800252a:	881b      	ldrh	r3, [r3, #0]
 800252c:	b21b      	sxth	r3, r3
 800252e:	4619      	mov	r1, r3
 8002530:	4b30      	ldr	r3, [pc, #192]	; (80025f4 <HAL_TIM_IC_CaptureCallback+0x124>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a31      	ldr	r2, [pc, #196]	; (80025fc <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002536:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
				if(1) {
					if(ch[i] > CH0) {
 800253a:	4b2f      	ldr	r3, [pc, #188]	; (80025f8 <HAL_TIM_IC_CaptureCallback+0x128>)
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	b21b      	sxth	r3, r3
 8002540:	461a      	mov	r2, r3
 8002542:	4b2e      	ldr	r3, [pc, #184]	; (80025fc <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002544:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002548:	f241 3288 	movw	r2, #5000	; 0x1388
 800254c:	4293      	cmp	r3, r2
 800254e:	bfcc      	ite	gt
 8002550:	2301      	movgt	r3, #1
 8002552:	2300      	movle	r3, #0
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b00      	cmp	r3, #0
 8002558:	d006      	beq.n	8002568 <HAL_TIM_IC_CaptureCallback+0x98>
						//ch[CH_NUM] = ch[i];
						i = -1;
 800255a:	4b27      	ldr	r3, [pc, #156]	; (80025f8 <HAL_TIM_IC_CaptureCallback+0x128>)
 800255c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002560:	801a      	strh	r2, [r3, #0]
						sync = 1;
 8002562:	4b27      	ldr	r3, [pc, #156]	; (8002600 <HAL_TIM_IC_CaptureCallback+0x130>)
 8002564:	2201      	movs	r2, #1
 8002566:	801a      	strh	r2, [r3, #0]
					}
				}



				state_des.angles[0] =  pid.pwm2ang(ch[0]);
 8002568:	4b24      	ldr	r3, [pc, #144]	; (80025fc <HAL_TIM_IC_CaptureCallback+0x12c>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	b29b      	uxth	r3, r3
 800256e:	4619      	mov	r1, r3
 8002570:	4824      	ldr	r0, [pc, #144]	; (8002604 <HAL_TIM_IC_CaptureCallback+0x134>)
 8002572:	f006 fdb4 	bl	80090de <_ZN3PID7pwm2angEt>
 8002576:	4603      	mov	r3, r0
 8002578:	4a23      	ldr	r2, [pc, #140]	; (8002608 <HAL_TIM_IC_CaptureCallback+0x138>)
 800257a:	6013      	str	r3, [r2, #0]
				state_des.angles[1] =  pid.pwm2ang(ch[1]);
 800257c:	4b1f      	ldr	r3, [pc, #124]	; (80025fc <HAL_TIM_IC_CaptureCallback+0x12c>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	b29b      	uxth	r3, r3
 8002582:	4619      	mov	r1, r3
 8002584:	481f      	ldr	r0, [pc, #124]	; (8002604 <HAL_TIM_IC_CaptureCallback+0x134>)
 8002586:	f006 fdaa 	bl	80090de <_ZN3PID7pwm2angEt>
 800258a:	4603      	mov	r3, r0
 800258c:	4a1e      	ldr	r2, [pc, #120]	; (8002608 <HAL_TIM_IC_CaptureCallback+0x138>)
 800258e:	6053      	str	r3, [r2, #4]
				state_des.angles[2] =  0;
 8002590:	4b1d      	ldr	r3, [pc, #116]	; (8002608 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002592:	f04f 0200 	mov.w	r2, #0
 8002596:	609a      	str	r2, [r3, #8]
				state_des.rates[2] = pid.pwm2rate(ch[3]);
 8002598:	4b18      	ldr	r3, [pc, #96]	; (80025fc <HAL_TIM_IC_CaptureCallback+0x12c>)
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	b29b      	uxth	r3, r3
 800259e:	4619      	mov	r1, r3
 80025a0:	4818      	ldr	r0, [pc, #96]	; (8002604 <HAL_TIM_IC_CaptureCallback+0x134>)
 80025a2:	f006 fdc4 	bl	800912e <_ZN3PID8pwm2rateEt>
 80025a6:	4603      	mov	r3, r0
 80025a8:	4a17      	ldr	r2, [pc, #92]	; (8002608 <HAL_TIM_IC_CaptureCallback+0x138>)
 80025aa:	6153      	str	r3, [r2, #20]

				i++;
 80025ac:	4b12      	ldr	r3, [pc, #72]	; (80025f8 <HAL_TIM_IC_CaptureCallback+0x128>)
 80025ae:	881b      	ldrh	r3, [r3, #0]
 80025b0:	b21b      	sxth	r3, r3
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	3301      	adds	r3, #1
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	b21a      	sxth	r2, r3
 80025ba:	4b0f      	ldr	r3, [pc, #60]	; (80025f8 <HAL_TIM_IC_CaptureCallback+0x128>)
 80025bc:	801a      	strh	r2, [r3, #0]
				i = i % (CH_NUM+1);
 80025be:	4b0e      	ldr	r3, [pc, #56]	; (80025f8 <HAL_TIM_IC_CaptureCallback+0x128>)
 80025c0:	881b      	ldrh	r3, [r3, #0]
 80025c2:	b21b      	sxth	r3, r3
 80025c4:	4619      	mov	r1, r3
 80025c6:	4b11      	ldr	r3, [pc, #68]	; (800260c <HAL_TIM_IC_CaptureCallback+0x13c>)
 80025c8:	fb83 2301 	smull	r2, r3, r3, r1
 80025cc:	105a      	asrs	r2, r3, #1
 80025ce:	17cb      	asrs	r3, r1, #31
 80025d0:	1ad2      	subs	r2, r2, r3
 80025d2:	4613      	mov	r3, r2
 80025d4:	00db      	lsls	r3, r3, #3
 80025d6:	4413      	add	r3, r2
 80025d8:	1aca      	subs	r2, r1, r3
 80025da:	b212      	sxth	r2, r2
 80025dc:	4b06      	ldr	r3, [pc, #24]	; (80025f8 <HAL_TIM_IC_CaptureCallback+0x128>)
 80025de:	801a      	strh	r2, [r3, #0]
			//	__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_2,TIM_INPUTCHANNELPOLARITY_RISING);


	 }
	}
}
 80025e0:	bf00      	nop
 80025e2:	3708      	adds	r7, #8
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	20000170 	.word	0x20000170
 80025ec:	200007c4 	.word	0x200007c4
 80025f0:	200007c8 	.word	0x200007c8
 80025f4:	200007cc 	.word	0x200007cc
 80025f8:	200007d0 	.word	0x200007d0
 80025fc:	200007d4 	.word	0x200007d4
 8002600:	200007f8 	.word	0x200007f8
 8002604:	20000510 	.word	0x20000510
 8002608:	2000026c 	.word	0x2000026c
 800260c:	38e38e39 	.word	0x38e38e39

08002610 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002614:	b672      	cpsid	i
}
 8002616:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002618:	e7fe      	b.n	8002618 <Error_Handler+0x8>

0800261a <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 800261a:	b580      	push	{r7, lr}
 800261c:	b082      	sub	sp, #8
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 f85e 	bl	80026e4 <_ZNSaIdEC1Ev>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4618      	mov	r0, r3
 800262c:	f000 f866 	bl	80026fc <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>
	{ }
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <_ZNSaIdED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

      ~allocator() _GLIBCXX_NOTHROW { }
 800263a:	b580      	push	{r7, lr}
 800263c:	b082      	sub	sp, #8
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 f86d 	bl	8002722 <_ZN9__gnu_cxx13new_allocatorIdED1Ev>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4618      	mov	r0, r3
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <_ZNSt12_Vector_baseIdSaIdEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002652:	b580      	push	{r7, lr}
 8002654:	b082      	sub	sp, #8
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	10db      	asrs	r3, r3, #3
	_M_deallocate(_M_impl._M_start,
 800266a:	461a      	mov	r2, r3
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f000 f862 	bl	8002736 <_ZNSt12_Vector_baseIdSaIdEE13_M_deallocateEPdj>
      }
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4618      	mov	r0, r3
 8002676:	f7fe fe9f 	bl	80013b8 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implD1Ev>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4618      	mov	r0, r3
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <_ZNSt6vectorIdSaIdEED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8002684:	b5b0      	push	{r4, r5, r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681c      	ldr	r4, [r3, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4618      	mov	r0, r3
 8002698:	f000 f860 	bl	800275c <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 800269c:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800269e:	461a      	mov	r2, r3
 80026a0:	4629      	mov	r1, r5
 80026a2:	4620      	mov	r0, r4
 80026a4:	f000 f864 	bl	8002770 <_ZSt8_DestroyIPddEvT_S1_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7ff ffd1 	bl	8002652 <_ZNSt12_Vector_baseIdSaIdEED1Ev>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4618      	mov	r0, r3
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bdb0      	pop	{r4, r5, r7, pc}

080026ba <_ZNSt6vectorIdSaIdEEaSEOS1_>:
       *  Afterwards @a __x is a valid, but unspecified %vector.
       *
       *  Whether the allocator is moved depends on the allocator traits.
       */
      vector&
      operator=(vector&& __x) noexcept(_Alloc_traits::_S_nothrow_move())
 80026ba:	b590      	push	{r4, r7, lr}
 80026bc:	b085      	sub	sp, #20
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
 80026c2:	6039      	str	r1, [r7, #0]
      {
	constexpr bool __move_storage =
 80026c4:	2301      	movs	r3, #1
 80026c6:	73fb      	strb	r3, [r7, #15]
	  _Alloc_traits::_S_propagate_on_move_assign()
	  || _Alloc_traits::_S_always_equal();
	_M_move_assign(std::move(__x), __bool_constant<__move_storage>());
 80026c8:	6838      	ldr	r0, [r7, #0]
 80026ca:	f000 f85f 	bl	800278c <_ZSt4moveIRSt6vectorIdSaIdEEEONSt16remove_referenceIT_E4typeEOS5_>
 80026ce:	4603      	mov	r3, r0
 80026d0:	4622      	mov	r2, r4
 80026d2:	4619      	mov	r1, r3
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f000 f863 	bl	80027a0 <_ZNSt6vectorIdSaIdEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>
	return *this;
 80026da:	687b      	ldr	r3, [r7, #4]
      }
 80026dc:	4618      	mov	r0, r3
 80026de:	3714      	adds	r7, #20
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd90      	pop	{r4, r7, pc}

080026e4 <_ZNSaIdEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f000 f895 	bl	800281c <_ZN9__gnu_cxx13new_allocatorIdEC1Ev>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4618      	mov	r0, r3
 80026f6:	3708      	adds	r7, #8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	609a      	str	r2, [r3, #8]
	{ }
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4618      	mov	r0, r3
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	bc80      	pop	{r7}
 8002720:	4770      	bx	lr

08002722 <_ZN9__gnu_cxx13new_allocatorIdED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002722:	b480      	push	{r7}
 8002724:	b083      	sub	sp, #12
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4618      	mov	r0, r3
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	bc80      	pop	{r7}
 8002734:	4770      	bx	lr

08002736 <_ZNSt12_Vector_baseIdSaIdEE13_M_deallocateEPdj>:
      _M_deallocate(pointer __p, size_t __n)
 8002736:	b580      	push	{r7, lr}
 8002738:	b084      	sub	sp, #16
 800273a:	af00      	add	r7, sp, #0
 800273c:	60f8      	str	r0, [r7, #12]
 800273e:	60b9      	str	r1, [r7, #8]
 8002740:	607a      	str	r2, [r7, #4]
	if (__p)
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d005      	beq.n	8002754 <_ZNSt12_Vector_baseIdSaIdEE13_M_deallocateEPdj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	68b9      	ldr	r1, [r7, #8]
 800274e:	4618      	mov	r0, r3
 8002750:	f000 f86e 	bl	8002830 <_ZNSt16allocator_traitsISaIdEE10deallocateERS0_Pdj>
      }
 8002754:	bf00      	nop
 8002756:	3710      	adds	r7, #16
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4618      	mov	r0, r3
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	bc80      	pop	{r7}
 800276e:	4770      	bx	lr

08002770 <_ZSt8_DestroyIPddEvT_S1_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 800277c:	68b9      	ldr	r1, [r7, #8]
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f000 f865 	bl	800284e <_ZSt8_DestroyIPdEvT_S1_>
    }
 8002784:	bf00      	nop
 8002786:	3710      	adds	r7, #16
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <_ZSt4moveIRSt6vectorIdSaIdEEEONSt16remove_referenceIT_E4typeEOS5_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	4618      	mov	r0, r3
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr

080027a0 <_ZNSt6vectorIdSaIdEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>:
    private:
      // Constant-time move assignment when source object's memory can be
      // moved, either because the source's allocator will move too
      // or because the allocators are equal.
      void
      _M_move_assign(vector&& __x, true_type) noexcept
 80027a0:	b590      	push	{r4, r7, lr}
 80027a2:	b089      	sub	sp, #36	; 0x24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	713a      	strb	r2, [r7, #4]
      {
	vector __tmp(get_allocator());
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	f107 031c 	add.w	r3, r7, #28
 80027b2:	4611      	mov	r1, r2
 80027b4:	4618      	mov	r0, r3
 80027b6:	f000 f857 	bl	8002868 <_ZNKSt12_Vector_baseIdSaIdEE13get_allocatorEv>
 80027ba:	f107 021c 	add.w	r2, r7, #28
 80027be:	f107 0310 	add.w	r3, r7, #16
 80027c2:	4611      	mov	r1, r2
 80027c4:	4618      	mov	r0, r3
 80027c6:	f000 f860 	bl	800288a <_ZNSt6vectorIdSaIdEEC1ERKS0_>
 80027ca:	f107 031c 	add.w	r3, r7, #28
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff ff33 	bl	800263a <_ZNSaIdED1Ev>
	this->_M_impl._M_swap_data(__x._M_impl);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	4611      	mov	r1, r2
 80027da:	4618      	mov	r0, r3
 80027dc:	f000 f864 	bl	80028a8 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_swap_dataERS2_>
	__tmp._M_impl._M_swap_data(__x._M_impl);
 80027e0:	68ba      	ldr	r2, [r7, #8]
 80027e2:	f107 0310 	add.w	r3, r7, #16
 80027e6:	4611      	mov	r1, r2
 80027e8:	4618      	mov	r0, r3
 80027ea:	f000 f85d 	bl	80028a8 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_swap_dataERS2_>
	std::__alloc_on_move(_M_get_Tp_allocator(), __x._M_get_Tp_allocator());
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff ffb3 	bl	800275c <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 80027f6:	4604      	mov	r4, r0
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff ffae 	bl	800275c <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 8002800:	4603      	mov	r3, r0
 8002802:	4619      	mov	r1, r3
 8002804:	4620      	mov	r0, r4
 8002806:	f000 f86d 	bl	80028e4 <_ZSt15__alloc_on_moveISaIdEEvRT_S2_>
	vector __tmp(get_allocator());
 800280a:	f107 0310 	add.w	r3, r7, #16
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff ff38 	bl	8002684 <_ZNSt6vectorIdSaIdEED1Ev>
      }
 8002814:	bf00      	nop
 8002816:	3724      	adds	r7, #36	; 0x24
 8002818:	46bd      	mov	sp, r7
 800281a:	bd90      	pop	{r4, r7, pc}

0800281c <_ZN9__gnu_cxx13new_allocatorIdEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4618      	mov	r0, r3
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr

08002830 <_ZNSt16allocator_traitsISaIdEE10deallocateERS0_Pdj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	68b9      	ldr	r1, [r7, #8]
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f000 f85d 	bl	8002900 <_ZN9__gnu_cxx13new_allocatorIdE10deallocateEPdj>
 8002846:	bf00      	nop
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <_ZSt8_DestroyIPdEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 800284e:	b580      	push	{r7, lr}
 8002850:	b082      	sub	sp, #8
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
 8002856:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8002858:	6839      	ldr	r1, [r7, #0]
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f000 f85d 	bl	800291a <_ZNSt12_Destroy_auxILb1EE9__destroyIPdEEvT_S3_>
    }
 8002860:	bf00      	nop
 8002862:	3708      	adds	r7, #8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <_ZNKSt12_Vector_baseIdSaIdEE13get_allocatorEv>:
      get_allocator() const _GLIBCXX_NOEXCEPT
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
      { return allocator_type(_M_get_Tp_allocator()); }
 8002872:	6838      	ldr	r0, [r7, #0]
 8002874:	f000 f85b 	bl	800292e <_ZNKSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 8002878:	4603      	mov	r3, r0
 800287a:	4619      	mov	r1, r3
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f000 f860 	bl	8002942 <_ZNSaIdEC1ERKS_>
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <_ZNSt6vectorIdSaIdEEC1ERKS0_>:
      vector(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
 8002892:	6039      	str	r1, [r7, #0]
      : _Base(__a) { }
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6839      	ldr	r1, [r7, #0]
 8002898:	4618      	mov	r0, r3
 800289a:	f000 f860 	bl	800295e <_ZNSt12_Vector_baseIdSaIdEEC1ERKS0_>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4618      	mov	r0, r3
 80028a2:	3708      	adds	r7, #8
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_swap_dataERS2_>:
	_M_swap_data(_Vector_impl_data& __x) _GLIBCXX_NOEXCEPT
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b086      	sub	sp, #24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
	  _Vector_impl_data __tmp;
 80028b2:	f107 030c 	add.w	r3, r7, #12
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff ff20 	bl	80026fc <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>
	  __tmp._M_copy_data(*this);
 80028bc:	f107 030c 	add.w	r3, r7, #12
 80028c0:	6879      	ldr	r1, [r7, #4]
 80028c2:	4618      	mov	r0, r3
 80028c4:	f000 f85a 	bl	800297c <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_copy_dataERKS2_>
	  _M_copy_data(__x);
 80028c8:	6839      	ldr	r1, [r7, #0]
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f000 f856 	bl	800297c <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_copy_dataERKS2_>
	  __x._M_copy_data(__tmp);
 80028d0:	f107 030c 	add.w	r3, r7, #12
 80028d4:	4619      	mov	r1, r3
 80028d6:	6838      	ldr	r0, [r7, #0]
 80028d8:	f000 f850 	bl	800297c <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_copy_dataERKS2_>
	}
 80028dc:	bf00      	nop
 80028de:	3718      	adds	r7, #24
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <_ZSt15__alloc_on_moveISaIdEEvRT_S2_>:
  template<typename _Alloc>
    inline void __do_alloc_on_move(_Alloc&, _Alloc&, false_type)
    { }

  template<typename _Alloc>
    inline void __alloc_on_move(_Alloc& __one, _Alloc& __two)
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
    {
      typedef allocator_traits<_Alloc> __traits;
      typedef typename __traits::propagate_on_container_move_assignment __pocma;
      __do_alloc_on_move(__one, __two, __pocma());
 80028ee:	461a      	mov	r2, r3
 80028f0:	6839      	ldr	r1, [r7, #0]
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f858 	bl	80029a8 <_ZSt18__do_alloc_on_moveISaIdEEvRT_S2_St17integral_constantIbLb1EE>
    }
 80028f8:	bf00      	nop
 80028fa:	3710      	adds	r7, #16
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <_ZN9__gnu_cxx13new_allocatorIdE10deallocateEPdj>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	60b9      	str	r1, [r7, #8]
 800290a:	607a      	str	r2, [r7, #4]
	  {
	    ::operator delete(__p, std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p);
 800290c:	68b8      	ldr	r0, [r7, #8]
 800290e:	f006 fc89 	bl	8009224 <_ZdlPv>
      }
 8002912:	bf00      	nop
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <_ZNSt12_Destroy_auxILb1EE9__destroyIPdEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 800291a:	b480      	push	{r7}
 800291c:	b083      	sub	sp, #12
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
 8002922:	6039      	str	r1, [r7, #0]
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	bc80      	pop	{r7}
 800292c:	4770      	bx	lr

0800292e <_ZNKSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 800292e:	b480      	push	{r7}
 8002930:	b083      	sub	sp, #12
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4618      	mov	r0, r3
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	bc80      	pop	{r7}
 8002940:	4770      	bx	lr

08002942 <_ZNSaIdEC1ERKS_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8002942:	b580      	push	{r7, lr}
 8002944:	b082      	sub	sp, #8
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
 800294a:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 800294c:	6839      	ldr	r1, [r7, #0]
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f837 	bl	80029c2 <_ZN9__gnu_cxx13new_allocatorIdEC1ERKS1_>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	4618      	mov	r0, r3
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <_ZNSt12_Vector_baseIdSaIdEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 800295e:	b580      	push	{r7, lr}
 8002960:	b082      	sub	sp, #8
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
 8002966:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6839      	ldr	r1, [r7, #0]
 800296c:	4618      	mov	r0, r3
 800296e:	f000 f833 	bl	80029d8 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1ERKS0_>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4618      	mov	r0, r3
 8002976:	3708      	adds	r7, #8
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_data12_M_copy_dataERKS2_>:
	_M_copy_data(_Vector_impl_data const& __x) _GLIBCXX_NOEXCEPT
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
	  _M_start = __x._M_start;
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	601a      	str	r2, [r3, #0]
	  _M_finish = __x._M_finish;
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	605a      	str	r2, [r3, #4]
	  _M_end_of_storage = __x._M_end_of_storage;
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	689a      	ldr	r2, [r3, #8]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	609a      	str	r2, [r3, #8]
	}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr

080029a8 <_ZSt18__do_alloc_on_moveISaIdEEvRT_S2_St17integral_constantIbLb1EE>:
    inline void __do_alloc_on_move(_Alloc& __one, _Alloc& __two, true_type)
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	713a      	strb	r2, [r7, #4]
    { __one = std::move(__two); }
 80029b4:	68b8      	ldr	r0, [r7, #8]
 80029b6:	f000 f821 	bl	80029fc <_ZSt4moveIRSaIdEEONSt16remove_referenceIT_E4typeEOS3_>
 80029ba:	bf00      	nop
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <_ZN9__gnu_cxx13new_allocatorIdEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 80029c2:	b480      	push	{r7}
 80029c4:	b083      	sub	sp, #12
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
 80029ca:	6039      	str	r1, [r7, #0]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4618      	mov	r0, r3
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr

080029d8 <_ZNSt12_Vector_baseIdSaIdEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 80029e2:	6839      	ldr	r1, [r7, #0]
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f7ff ffac 	bl	8002942 <_ZNSaIdEC1ERKS_>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7ff fe85 	bl	80026fc <_ZNSt12_Vector_baseIdSaIdEE17_Vector_impl_dataC1Ev>
	{ }
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4618      	mov	r0, r3
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <_ZSt4moveIRSaIdEEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4618      	mov	r0, r3
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr

08002a10 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d110      	bne.n	8002a42 <_Z41__static_initialization_and_destruction_0ii+0x32>
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d10b      	bne.n	8002a42 <_Z41__static_initialization_and_destruction_0ii+0x32>
Kalman_Filtresi EKF;
 8002a2a:	4812      	ldr	r0, [pc, #72]	; (8002a74 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8002a2c:	f005 f8ec 	bl	8007c08 <_ZN15Kalman_FiltresiC1Ev>
PID pid;
 8002a30:	4811      	ldr	r0, [pc, #68]	; (8002a78 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8002a32:	f006 f8db 	bl	8008bec <_ZN3PIDC1Ev>
Controller controller;
 8002a36:	4811      	ldr	r0, [pc, #68]	; (8002a7c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8002a38:	f004 fb6a 	bl	8007110 <_ZN10ControllerC1Ev>
std::vector<double> controller_output_ang;
 8002a3c:	4810      	ldr	r0, [pc, #64]	; (8002a80 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8002a3e:	f7fe fcd4 	bl	80013ea <_ZNSt6vectorIdSaIdEEC1Ev>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d110      	bne.n	8002a6a <_Z41__static_initialization_and_destruction_0ii+0x5a>
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d10b      	bne.n	8002a6a <_Z41__static_initialization_and_destruction_0ii+0x5a>
 8002a52:	480b      	ldr	r0, [pc, #44]	; (8002a80 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8002a54:	f7ff fe16 	bl	8002684 <_ZNSt6vectorIdSaIdEED1Ev>
Controller controller;
 8002a58:	4808      	ldr	r0, [pc, #32]	; (8002a7c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8002a5a:	f004 fe96 	bl	800778a <_ZN10ControllerD1Ev>
PID pid;
 8002a5e:	4806      	ldr	r0, [pc, #24]	; (8002a78 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8002a60:	f006 fbd6 	bl	8009210 <_ZN3PIDD1Ev>
Kalman_Filtresi EKF;
 8002a64:	4803      	ldr	r0, [pc, #12]	; (8002a74 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8002a66:	f006 f86d 	bl	8008b44 <_ZN15Kalman_FiltresiD1Ev>
}
 8002a6a:	bf00      	nop
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	200003c0 	.word	0x200003c0
 8002a78:	20000510 	.word	0x20000510
 8002a7c:	20000580 	.word	0x20000580
 8002a80:	200007b0 	.word	0x200007b0

08002a84 <_GLOBAL__sub_I_hi2c1>:
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002a8c:	2001      	movs	r0, #1
 8002a8e:	f7ff ffbf 	bl	8002a10 <_Z41__static_initialization_and_destruction_0ii>
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <_GLOBAL__sub_D_hi2c1>:
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002a9c:	2000      	movs	r0, #0
 8002a9e:	f7ff ffb7 	bl	8002a10 <_Z41__static_initialization_and_destruction_0ii>
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002aaa:	4b15      	ldr	r3, [pc, #84]	; (8002b00 <HAL_MspInit+0x5c>)
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	4a14      	ldr	r2, [pc, #80]	; (8002b00 <HAL_MspInit+0x5c>)
 8002ab0:	f043 0301 	orr.w	r3, r3, #1
 8002ab4:	6193      	str	r3, [r2, #24]
 8002ab6:	4b12      	ldr	r3, [pc, #72]	; (8002b00 <HAL_MspInit+0x5c>)
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	60bb      	str	r3, [r7, #8]
 8002ac0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ac2:	4b0f      	ldr	r3, [pc, #60]	; (8002b00 <HAL_MspInit+0x5c>)
 8002ac4:	69db      	ldr	r3, [r3, #28]
 8002ac6:	4a0e      	ldr	r2, [pc, #56]	; (8002b00 <HAL_MspInit+0x5c>)
 8002ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002acc:	61d3      	str	r3, [r2, #28]
 8002ace:	4b0c      	ldr	r3, [pc, #48]	; (8002b00 <HAL_MspInit+0x5c>)
 8002ad0:	69db      	ldr	r3, [r3, #28]
 8002ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ad6:	607b      	str	r3, [r7, #4]
 8002ad8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002ada:	4b0a      	ldr	r3, [pc, #40]	; (8002b04 <HAL_MspInit+0x60>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002aee:	60fb      	str	r3, [r7, #12]
 8002af0:	4a04      	ldr	r2, [pc, #16]	; (8002b04 <HAL_MspInit+0x60>)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002af6:	bf00      	nop
 8002af8:	3714      	adds	r7, #20
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr
 8002b00:	40021000 	.word	0x40021000
 8002b04:	40010000 	.word	0x40010000

08002b08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b088      	sub	sp, #32
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b10:	f107 0310 	add.w	r3, r7, #16
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	605a      	str	r2, [r3, #4]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a15      	ldr	r2, [pc, #84]	; (8002b78 <HAL_I2C_MspInit+0x70>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d123      	bne.n	8002b70 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b28:	4b14      	ldr	r3, [pc, #80]	; (8002b7c <HAL_I2C_MspInit+0x74>)
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	4a13      	ldr	r2, [pc, #76]	; (8002b7c <HAL_I2C_MspInit+0x74>)
 8002b2e:	f043 0308 	orr.w	r3, r3, #8
 8002b32:	6193      	str	r3, [r2, #24]
 8002b34:	4b11      	ldr	r3, [pc, #68]	; (8002b7c <HAL_I2C_MspInit+0x74>)
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	f003 0308 	and.w	r3, r3, #8
 8002b3c:	60fb      	str	r3, [r7, #12]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b40:	23c0      	movs	r3, #192	; 0xc0
 8002b42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b44:	2312      	movs	r3, #18
 8002b46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b4c:	f107 0310 	add.w	r3, r7, #16
 8002b50:	4619      	mov	r1, r3
 8002b52:	480b      	ldr	r0, [pc, #44]	; (8002b80 <HAL_I2C_MspInit+0x78>)
 8002b54:	f000 fb7a 	bl	800324c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b58:	4b08      	ldr	r3, [pc, #32]	; (8002b7c <HAL_I2C_MspInit+0x74>)
 8002b5a:	69db      	ldr	r3, [r3, #28]
 8002b5c:	4a07      	ldr	r2, [pc, #28]	; (8002b7c <HAL_I2C_MspInit+0x74>)
 8002b5e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b62:	61d3      	str	r3, [r2, #28]
 8002b64:	4b05      	ldr	r3, [pc, #20]	; (8002b7c <HAL_I2C_MspInit+0x74>)
 8002b66:	69db      	ldr	r3, [r3, #28]
 8002b68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b6c:	60bb      	str	r3, [r7, #8]
 8002b6e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002b70:	bf00      	nop
 8002b72:	3720      	adds	r7, #32
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40005400 	.word	0x40005400
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	40010c00 	.word	0x40010c00

08002b84 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a09      	ldr	r2, [pc, #36]	; (8002bb8 <HAL_TIM_PWM_MspInit+0x34>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d10b      	bne.n	8002bae <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b96:	4b09      	ldr	r3, [pc, #36]	; (8002bbc <HAL_TIM_PWM_MspInit+0x38>)
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	4a08      	ldr	r2, [pc, #32]	; (8002bbc <HAL_TIM_PWM_MspInit+0x38>)
 8002b9c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ba0:	6193      	str	r3, [r2, #24]
 8002ba2:	4b06      	ldr	r3, [pc, #24]	; (8002bbc <HAL_TIM_PWM_MspInit+0x38>)
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002baa:	60fb      	str	r3, [r7, #12]
 8002bac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002bae:	bf00      	nop
 8002bb0:	3714      	adds	r7, #20
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr
 8002bb8:	40012c00 	.word	0x40012c00
 8002bbc:	40021000 	.word	0x40021000

08002bc0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b08a      	sub	sp, #40	; 0x28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc8:	f107 0318 	add.w	r3, r7, #24
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]
 8002bd0:	605a      	str	r2, [r3, #4]
 8002bd2:	609a      	str	r2, [r3, #8]
 8002bd4:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bde:	d114      	bne.n	8002c0a <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002be0:	4b2d      	ldr	r3, [pc, #180]	; (8002c98 <HAL_TIM_Base_MspInit+0xd8>)
 8002be2:	69db      	ldr	r3, [r3, #28]
 8002be4:	4a2c      	ldr	r2, [pc, #176]	; (8002c98 <HAL_TIM_Base_MspInit+0xd8>)
 8002be6:	f043 0301 	orr.w	r3, r3, #1
 8002bea:	61d3      	str	r3, [r2, #28]
 8002bec:	4b2a      	ldr	r3, [pc, #168]	; (8002c98 <HAL_TIM_Base_MspInit+0xd8>)
 8002bee:	69db      	ldr	r3, [r3, #28]
 8002bf0:	f003 0301 	and.w	r3, r3, #1
 8002bf4:	617b      	str	r3, [r7, #20]
 8002bf6:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	201c      	movs	r0, #28
 8002bfe:	f000 faee 	bl	80031de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002c02:	201c      	movs	r0, #28
 8002c04:	f000 fb07 	bl	8003216 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002c08:	e042      	b.n	8002c90 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM3)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a23      	ldr	r2, [pc, #140]	; (8002c9c <HAL_TIM_Base_MspInit+0xdc>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d12c      	bne.n	8002c6e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c14:	4b20      	ldr	r3, [pc, #128]	; (8002c98 <HAL_TIM_Base_MspInit+0xd8>)
 8002c16:	69db      	ldr	r3, [r3, #28]
 8002c18:	4a1f      	ldr	r2, [pc, #124]	; (8002c98 <HAL_TIM_Base_MspInit+0xd8>)
 8002c1a:	f043 0302 	orr.w	r3, r3, #2
 8002c1e:	61d3      	str	r3, [r2, #28]
 8002c20:	4b1d      	ldr	r3, [pc, #116]	; (8002c98 <HAL_TIM_Base_MspInit+0xd8>)
 8002c22:	69db      	ldr	r3, [r3, #28]
 8002c24:	f003 0302 	and.w	r3, r3, #2
 8002c28:	613b      	str	r3, [r7, #16]
 8002c2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c2c:	4b1a      	ldr	r3, [pc, #104]	; (8002c98 <HAL_TIM_Base_MspInit+0xd8>)
 8002c2e:	699b      	ldr	r3, [r3, #24]
 8002c30:	4a19      	ldr	r2, [pc, #100]	; (8002c98 <HAL_TIM_Base_MspInit+0xd8>)
 8002c32:	f043 0308 	orr.w	r3, r3, #8
 8002c36:	6193      	str	r3, [r2, #24]
 8002c38:	4b17      	ldr	r3, [pc, #92]	; (8002c98 <HAL_TIM_Base_MspInit+0xd8>)
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	f003 0308 	and.w	r3, r3, #8
 8002c40:	60fb      	str	r3, [r7, #12]
 8002c42:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c44:	2301      	movs	r3, #1
 8002c46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c50:	f107 0318 	add.w	r3, r7, #24
 8002c54:	4619      	mov	r1, r3
 8002c56:	4812      	ldr	r0, [pc, #72]	; (8002ca0 <HAL_TIM_Base_MspInit+0xe0>)
 8002c58:	f000 faf8 	bl	800324c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	2100      	movs	r1, #0
 8002c60:	201d      	movs	r0, #29
 8002c62:	f000 fabc 	bl	80031de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002c66:	201d      	movs	r0, #29
 8002c68:	f000 fad5 	bl	8003216 <HAL_NVIC_EnableIRQ>
}
 8002c6c:	e010      	b.n	8002c90 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM4)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a0c      	ldr	r2, [pc, #48]	; (8002ca4 <HAL_TIM_Base_MspInit+0xe4>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d10b      	bne.n	8002c90 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c78:	4b07      	ldr	r3, [pc, #28]	; (8002c98 <HAL_TIM_Base_MspInit+0xd8>)
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	4a06      	ldr	r2, [pc, #24]	; (8002c98 <HAL_TIM_Base_MspInit+0xd8>)
 8002c7e:	f043 0304 	orr.w	r3, r3, #4
 8002c82:	61d3      	str	r3, [r2, #28]
 8002c84:	4b04      	ldr	r3, [pc, #16]	; (8002c98 <HAL_TIM_Base_MspInit+0xd8>)
 8002c86:	69db      	ldr	r3, [r3, #28]
 8002c88:	f003 0304 	and.w	r3, r3, #4
 8002c8c:	60bb      	str	r3, [r7, #8]
 8002c8e:	68bb      	ldr	r3, [r7, #8]
}
 8002c90:	bf00      	nop
 8002c92:	3728      	adds	r7, #40	; 0x28
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	40000400 	.word	0x40000400
 8002ca0:	40010c00 	.word	0x40010c00
 8002ca4:	40000800 	.word	0x40000800

08002ca8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b088      	sub	sp, #32
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb0:	f107 0310 	add.w	r3, r7, #16
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	605a      	str	r2, [r3, #4]
 8002cba:	609a      	str	r2, [r3, #8]
 8002cbc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a10      	ldr	r2, [pc, #64]	; (8002d04 <HAL_TIM_MspPostInit+0x5c>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d118      	bne.n	8002cfa <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cc8:	4b0f      	ldr	r3, [pc, #60]	; (8002d08 <HAL_TIM_MspPostInit+0x60>)
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	4a0e      	ldr	r2, [pc, #56]	; (8002d08 <HAL_TIM_MspPostInit+0x60>)
 8002cce:	f043 0304 	orr.w	r3, r3, #4
 8002cd2:	6193      	str	r3, [r2, #24]
 8002cd4:	4b0c      	ldr	r3, [pc, #48]	; (8002d08 <HAL_TIM_MspPostInit+0x60>)
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	f003 0304 	and.w	r3, r3, #4
 8002cdc:	60fb      	str	r3, [r7, #12]
 8002cde:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002ce0:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002ce4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cea:	2302      	movs	r3, #2
 8002cec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cee:	f107 0310 	add.w	r3, r7, #16
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	4805      	ldr	r0, [pc, #20]	; (8002d0c <HAL_TIM_MspPostInit+0x64>)
 8002cf6:	f000 faa9 	bl	800324c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002cfa:	bf00      	nop
 8002cfc:	3720      	adds	r7, #32
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	40012c00 	.word	0x40012c00
 8002d08:	40021000 	.word	0x40021000
 8002d0c:	40010800 	.word	0x40010800

08002d10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b088      	sub	sp, #32
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d18:	f107 0310 	add.w	r3, r7, #16
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	605a      	str	r2, [r3, #4]
 8002d22:	609a      	str	r2, [r3, #8]
 8002d24:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a1b      	ldr	r2, [pc, #108]	; (8002d98 <HAL_UART_MspInit+0x88>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d12f      	bne.n	8002d90 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d30:	4b1a      	ldr	r3, [pc, #104]	; (8002d9c <HAL_UART_MspInit+0x8c>)
 8002d32:	69db      	ldr	r3, [r3, #28]
 8002d34:	4a19      	ldr	r2, [pc, #100]	; (8002d9c <HAL_UART_MspInit+0x8c>)
 8002d36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d3a:	61d3      	str	r3, [r2, #28]
 8002d3c:	4b17      	ldr	r3, [pc, #92]	; (8002d9c <HAL_UART_MspInit+0x8c>)
 8002d3e:	69db      	ldr	r3, [r3, #28]
 8002d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d48:	4b14      	ldr	r3, [pc, #80]	; (8002d9c <HAL_UART_MspInit+0x8c>)
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	4a13      	ldr	r2, [pc, #76]	; (8002d9c <HAL_UART_MspInit+0x8c>)
 8002d4e:	f043 0304 	orr.w	r3, r3, #4
 8002d52:	6193      	str	r3, [r2, #24]
 8002d54:	4b11      	ldr	r3, [pc, #68]	; (8002d9c <HAL_UART_MspInit+0x8c>)
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	60bb      	str	r3, [r7, #8]
 8002d5e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002d60:	2304      	movs	r3, #4
 8002d62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d64:	2302      	movs	r3, #2
 8002d66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d6c:	f107 0310 	add.w	r3, r7, #16
 8002d70:	4619      	mov	r1, r3
 8002d72:	480b      	ldr	r0, [pc, #44]	; (8002da0 <HAL_UART_MspInit+0x90>)
 8002d74:	f000 fa6a 	bl	800324c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d78:	2308      	movs	r3, #8
 8002d7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d80:	2300      	movs	r3, #0
 8002d82:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d84:	f107 0310 	add.w	r3, r7, #16
 8002d88:	4619      	mov	r1, r3
 8002d8a:	4805      	ldr	r0, [pc, #20]	; (8002da0 <HAL_UART_MspInit+0x90>)
 8002d8c:	f000 fa5e 	bl	800324c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002d90:	bf00      	nop
 8002d92:	3720      	adds	r7, #32
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40004400 	.word	0x40004400
 8002d9c:	40021000 	.word	0x40021000
 8002da0:	40010800 	.word	0x40010800

08002da4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002da8:	e7fe      	b.n	8002da8 <NMI_Handler+0x4>

08002daa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002daa:	b480      	push	{r7}
 8002dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dae:	e7fe      	b.n	8002dae <HardFault_Handler+0x4>

08002db0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002db4:	e7fe      	b.n	8002db4 <MemManage_Handler+0x4>

08002db6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002db6:	b480      	push	{r7}
 8002db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dba:	e7fe      	b.n	8002dba <BusFault_Handler+0x4>

08002dbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dc0:	e7fe      	b.n	8002dc0 <UsageFault_Handler+0x4>

08002dc2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dc2:	b480      	push	{r7}
 8002dc4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dc6:	bf00      	nop
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bc80      	pop	{r7}
 8002dcc:	4770      	bx	lr

08002dce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dd2:	bf00      	nop
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bc80      	pop	{r7}
 8002dd8:	4770      	bx	lr

08002dda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dde:	bf00      	nop
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr

08002de6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dea:	f000 f8e1 	bl	8002fb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002dee:	bf00      	nop
 8002df0:	bd80      	pop	{r7, pc}
	...

08002df4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002df8:	4802      	ldr	r0, [pc, #8]	; (8002e04 <TIM2_IRQHandler+0x10>)
 8002dfa:	f002 ffe1 	bl	8005dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	20000128 	.word	0x20000128

08002e08 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e0c:	4802      	ldr	r0, [pc, #8]	; (8002e18 <TIM3_IRQHandler+0x10>)
 8002e0e:	f002 ffd7 	bl	8005dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e12:	bf00      	nop
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	20000170 	.word	0x20000170

08002e1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
	return 1;
 8002e20:	2301      	movs	r3, #1
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bc80      	pop	{r7}
 8002e28:	4770      	bx	lr

08002e2a <_kill>:

int _kill(int pid, int sig)
{
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	b082      	sub	sp, #8
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
 8002e32:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002e34:	f007 fb82 	bl	800a53c <__errno>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2216      	movs	r2, #22
 8002e3c:	601a      	str	r2, [r3, #0]
	return -1;
 8002e3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <_exit>:

void _exit (int status)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b082      	sub	sp, #8
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002e52:	f04f 31ff 	mov.w	r1, #4294967295
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7ff ffe7 	bl	8002e2a <_kill>
	while (1) {}		/* Make sure we hang here */
 8002e5c:	e7fe      	b.n	8002e5c <_exit+0x12>
	...

08002e60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b086      	sub	sp, #24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e68:	4a14      	ldr	r2, [pc, #80]	; (8002ebc <_sbrk+0x5c>)
 8002e6a:	4b15      	ldr	r3, [pc, #84]	; (8002ec0 <_sbrk+0x60>)
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e74:	4b13      	ldr	r3, [pc, #76]	; (8002ec4 <_sbrk+0x64>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d102      	bne.n	8002e82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e7c:	4b11      	ldr	r3, [pc, #68]	; (8002ec4 <_sbrk+0x64>)
 8002e7e:	4a12      	ldr	r2, [pc, #72]	; (8002ec8 <_sbrk+0x68>)
 8002e80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e82:	4b10      	ldr	r3, [pc, #64]	; (8002ec4 <_sbrk+0x64>)
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4413      	add	r3, r2
 8002e8a:	693a      	ldr	r2, [r7, #16]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d207      	bcs.n	8002ea0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e90:	f007 fb54 	bl	800a53c <__errno>
 8002e94:	4603      	mov	r3, r0
 8002e96:	220c      	movs	r2, #12
 8002e98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e9e:	e009      	b.n	8002eb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ea0:	4b08      	ldr	r3, [pc, #32]	; (8002ec4 <_sbrk+0x64>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ea6:	4b07      	ldr	r3, [pc, #28]	; (8002ec4 <_sbrk+0x64>)
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4413      	add	r3, r2
 8002eae:	4a05      	ldr	r2, [pc, #20]	; (8002ec4 <_sbrk+0x64>)
 8002eb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3718      	adds	r7, #24
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	20005000 	.word	0x20005000
 8002ec0:	00000400 	.word	0x00000400
 8002ec4:	20000864 	.word	0x20000864
 8002ec8:	20000888 	.word	0x20000888

08002ecc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ed0:	bf00      	nop
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bc80      	pop	{r7}
 8002ed6:	4770      	bx	lr

08002ed8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002ed8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002eda:	e003      	b.n	8002ee4 <LoopCopyDataInit>

08002edc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002edc:	4b0b      	ldr	r3, [pc, #44]	; (8002f0c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002ede:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002ee0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002ee2:	3104      	adds	r1, #4

08002ee4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002ee4:	480a      	ldr	r0, [pc, #40]	; (8002f10 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002ee6:	4b0b      	ldr	r3, [pc, #44]	; (8002f14 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002ee8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002eea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002eec:	d3f6      	bcc.n	8002edc <CopyDataInit>
  ldr r2, =_sbss
 8002eee:	4a0a      	ldr	r2, [pc, #40]	; (8002f18 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002ef0:	e002      	b.n	8002ef8 <LoopFillZerobss>

08002ef2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002ef2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002ef4:	f842 3b04 	str.w	r3, [r2], #4

08002ef8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002ef8:	4b08      	ldr	r3, [pc, #32]	; (8002f1c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002efa:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002efc:	d3f9      	bcc.n	8002ef2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002efe:	f7ff ffe5 	bl	8002ecc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f02:	f007 fb21 	bl	800a548 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f06:	f7fe fa7d 	bl	8001404 <main>
  bx lr
 8002f0a:	4770      	bx	lr
  ldr r3, =_sidata
 8002f0c:	0800ad08 	.word	0x0800ad08
  ldr r0, =_sdata
 8002f10:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002f14:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8002f18:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8002f1c:	20000888 	.word	0x20000888

08002f20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f20:	e7fe      	b.n	8002f20 <ADC1_2_IRQHandler>
	...

08002f24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f28:	4b08      	ldr	r3, [pc, #32]	; (8002f4c <HAL_Init+0x28>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a07      	ldr	r2, [pc, #28]	; (8002f4c <HAL_Init+0x28>)
 8002f2e:	f043 0310 	orr.w	r3, r3, #16
 8002f32:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f34:	2003      	movs	r0, #3
 8002f36:	f000 f947 	bl	80031c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f3a:	2000      	movs	r0, #0
 8002f3c:	f000 f808 	bl	8002f50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f40:	f7ff fdb0 	bl	8002aa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	40022000 	.word	0x40022000

08002f50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f58:	4b12      	ldr	r3, [pc, #72]	; (8002fa4 <HAL_InitTick+0x54>)
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	4b12      	ldr	r3, [pc, #72]	; (8002fa8 <HAL_InitTick+0x58>)
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	4619      	mov	r1, r3
 8002f62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f66:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 f95f 	bl	8003232 <HAL_SYSTICK_Config>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e00e      	b.n	8002f9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2b0f      	cmp	r3, #15
 8002f82:	d80a      	bhi.n	8002f9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f84:	2200      	movs	r2, #0
 8002f86:	6879      	ldr	r1, [r7, #4]
 8002f88:	f04f 30ff 	mov.w	r0, #4294967295
 8002f8c:	f000 f927 	bl	80031de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f90:	4a06      	ldr	r2, [pc, #24]	; (8002fac <HAL_InitTick+0x5c>)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
 8002f98:	e000      	b.n	8002f9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3708      	adds	r7, #8
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	20000000 	.word	0x20000000
 8002fa8:	20000008 	.word	0x20000008
 8002fac:	20000004 	.word	0x20000004

08002fb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fb4:	4b05      	ldr	r3, [pc, #20]	; (8002fcc <HAL_IncTick+0x1c>)
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	461a      	mov	r2, r3
 8002fba:	4b05      	ldr	r3, [pc, #20]	; (8002fd0 <HAL_IncTick+0x20>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4413      	add	r3, r2
 8002fc0:	4a03      	ldr	r2, [pc, #12]	; (8002fd0 <HAL_IncTick+0x20>)
 8002fc2:	6013      	str	r3, [r2, #0]
}
 8002fc4:	bf00      	nop
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr
 8002fcc:	20000008 	.word	0x20000008
 8002fd0:	20000874 	.word	0x20000874

08002fd4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  return uwTick;
 8002fd8:	4b02      	ldr	r3, [pc, #8]	; (8002fe4 <HAL_GetTick+0x10>)
 8002fda:	681b      	ldr	r3, [r3, #0]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bc80      	pop	{r7}
 8002fe2:	4770      	bx	lr
 8002fe4:	20000874 	.word	0x20000874

08002fe8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ff0:	f7ff fff0 	bl	8002fd4 <HAL_GetTick>
 8002ff4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003000:	d005      	beq.n	800300e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003002:	4b0a      	ldr	r3, [pc, #40]	; (800302c <HAL_Delay+0x44>)
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	461a      	mov	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	4413      	add	r3, r2
 800300c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800300e:	bf00      	nop
 8003010:	f7ff ffe0 	bl	8002fd4 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	429a      	cmp	r2, r3
 800301e:	d8f7      	bhi.n	8003010 <HAL_Delay+0x28>
  {
  }
}
 8003020:	bf00      	nop
 8003022:	bf00      	nop
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	20000008 	.word	0x20000008

08003030 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f003 0307 	and.w	r3, r3, #7
 800303e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003040:	4b0c      	ldr	r3, [pc, #48]	; (8003074 <__NVIC_SetPriorityGrouping+0x44>)
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003046:	68ba      	ldr	r2, [r7, #8]
 8003048:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800304c:	4013      	ands	r3, r2
 800304e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003058:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800305c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003060:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003062:	4a04      	ldr	r2, [pc, #16]	; (8003074 <__NVIC_SetPriorityGrouping+0x44>)
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	60d3      	str	r3, [r2, #12]
}
 8003068:	bf00      	nop
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	bc80      	pop	{r7}
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	e000ed00 	.word	0xe000ed00

08003078 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800307c:	4b04      	ldr	r3, [pc, #16]	; (8003090 <__NVIC_GetPriorityGrouping+0x18>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	0a1b      	lsrs	r3, r3, #8
 8003082:	f003 0307 	and.w	r3, r3, #7
}
 8003086:	4618      	mov	r0, r3
 8003088:	46bd      	mov	sp, r7
 800308a:	bc80      	pop	{r7}
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	e000ed00 	.word	0xe000ed00

08003094 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	4603      	mov	r3, r0
 800309c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800309e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	db0b      	blt.n	80030be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030a6:	79fb      	ldrb	r3, [r7, #7]
 80030a8:	f003 021f 	and.w	r2, r3, #31
 80030ac:	4906      	ldr	r1, [pc, #24]	; (80030c8 <__NVIC_EnableIRQ+0x34>)
 80030ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	2001      	movs	r0, #1
 80030b6:	fa00 f202 	lsl.w	r2, r0, r2
 80030ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030be:	bf00      	nop
 80030c0:	370c      	adds	r7, #12
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bc80      	pop	{r7}
 80030c6:	4770      	bx	lr
 80030c8:	e000e100 	.word	0xe000e100

080030cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	4603      	mov	r3, r0
 80030d4:	6039      	str	r1, [r7, #0]
 80030d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	db0a      	blt.n	80030f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	b2da      	uxtb	r2, r3
 80030e4:	490c      	ldr	r1, [pc, #48]	; (8003118 <__NVIC_SetPriority+0x4c>)
 80030e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ea:	0112      	lsls	r2, r2, #4
 80030ec:	b2d2      	uxtb	r2, r2
 80030ee:	440b      	add	r3, r1
 80030f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030f4:	e00a      	b.n	800310c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	b2da      	uxtb	r2, r3
 80030fa:	4908      	ldr	r1, [pc, #32]	; (800311c <__NVIC_SetPriority+0x50>)
 80030fc:	79fb      	ldrb	r3, [r7, #7]
 80030fe:	f003 030f 	and.w	r3, r3, #15
 8003102:	3b04      	subs	r3, #4
 8003104:	0112      	lsls	r2, r2, #4
 8003106:	b2d2      	uxtb	r2, r2
 8003108:	440b      	add	r3, r1
 800310a:	761a      	strb	r2, [r3, #24]
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	bc80      	pop	{r7}
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	e000e100 	.word	0xe000e100
 800311c:	e000ed00 	.word	0xe000ed00

08003120 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003120:	b480      	push	{r7}
 8003122:	b089      	sub	sp, #36	; 0x24
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f003 0307 	and.w	r3, r3, #7
 8003132:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	f1c3 0307 	rsb	r3, r3, #7
 800313a:	2b04      	cmp	r3, #4
 800313c:	bf28      	it	cs
 800313e:	2304      	movcs	r3, #4
 8003140:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	3304      	adds	r3, #4
 8003146:	2b06      	cmp	r3, #6
 8003148:	d902      	bls.n	8003150 <NVIC_EncodePriority+0x30>
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	3b03      	subs	r3, #3
 800314e:	e000      	b.n	8003152 <NVIC_EncodePriority+0x32>
 8003150:	2300      	movs	r3, #0
 8003152:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003154:	f04f 32ff 	mov.w	r2, #4294967295
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	fa02 f303 	lsl.w	r3, r2, r3
 800315e:	43da      	mvns	r2, r3
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	401a      	ands	r2, r3
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003168:	f04f 31ff 	mov.w	r1, #4294967295
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	fa01 f303 	lsl.w	r3, r1, r3
 8003172:	43d9      	mvns	r1, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003178:	4313      	orrs	r3, r2
         );
}
 800317a:	4618      	mov	r0, r3
 800317c:	3724      	adds	r7, #36	; 0x24
 800317e:	46bd      	mov	sp, r7
 8003180:	bc80      	pop	{r7}
 8003182:	4770      	bx	lr

08003184 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	3b01      	subs	r3, #1
 8003190:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003194:	d301      	bcc.n	800319a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003196:	2301      	movs	r3, #1
 8003198:	e00f      	b.n	80031ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800319a:	4a0a      	ldr	r2, [pc, #40]	; (80031c4 <SysTick_Config+0x40>)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	3b01      	subs	r3, #1
 80031a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031a2:	210f      	movs	r1, #15
 80031a4:	f04f 30ff 	mov.w	r0, #4294967295
 80031a8:	f7ff ff90 	bl	80030cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031ac:	4b05      	ldr	r3, [pc, #20]	; (80031c4 <SysTick_Config+0x40>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031b2:	4b04      	ldr	r3, [pc, #16]	; (80031c4 <SysTick_Config+0x40>)
 80031b4:	2207      	movs	r2, #7
 80031b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3708      	adds	r7, #8
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	e000e010 	.word	0xe000e010

080031c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff ff2d 	bl	8003030 <__NVIC_SetPriorityGrouping>
}
 80031d6:	bf00      	nop
 80031d8:	3708      	adds	r7, #8
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}

080031de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031de:	b580      	push	{r7, lr}
 80031e0:	b086      	sub	sp, #24
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	4603      	mov	r3, r0
 80031e6:	60b9      	str	r1, [r7, #8]
 80031e8:	607a      	str	r2, [r7, #4]
 80031ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031ec:	2300      	movs	r3, #0
 80031ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031f0:	f7ff ff42 	bl	8003078 <__NVIC_GetPriorityGrouping>
 80031f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	68b9      	ldr	r1, [r7, #8]
 80031fa:	6978      	ldr	r0, [r7, #20]
 80031fc:	f7ff ff90 	bl	8003120 <NVIC_EncodePriority>
 8003200:	4602      	mov	r2, r0
 8003202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003206:	4611      	mov	r1, r2
 8003208:	4618      	mov	r0, r3
 800320a:	f7ff ff5f 	bl	80030cc <__NVIC_SetPriority>
}
 800320e:	bf00      	nop
 8003210:	3718      	adds	r7, #24
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b082      	sub	sp, #8
 800321a:	af00      	add	r7, sp, #0
 800321c:	4603      	mov	r3, r0
 800321e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003224:	4618      	mov	r0, r3
 8003226:	f7ff ff35 	bl	8003094 <__NVIC_EnableIRQ>
}
 800322a:	bf00      	nop
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b082      	sub	sp, #8
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f7ff ffa2 	bl	8003184 <SysTick_Config>
 8003240:	4603      	mov	r3, r0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3708      	adds	r7, #8
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
	...

0800324c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800324c:	b480      	push	{r7}
 800324e:	b08b      	sub	sp, #44	; 0x2c
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003256:	2300      	movs	r3, #0
 8003258:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800325a:	2300      	movs	r3, #0
 800325c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800325e:	e169      	b.n	8003534 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003260:	2201      	movs	r2, #1
 8003262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	69fa      	ldr	r2, [r7, #28]
 8003270:	4013      	ands	r3, r2
 8003272:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	429a      	cmp	r2, r3
 800327a:	f040 8158 	bne.w	800352e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	4a9a      	ldr	r2, [pc, #616]	; (80034ec <HAL_GPIO_Init+0x2a0>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d05e      	beq.n	8003346 <HAL_GPIO_Init+0xfa>
 8003288:	4a98      	ldr	r2, [pc, #608]	; (80034ec <HAL_GPIO_Init+0x2a0>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d875      	bhi.n	800337a <HAL_GPIO_Init+0x12e>
 800328e:	4a98      	ldr	r2, [pc, #608]	; (80034f0 <HAL_GPIO_Init+0x2a4>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d058      	beq.n	8003346 <HAL_GPIO_Init+0xfa>
 8003294:	4a96      	ldr	r2, [pc, #600]	; (80034f0 <HAL_GPIO_Init+0x2a4>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d86f      	bhi.n	800337a <HAL_GPIO_Init+0x12e>
 800329a:	4a96      	ldr	r2, [pc, #600]	; (80034f4 <HAL_GPIO_Init+0x2a8>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d052      	beq.n	8003346 <HAL_GPIO_Init+0xfa>
 80032a0:	4a94      	ldr	r2, [pc, #592]	; (80034f4 <HAL_GPIO_Init+0x2a8>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d869      	bhi.n	800337a <HAL_GPIO_Init+0x12e>
 80032a6:	4a94      	ldr	r2, [pc, #592]	; (80034f8 <HAL_GPIO_Init+0x2ac>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d04c      	beq.n	8003346 <HAL_GPIO_Init+0xfa>
 80032ac:	4a92      	ldr	r2, [pc, #584]	; (80034f8 <HAL_GPIO_Init+0x2ac>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d863      	bhi.n	800337a <HAL_GPIO_Init+0x12e>
 80032b2:	4a92      	ldr	r2, [pc, #584]	; (80034fc <HAL_GPIO_Init+0x2b0>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d046      	beq.n	8003346 <HAL_GPIO_Init+0xfa>
 80032b8:	4a90      	ldr	r2, [pc, #576]	; (80034fc <HAL_GPIO_Init+0x2b0>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d85d      	bhi.n	800337a <HAL_GPIO_Init+0x12e>
 80032be:	2b12      	cmp	r3, #18
 80032c0:	d82a      	bhi.n	8003318 <HAL_GPIO_Init+0xcc>
 80032c2:	2b12      	cmp	r3, #18
 80032c4:	d859      	bhi.n	800337a <HAL_GPIO_Init+0x12e>
 80032c6:	a201      	add	r2, pc, #4	; (adr r2, 80032cc <HAL_GPIO_Init+0x80>)
 80032c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032cc:	08003347 	.word	0x08003347
 80032d0:	08003321 	.word	0x08003321
 80032d4:	08003333 	.word	0x08003333
 80032d8:	08003375 	.word	0x08003375
 80032dc:	0800337b 	.word	0x0800337b
 80032e0:	0800337b 	.word	0x0800337b
 80032e4:	0800337b 	.word	0x0800337b
 80032e8:	0800337b 	.word	0x0800337b
 80032ec:	0800337b 	.word	0x0800337b
 80032f0:	0800337b 	.word	0x0800337b
 80032f4:	0800337b 	.word	0x0800337b
 80032f8:	0800337b 	.word	0x0800337b
 80032fc:	0800337b 	.word	0x0800337b
 8003300:	0800337b 	.word	0x0800337b
 8003304:	0800337b 	.word	0x0800337b
 8003308:	0800337b 	.word	0x0800337b
 800330c:	0800337b 	.word	0x0800337b
 8003310:	08003329 	.word	0x08003329
 8003314:	0800333d 	.word	0x0800333d
 8003318:	4a79      	ldr	r2, [pc, #484]	; (8003500 <HAL_GPIO_Init+0x2b4>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d013      	beq.n	8003346 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800331e:	e02c      	b.n	800337a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	623b      	str	r3, [r7, #32]
          break;
 8003326:	e029      	b.n	800337c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	3304      	adds	r3, #4
 800332e:	623b      	str	r3, [r7, #32]
          break;
 8003330:	e024      	b.n	800337c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	3308      	adds	r3, #8
 8003338:	623b      	str	r3, [r7, #32]
          break;
 800333a:	e01f      	b.n	800337c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	330c      	adds	r3, #12
 8003342:	623b      	str	r3, [r7, #32]
          break;
 8003344:	e01a      	b.n	800337c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d102      	bne.n	8003354 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800334e:	2304      	movs	r3, #4
 8003350:	623b      	str	r3, [r7, #32]
          break;
 8003352:	e013      	b.n	800337c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	2b01      	cmp	r3, #1
 800335a:	d105      	bne.n	8003368 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800335c:	2308      	movs	r3, #8
 800335e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	69fa      	ldr	r2, [r7, #28]
 8003364:	611a      	str	r2, [r3, #16]
          break;
 8003366:	e009      	b.n	800337c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003368:	2308      	movs	r3, #8
 800336a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	69fa      	ldr	r2, [r7, #28]
 8003370:	615a      	str	r2, [r3, #20]
          break;
 8003372:	e003      	b.n	800337c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003374:	2300      	movs	r3, #0
 8003376:	623b      	str	r3, [r7, #32]
          break;
 8003378:	e000      	b.n	800337c <HAL_GPIO_Init+0x130>
          break;
 800337a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	2bff      	cmp	r3, #255	; 0xff
 8003380:	d801      	bhi.n	8003386 <HAL_GPIO_Init+0x13a>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	e001      	b.n	800338a <HAL_GPIO_Init+0x13e>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	3304      	adds	r3, #4
 800338a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	2bff      	cmp	r3, #255	; 0xff
 8003390:	d802      	bhi.n	8003398 <HAL_GPIO_Init+0x14c>
 8003392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	e002      	b.n	800339e <HAL_GPIO_Init+0x152>
 8003398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339a:	3b08      	subs	r3, #8
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	210f      	movs	r1, #15
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	fa01 f303 	lsl.w	r3, r1, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	401a      	ands	r2, r3
 80033b0:	6a39      	ldr	r1, [r7, #32]
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	fa01 f303 	lsl.w	r3, r1, r3
 80033b8:	431a      	orrs	r2, r3
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	f000 80b1 	beq.w	800352e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80033cc:	4b4d      	ldr	r3, [pc, #308]	; (8003504 <HAL_GPIO_Init+0x2b8>)
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	4a4c      	ldr	r2, [pc, #304]	; (8003504 <HAL_GPIO_Init+0x2b8>)
 80033d2:	f043 0301 	orr.w	r3, r3, #1
 80033d6:	6193      	str	r3, [r2, #24]
 80033d8:	4b4a      	ldr	r3, [pc, #296]	; (8003504 <HAL_GPIO_Init+0x2b8>)
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	f003 0301 	and.w	r3, r3, #1
 80033e0:	60bb      	str	r3, [r7, #8]
 80033e2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80033e4:	4a48      	ldr	r2, [pc, #288]	; (8003508 <HAL_GPIO_Init+0x2bc>)
 80033e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e8:	089b      	lsrs	r3, r3, #2
 80033ea:	3302      	adds	r3, #2
 80033ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033f0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80033f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f4:	f003 0303 	and.w	r3, r3, #3
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	220f      	movs	r2, #15
 80033fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003400:	43db      	mvns	r3, r3
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	4013      	ands	r3, r2
 8003406:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4a40      	ldr	r2, [pc, #256]	; (800350c <HAL_GPIO_Init+0x2c0>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d013      	beq.n	8003438 <HAL_GPIO_Init+0x1ec>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	4a3f      	ldr	r2, [pc, #252]	; (8003510 <HAL_GPIO_Init+0x2c4>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d00d      	beq.n	8003434 <HAL_GPIO_Init+0x1e8>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	4a3e      	ldr	r2, [pc, #248]	; (8003514 <HAL_GPIO_Init+0x2c8>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d007      	beq.n	8003430 <HAL_GPIO_Init+0x1e4>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a3d      	ldr	r2, [pc, #244]	; (8003518 <HAL_GPIO_Init+0x2cc>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d101      	bne.n	800342c <HAL_GPIO_Init+0x1e0>
 8003428:	2303      	movs	r3, #3
 800342a:	e006      	b.n	800343a <HAL_GPIO_Init+0x1ee>
 800342c:	2304      	movs	r3, #4
 800342e:	e004      	b.n	800343a <HAL_GPIO_Init+0x1ee>
 8003430:	2302      	movs	r3, #2
 8003432:	e002      	b.n	800343a <HAL_GPIO_Init+0x1ee>
 8003434:	2301      	movs	r3, #1
 8003436:	e000      	b.n	800343a <HAL_GPIO_Init+0x1ee>
 8003438:	2300      	movs	r3, #0
 800343a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800343c:	f002 0203 	and.w	r2, r2, #3
 8003440:	0092      	lsls	r2, r2, #2
 8003442:	4093      	lsls	r3, r2
 8003444:	68fa      	ldr	r2, [r7, #12]
 8003446:	4313      	orrs	r3, r2
 8003448:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800344a:	492f      	ldr	r1, [pc, #188]	; (8003508 <HAL_GPIO_Init+0x2bc>)
 800344c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344e:	089b      	lsrs	r3, r3, #2
 8003450:	3302      	adds	r3, #2
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d006      	beq.n	8003472 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003464:	4b2d      	ldr	r3, [pc, #180]	; (800351c <HAL_GPIO_Init+0x2d0>)
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	492c      	ldr	r1, [pc, #176]	; (800351c <HAL_GPIO_Init+0x2d0>)
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	4313      	orrs	r3, r2
 800346e:	600b      	str	r3, [r1, #0]
 8003470:	e006      	b.n	8003480 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003472:	4b2a      	ldr	r3, [pc, #168]	; (800351c <HAL_GPIO_Init+0x2d0>)
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	43db      	mvns	r3, r3
 800347a:	4928      	ldr	r1, [pc, #160]	; (800351c <HAL_GPIO_Init+0x2d0>)
 800347c:	4013      	ands	r3, r2
 800347e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d006      	beq.n	800349a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800348c:	4b23      	ldr	r3, [pc, #140]	; (800351c <HAL_GPIO_Init+0x2d0>)
 800348e:	685a      	ldr	r2, [r3, #4]
 8003490:	4922      	ldr	r1, [pc, #136]	; (800351c <HAL_GPIO_Init+0x2d0>)
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	4313      	orrs	r3, r2
 8003496:	604b      	str	r3, [r1, #4]
 8003498:	e006      	b.n	80034a8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800349a:	4b20      	ldr	r3, [pc, #128]	; (800351c <HAL_GPIO_Init+0x2d0>)
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	43db      	mvns	r3, r3
 80034a2:	491e      	ldr	r1, [pc, #120]	; (800351c <HAL_GPIO_Init+0x2d0>)
 80034a4:	4013      	ands	r3, r2
 80034a6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d006      	beq.n	80034c2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80034b4:	4b19      	ldr	r3, [pc, #100]	; (800351c <HAL_GPIO_Init+0x2d0>)
 80034b6:	689a      	ldr	r2, [r3, #8]
 80034b8:	4918      	ldr	r1, [pc, #96]	; (800351c <HAL_GPIO_Init+0x2d0>)
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	4313      	orrs	r3, r2
 80034be:	608b      	str	r3, [r1, #8]
 80034c0:	e006      	b.n	80034d0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80034c2:	4b16      	ldr	r3, [pc, #88]	; (800351c <HAL_GPIO_Init+0x2d0>)
 80034c4:	689a      	ldr	r2, [r3, #8]
 80034c6:	69bb      	ldr	r3, [r7, #24]
 80034c8:	43db      	mvns	r3, r3
 80034ca:	4914      	ldr	r1, [pc, #80]	; (800351c <HAL_GPIO_Init+0x2d0>)
 80034cc:	4013      	ands	r3, r2
 80034ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d021      	beq.n	8003520 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80034dc:	4b0f      	ldr	r3, [pc, #60]	; (800351c <HAL_GPIO_Init+0x2d0>)
 80034de:	68da      	ldr	r2, [r3, #12]
 80034e0:	490e      	ldr	r1, [pc, #56]	; (800351c <HAL_GPIO_Init+0x2d0>)
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	60cb      	str	r3, [r1, #12]
 80034e8:	e021      	b.n	800352e <HAL_GPIO_Init+0x2e2>
 80034ea:	bf00      	nop
 80034ec:	10320000 	.word	0x10320000
 80034f0:	10310000 	.word	0x10310000
 80034f4:	10220000 	.word	0x10220000
 80034f8:	10210000 	.word	0x10210000
 80034fc:	10120000 	.word	0x10120000
 8003500:	10110000 	.word	0x10110000
 8003504:	40021000 	.word	0x40021000
 8003508:	40010000 	.word	0x40010000
 800350c:	40010800 	.word	0x40010800
 8003510:	40010c00 	.word	0x40010c00
 8003514:	40011000 	.word	0x40011000
 8003518:	40011400 	.word	0x40011400
 800351c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003520:	4b0b      	ldr	r3, [pc, #44]	; (8003550 <HAL_GPIO_Init+0x304>)
 8003522:	68da      	ldr	r2, [r3, #12]
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	43db      	mvns	r3, r3
 8003528:	4909      	ldr	r1, [pc, #36]	; (8003550 <HAL_GPIO_Init+0x304>)
 800352a:	4013      	ands	r3, r2
 800352c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800352e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003530:	3301      	adds	r3, #1
 8003532:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353a:	fa22 f303 	lsr.w	r3, r2, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	f47f ae8e 	bne.w	8003260 <HAL_GPIO_Init+0x14>
  }
}
 8003544:	bf00      	nop
 8003546:	bf00      	nop
 8003548:	372c      	adds	r7, #44	; 0x2c
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr
 8003550:	40010400 	.word	0x40010400

08003554 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	460b      	mov	r3, r1
 800355e:	807b      	strh	r3, [r7, #2]
 8003560:	4613      	mov	r3, r2
 8003562:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003564:	787b      	ldrb	r3, [r7, #1]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800356a:	887a      	ldrh	r2, [r7, #2]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003570:	e003      	b.n	800357a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003572:	887b      	ldrh	r3, [r7, #2]
 8003574:	041a      	lsls	r2, r3, #16
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	611a      	str	r2, [r3, #16]
}
 800357a:	bf00      	nop
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	bc80      	pop	{r7}
 8003582:	4770      	bx	lr

08003584 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003596:	887a      	ldrh	r2, [r7, #2]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	4013      	ands	r3, r2
 800359c:	041a      	lsls	r2, r3, #16
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	43d9      	mvns	r1, r3
 80035a2:	887b      	ldrh	r3, [r7, #2]
 80035a4:	400b      	ands	r3, r1
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	611a      	str	r2, [r3, #16]
}
 80035ac:	bf00      	nop
 80035ae:	3714      	adds	r7, #20
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bc80      	pop	{r7}
 80035b4:	4770      	bx	lr
	...

080035b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e12b      	b.n	8003822 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d106      	bne.n	80035e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7ff fa92 	bl	8002b08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2224      	movs	r2, #36	; 0x24
 80035e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f022 0201 	bic.w	r2, r2, #1
 80035fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800360a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800361a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800361c:	f002 f84e 	bl	80056bc <HAL_RCC_GetPCLK1Freq>
 8003620:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	4a81      	ldr	r2, [pc, #516]	; (800382c <HAL_I2C_Init+0x274>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d807      	bhi.n	800363c <HAL_I2C_Init+0x84>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4a80      	ldr	r2, [pc, #512]	; (8003830 <HAL_I2C_Init+0x278>)
 8003630:	4293      	cmp	r3, r2
 8003632:	bf94      	ite	ls
 8003634:	2301      	movls	r3, #1
 8003636:	2300      	movhi	r3, #0
 8003638:	b2db      	uxtb	r3, r3
 800363a:	e006      	b.n	800364a <HAL_I2C_Init+0x92>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4a7d      	ldr	r2, [pc, #500]	; (8003834 <HAL_I2C_Init+0x27c>)
 8003640:	4293      	cmp	r3, r2
 8003642:	bf94      	ite	ls
 8003644:	2301      	movls	r3, #1
 8003646:	2300      	movhi	r3, #0
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e0e7      	b.n	8003822 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	4a78      	ldr	r2, [pc, #480]	; (8003838 <HAL_I2C_Init+0x280>)
 8003656:	fba2 2303 	umull	r2, r3, r2, r3
 800365a:	0c9b      	lsrs	r3, r3, #18
 800365c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68ba      	ldr	r2, [r7, #8]
 800366e:	430a      	orrs	r2, r1
 8003670:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	4a6a      	ldr	r2, [pc, #424]	; (800382c <HAL_I2C_Init+0x274>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d802      	bhi.n	800368c <HAL_I2C_Init+0xd4>
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	3301      	adds	r3, #1
 800368a:	e009      	b.n	80036a0 <HAL_I2C_Init+0xe8>
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003692:	fb02 f303 	mul.w	r3, r2, r3
 8003696:	4a69      	ldr	r2, [pc, #420]	; (800383c <HAL_I2C_Init+0x284>)
 8003698:	fba2 2303 	umull	r2, r3, r2, r3
 800369c:	099b      	lsrs	r3, r3, #6
 800369e:	3301      	adds	r3, #1
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6812      	ldr	r2, [r2, #0]
 80036a4:	430b      	orrs	r3, r1
 80036a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80036b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	495c      	ldr	r1, [pc, #368]	; (800382c <HAL_I2C_Init+0x274>)
 80036bc:	428b      	cmp	r3, r1
 80036be:	d819      	bhi.n	80036f4 <HAL_I2C_Init+0x13c>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	1e59      	subs	r1, r3, #1
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80036ce:	1c59      	adds	r1, r3, #1
 80036d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80036d4:	400b      	ands	r3, r1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00a      	beq.n	80036f0 <HAL_I2C_Init+0x138>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	1e59      	subs	r1, r3, #1
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036e8:	3301      	adds	r3, #1
 80036ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ee:	e051      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 80036f0:	2304      	movs	r3, #4
 80036f2:	e04f      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d111      	bne.n	8003720 <HAL_I2C_Init+0x168>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	1e58      	subs	r0, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6859      	ldr	r1, [r3, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	440b      	add	r3, r1
 800370a:	fbb0 f3f3 	udiv	r3, r0, r3
 800370e:	3301      	adds	r3, #1
 8003710:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003714:	2b00      	cmp	r3, #0
 8003716:	bf0c      	ite	eq
 8003718:	2301      	moveq	r3, #1
 800371a:	2300      	movne	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	e012      	b.n	8003746 <HAL_I2C_Init+0x18e>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	1e58      	subs	r0, r3, #1
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6859      	ldr	r1, [r3, #4]
 8003728:	460b      	mov	r3, r1
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	0099      	lsls	r1, r3, #2
 8003730:	440b      	add	r3, r1
 8003732:	fbb0 f3f3 	udiv	r3, r0, r3
 8003736:	3301      	adds	r3, #1
 8003738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <HAL_I2C_Init+0x196>
 800374a:	2301      	movs	r3, #1
 800374c:	e022      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10e      	bne.n	8003774 <HAL_I2C_Init+0x1bc>
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	1e58      	subs	r0, r3, #1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6859      	ldr	r1, [r3, #4]
 800375e:	460b      	mov	r3, r1
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	440b      	add	r3, r1
 8003764:	fbb0 f3f3 	udiv	r3, r0, r3
 8003768:	3301      	adds	r3, #1
 800376a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800376e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003772:	e00f      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	1e58      	subs	r0, r3, #1
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6859      	ldr	r1, [r3, #4]
 800377c:	460b      	mov	r3, r1
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	0099      	lsls	r1, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	fbb0 f3f3 	udiv	r3, r0, r3
 800378a:	3301      	adds	r3, #1
 800378c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003790:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003794:	6879      	ldr	r1, [r7, #4]
 8003796:	6809      	ldr	r1, [r1, #0]
 8003798:	4313      	orrs	r3, r2
 800379a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	69da      	ldr	r2, [r3, #28]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	430a      	orrs	r2, r1
 80037b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80037c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	6911      	ldr	r1, [r2, #16]
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	68d2      	ldr	r2, [r2, #12]
 80037ce:	4311      	orrs	r1, r2
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6812      	ldr	r2, [r2, #0]
 80037d4:	430b      	orrs	r3, r1
 80037d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	695a      	ldr	r2, [r3, #20]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0201 	orr.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2220      	movs	r2, #32
 800380e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	000186a0 	.word	0x000186a0
 8003830:	001e847f 	.word	0x001e847f
 8003834:	003d08ff 	.word	0x003d08ff
 8003838:	431bde83 	.word	0x431bde83
 800383c:	10624dd3 	.word	0x10624dd3

08003840 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b088      	sub	sp, #32
 8003844:	af02      	add	r7, sp, #8
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	607a      	str	r2, [r7, #4]
 800384a:	461a      	mov	r2, r3
 800384c:	460b      	mov	r3, r1
 800384e:	817b      	strh	r3, [r7, #10]
 8003850:	4613      	mov	r3, r2
 8003852:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003854:	f7ff fbbe 	bl	8002fd4 <HAL_GetTick>
 8003858:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003860:	b2db      	uxtb	r3, r3
 8003862:	2b20      	cmp	r3, #32
 8003864:	f040 80e0 	bne.w	8003a28 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	9300      	str	r3, [sp, #0]
 800386c:	2319      	movs	r3, #25
 800386e:	2201      	movs	r2, #1
 8003870:	4970      	ldr	r1, [pc, #448]	; (8003a34 <HAL_I2C_Master_Transmit+0x1f4>)
 8003872:	68f8      	ldr	r0, [r7, #12]
 8003874:	f001 f972 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800387e:	2302      	movs	r3, #2
 8003880:	e0d3      	b.n	8003a2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003888:	2b01      	cmp	r3, #1
 800388a:	d101      	bne.n	8003890 <HAL_I2C_Master_Transmit+0x50>
 800388c:	2302      	movs	r3, #2
 800388e:	e0cc      	b.n	8003a2a <HAL_I2C_Master_Transmit+0x1ea>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d007      	beq.n	80038b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f042 0201 	orr.w	r2, r2, #1
 80038b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2221      	movs	r2, #33	; 0x21
 80038ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2210      	movs	r2, #16
 80038d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2200      	movs	r2, #0
 80038da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	893a      	ldrh	r2, [r7, #8]
 80038e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	4a50      	ldr	r2, [pc, #320]	; (8003a38 <HAL_I2C_Master_Transmit+0x1f8>)
 80038f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038f8:	8979      	ldrh	r1, [r7, #10]
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	6a3a      	ldr	r2, [r7, #32]
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f000 fe5e 	bl	80045c0 <I2C_MasterRequestWrite>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d001      	beq.n	800390e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e08d      	b.n	8003a2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800390e:	2300      	movs	r3, #0
 8003910:	613b      	str	r3, [r7, #16]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	695b      	ldr	r3, [r3, #20]
 8003918:	613b      	str	r3, [r7, #16]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	613b      	str	r3, [r7, #16]
 8003922:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003924:	e066      	b.n	80039f4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	6a39      	ldr	r1, [r7, #32]
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	f001 f9ec 	bl	8004d08 <I2C_WaitOnTXEFlagUntilTimeout>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00d      	beq.n	8003952 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393a:	2b04      	cmp	r3, #4
 800393c:	d107      	bne.n	800394e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800394c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e06b      	b.n	8003a2a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003956:	781a      	ldrb	r2, [r3, #0]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003962:	1c5a      	adds	r2, r3, #1
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800396c:	b29b      	uxth	r3, r3
 800396e:	3b01      	subs	r3, #1
 8003970:	b29a      	uxth	r2, r3
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800397a:	3b01      	subs	r3, #1
 800397c:	b29a      	uxth	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	695b      	ldr	r3, [r3, #20]
 8003988:	f003 0304 	and.w	r3, r3, #4
 800398c:	2b04      	cmp	r3, #4
 800398e:	d11b      	bne.n	80039c8 <HAL_I2C_Master_Transmit+0x188>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003994:	2b00      	cmp	r3, #0
 8003996:	d017      	beq.n	80039c8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399c:	781a      	ldrb	r2, [r3, #0]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a8:	1c5a      	adds	r2, r3, #1
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	3b01      	subs	r3, #1
 80039b6:	b29a      	uxth	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039c0:	3b01      	subs	r3, #1
 80039c2:	b29a      	uxth	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	6a39      	ldr	r1, [r7, #32]
 80039cc:	68f8      	ldr	r0, [r7, #12]
 80039ce:	f001 f9dc 	bl	8004d8a <I2C_WaitOnBTFFlagUntilTimeout>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00d      	beq.n	80039f4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039dc:	2b04      	cmp	r3, #4
 80039de:	d107      	bne.n	80039f0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e01a      	b.n	8003a2a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d194      	bne.n	8003926 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2220      	movs	r2, #32
 8003a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	e000      	b.n	8003a2a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a28:	2302      	movs	r3, #2
  }
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3718      	adds	r7, #24
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	00100002 	.word	0x00100002
 8003a38:	ffff0000 	.word	0xffff0000

08003a3c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b08c      	sub	sp, #48	; 0x30
 8003a40:	af02      	add	r7, sp, #8
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	607a      	str	r2, [r7, #4]
 8003a46:	461a      	mov	r2, r3
 8003a48:	460b      	mov	r3, r1
 8003a4a:	817b      	strh	r3, [r7, #10]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003a50:	2300      	movs	r3, #0
 8003a52:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a54:	f7ff fabe 	bl	8002fd4 <HAL_GetTick>
 8003a58:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b20      	cmp	r3, #32
 8003a64:	f040 823f 	bne.w	8003ee6 <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6a:	9300      	str	r3, [sp, #0]
 8003a6c:	2319      	movs	r3, #25
 8003a6e:	2201      	movs	r2, #1
 8003a70:	497f      	ldr	r1, [pc, #508]	; (8003c70 <HAL_I2C_Master_Receive+0x234>)
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f001 f872 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d001      	beq.n	8003a82 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003a7e:	2302      	movs	r3, #2
 8003a80:	e232      	b.n	8003ee8 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d101      	bne.n	8003a90 <HAL_I2C_Master_Receive+0x54>
 8003a8c:	2302      	movs	r3, #2
 8003a8e:	e22b      	b.n	8003ee8 <HAL_I2C_Master_Receive+0x4ac>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d007      	beq.n	8003ab6 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f042 0201 	orr.w	r2, r2, #1
 8003ab4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ac4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2222      	movs	r2, #34	; 0x22
 8003aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2210      	movs	r2, #16
 8003ad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	893a      	ldrh	r2, [r7, #8]
 8003ae6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aec:	b29a      	uxth	r2, r3
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	4a5f      	ldr	r2, [pc, #380]	; (8003c74 <HAL_I2C_Master_Receive+0x238>)
 8003af6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003af8:	8979      	ldrh	r1, [r7, #10]
 8003afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f000 fde0 	bl	80046c4 <I2C_MasterRequestRead>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d001      	beq.n	8003b0e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e1ec      	b.n	8003ee8 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d113      	bne.n	8003b3e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b16:	2300      	movs	r3, #0
 8003b18:	61fb      	str	r3, [r7, #28]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	61fb      	str	r3, [r7, #28]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	699b      	ldr	r3, [r3, #24]
 8003b28:	61fb      	str	r3, [r7, #28]
 8003b2a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b3a:	601a      	str	r2, [r3, #0]
 8003b3c:	e1c0      	b.n	8003ec0 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d11e      	bne.n	8003b84 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b54:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b56:	b672      	cpsid	i
}
 8003b58:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	61bb      	str	r3, [r7, #24]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	61bb      	str	r3, [r7, #24]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	61bb      	str	r3, [r7, #24]
 8003b6e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b7e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003b80:	b662      	cpsie	i
}
 8003b82:	e035      	b.n	8003bf0 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d11e      	bne.n	8003bca <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b9a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b9c:	b672      	cpsid	i
}
 8003b9e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	617b      	str	r3, [r7, #20]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	617b      	str	r3, [r7, #20]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	617b      	str	r3, [r7, #20]
 8003bb4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bc4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003bc6:	b662      	cpsie	i
}
 8003bc8:	e012      	b.n	8003bf0 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003bd8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bda:	2300      	movs	r3, #0
 8003bdc:	613b      	str	r3, [r7, #16]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	613b      	str	r3, [r7, #16]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	613b      	str	r3, [r7, #16]
 8003bee:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003bf0:	e166      	b.n	8003ec0 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bf6:	2b03      	cmp	r3, #3
 8003bf8:	f200 811f 	bhi.w	8003e3a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d123      	bne.n	8003c4c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c08:	68f8      	ldr	r0, [r7, #12]
 8003c0a:	f001 f8ff 	bl	8004e0c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d001      	beq.n	8003c18 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e167      	b.n	8003ee8 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	691a      	ldr	r2, [r3, #16]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	b2d2      	uxtb	r2, r2
 8003c24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2a:	1c5a      	adds	r2, r3, #1
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c34:	3b01      	subs	r3, #1
 8003c36:	b29a      	uxth	r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	3b01      	subs	r3, #1
 8003c44:	b29a      	uxth	r2, r3
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c4a:	e139      	b.n	8003ec0 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d152      	bne.n	8003cfa <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	4906      	ldr	r1, [pc, #24]	; (8003c78 <HAL_I2C_Master_Receive+0x23c>)
 8003c5e:	68f8      	ldr	r0, [r7, #12]
 8003c60:	f000 ff7c 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d008      	beq.n	8003c7c <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e13c      	b.n	8003ee8 <HAL_I2C_Master_Receive+0x4ac>
 8003c6e:	bf00      	nop
 8003c70:	00100002 	.word	0x00100002
 8003c74:	ffff0000 	.word	0xffff0000
 8003c78:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003c7c:	b672      	cpsid	i
}
 8003c7e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	691a      	ldr	r2, [r3, #16]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9a:	b2d2      	uxtb	r2, r2
 8003c9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca2:	1c5a      	adds	r2, r3, #1
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cac:	3b01      	subs	r3, #1
 8003cae:	b29a      	uxth	r2, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	3b01      	subs	r3, #1
 8003cbc:	b29a      	uxth	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003cc2:	b662      	cpsie	i
}
 8003cc4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	691a      	ldr	r2, [r3, #16]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd0:	b2d2      	uxtb	r2, r2
 8003cd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd8:	1c5a      	adds	r2, r3, #1
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003cf8:	e0e2      	b.n	8003ec0 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfc:	9300      	str	r3, [sp, #0]
 8003cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d00:	2200      	movs	r2, #0
 8003d02:	497b      	ldr	r1, [pc, #492]	; (8003ef0 <HAL_I2C_Master_Receive+0x4b4>)
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	f000 ff29 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d001      	beq.n	8003d14 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e0e9      	b.n	8003ee8 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d22:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003d24:	b672      	cpsid	i
}
 8003d26:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	691a      	ldr	r2, [r3, #16]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d32:	b2d2      	uxtb	r2, r2
 8003d34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3a:	1c5a      	adds	r2, r3, #1
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d44:	3b01      	subs	r3, #1
 8003d46:	b29a      	uxth	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	3b01      	subs	r3, #1
 8003d54:	b29a      	uxth	r2, r3
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003d5a:	4b66      	ldr	r3, [pc, #408]	; (8003ef4 <HAL_I2C_Master_Receive+0x4b8>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	08db      	lsrs	r3, r3, #3
 8003d60:	4a65      	ldr	r2, [pc, #404]	; (8003ef8 <HAL_I2C_Master_Receive+0x4bc>)
 8003d62:	fba2 2303 	umull	r2, r3, r2, r3
 8003d66:	0a1a      	lsrs	r2, r3, #8
 8003d68:	4613      	mov	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4413      	add	r3, r2
 8003d6e:	00da      	lsls	r2, r3, #3
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003d74:	6a3b      	ldr	r3, [r7, #32]
 8003d76:	3b01      	subs	r3, #1
 8003d78:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003d7a:	6a3b      	ldr	r3, [r7, #32]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d118      	bne.n	8003db2 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2220      	movs	r2, #32
 8003d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	f043 0220 	orr.w	r2, r3, #32
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003da2:	b662      	cpsie	i
}
 8003da4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e09a      	b.n	8003ee8 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	f003 0304 	and.w	r3, r3, #4
 8003dbc:	2b04      	cmp	r3, #4
 8003dbe:	d1d9      	bne.n	8003d74 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	691a      	ldr	r2, [r3, #16]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dda:	b2d2      	uxtb	r2, r2
 8003ddc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de2:	1c5a      	adds	r2, r3, #1
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dec:	3b01      	subs	r3, #1
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003e02:	b662      	cpsie	i
}
 8003e04:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	691a      	ldr	r2, [r3, #16]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e10:	b2d2      	uxtb	r2, r2
 8003e12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e18:	1c5a      	adds	r2, r3, #1
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e22:	3b01      	subs	r3, #1
 8003e24:	b29a      	uxth	r2, r3
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	3b01      	subs	r3, #1
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e38:	e042      	b.n	8003ec0 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f000 ffe4 	bl	8004e0c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d001      	beq.n	8003e4e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e04c      	b.n	8003ee8 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	691a      	ldr	r2, [r3, #16]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e58:	b2d2      	uxtb	r2, r2
 8003e5a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e60:	1c5a      	adds	r2, r3, #1
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	b29a      	uxth	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	3b01      	subs	r3, #1
 8003e7a:	b29a      	uxth	r2, r3
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	f003 0304 	and.w	r3, r3, #4
 8003e8a:	2b04      	cmp	r3, #4
 8003e8c:	d118      	bne.n	8003ec0 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	691a      	ldr	r2, [r3, #16]
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e98:	b2d2      	uxtb	r2, r2
 8003e9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	1c5a      	adds	r2, r3, #1
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	b29a      	uxth	r2, r3
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f47f ae94 	bne.w	8003bf2 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2220      	movs	r2, #32
 8003ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	e000      	b.n	8003ee8 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8003ee6:	2302      	movs	r3, #2
  }
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3728      	adds	r7, #40	; 0x28
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	00010004 	.word	0x00010004
 8003ef4:	20000000 	.word	0x20000000
 8003ef8:	14f8b589 	.word	0x14f8b589

08003efc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b088      	sub	sp, #32
 8003f00:	af02      	add	r7, sp, #8
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	4608      	mov	r0, r1
 8003f06:	4611      	mov	r1, r2
 8003f08:	461a      	mov	r2, r3
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	817b      	strh	r3, [r7, #10]
 8003f0e:	460b      	mov	r3, r1
 8003f10:	813b      	strh	r3, [r7, #8]
 8003f12:	4613      	mov	r3, r2
 8003f14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f16:	f7ff f85d 	bl	8002fd4 <HAL_GetTick>
 8003f1a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	2b20      	cmp	r3, #32
 8003f26:	f040 80d9 	bne.w	80040dc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	9300      	str	r3, [sp, #0]
 8003f2e:	2319      	movs	r3, #25
 8003f30:	2201      	movs	r2, #1
 8003f32:	496d      	ldr	r1, [pc, #436]	; (80040e8 <HAL_I2C_Mem_Write+0x1ec>)
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f000 fe11 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003f40:	2302      	movs	r3, #2
 8003f42:	e0cc      	b.n	80040de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d101      	bne.n	8003f52 <HAL_I2C_Mem_Write+0x56>
 8003f4e:	2302      	movs	r3, #2
 8003f50:	e0c5      	b.n	80040de <HAL_I2C_Mem_Write+0x1e2>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0301 	and.w	r3, r3, #1
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d007      	beq.n	8003f78 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f042 0201 	orr.w	r2, r2, #1
 8003f76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2221      	movs	r2, #33	; 0x21
 8003f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2240      	movs	r2, #64	; 0x40
 8003f94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6a3a      	ldr	r2, [r7, #32]
 8003fa2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003fa8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	4a4d      	ldr	r2, [pc, #308]	; (80040ec <HAL_I2C_Mem_Write+0x1f0>)
 8003fb8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fba:	88f8      	ldrh	r0, [r7, #6]
 8003fbc:	893a      	ldrh	r2, [r7, #8]
 8003fbe:	8979      	ldrh	r1, [r7, #10]
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	9301      	str	r3, [sp, #4]
 8003fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc6:	9300      	str	r3, [sp, #0]
 8003fc8:	4603      	mov	r3, r0
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f000 fc48 	bl	8004860 <I2C_RequestMemoryWrite>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d052      	beq.n	800407c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e081      	b.n	80040de <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003fde:	68f8      	ldr	r0, [r7, #12]
 8003fe0:	f000 fe92 	bl	8004d08 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00d      	beq.n	8004006 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d107      	bne.n	8004002 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004000:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e06b      	b.n	80040de <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400a:	781a      	ldrb	r2, [r3, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004016:	1c5a      	adds	r2, r3, #1
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004020:	3b01      	subs	r3, #1
 8004022:	b29a      	uxth	r2, r3
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800402c:	b29b      	uxth	r3, r3
 800402e:	3b01      	subs	r3, #1
 8004030:	b29a      	uxth	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	f003 0304 	and.w	r3, r3, #4
 8004040:	2b04      	cmp	r3, #4
 8004042:	d11b      	bne.n	800407c <HAL_I2C_Mem_Write+0x180>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004048:	2b00      	cmp	r3, #0
 800404a:	d017      	beq.n	800407c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004050:	781a      	ldrb	r2, [r3, #0]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405c:	1c5a      	adds	r2, r3, #1
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004066:	3b01      	subs	r3, #1
 8004068:	b29a      	uxth	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004072:	b29b      	uxth	r3, r3
 8004074:	3b01      	subs	r3, #1
 8004076:	b29a      	uxth	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004080:	2b00      	cmp	r3, #0
 8004082:	d1aa      	bne.n	8003fda <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004084:	697a      	ldr	r2, [r7, #20]
 8004086:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f000 fe7e 	bl	8004d8a <I2C_WaitOnBTFFlagUntilTimeout>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d00d      	beq.n	80040b0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004098:	2b04      	cmp	r3, #4
 800409a:	d107      	bne.n	80040ac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040aa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e016      	b.n	80040de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2220      	movs	r2, #32
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80040d8:	2300      	movs	r3, #0
 80040da:	e000      	b.n	80040de <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80040dc:	2302      	movs	r3, #2
  }
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3718      	adds	r7, #24
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	00100002 	.word	0x00100002
 80040ec:	ffff0000 	.word	0xffff0000

080040f0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b08c      	sub	sp, #48	; 0x30
 80040f4:	af02      	add	r7, sp, #8
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	4608      	mov	r0, r1
 80040fa:	4611      	mov	r1, r2
 80040fc:	461a      	mov	r2, r3
 80040fe:	4603      	mov	r3, r0
 8004100:	817b      	strh	r3, [r7, #10]
 8004102:	460b      	mov	r3, r1
 8004104:	813b      	strh	r3, [r7, #8]
 8004106:	4613      	mov	r3, r2
 8004108:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800410a:	2300      	movs	r3, #0
 800410c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800410e:	f7fe ff61 	bl	8002fd4 <HAL_GetTick>
 8004112:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800411a:	b2db      	uxtb	r3, r3
 800411c:	2b20      	cmp	r3, #32
 800411e:	f040 8244 	bne.w	80045aa <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004124:	9300      	str	r3, [sp, #0]
 8004126:	2319      	movs	r3, #25
 8004128:	2201      	movs	r2, #1
 800412a:	4982      	ldr	r1, [pc, #520]	; (8004334 <HAL_I2C_Mem_Read+0x244>)
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f000 fd15 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d001      	beq.n	800413c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004138:	2302      	movs	r3, #2
 800413a:	e237      	b.n	80045ac <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004142:	2b01      	cmp	r3, #1
 8004144:	d101      	bne.n	800414a <HAL_I2C_Mem_Read+0x5a>
 8004146:	2302      	movs	r3, #2
 8004148:	e230      	b.n	80045ac <HAL_I2C_Mem_Read+0x4bc>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2201      	movs	r2, #1
 800414e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b01      	cmp	r3, #1
 800415e:	d007      	beq.n	8004170 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f042 0201 	orr.w	r2, r2, #1
 800416e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800417e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2222      	movs	r2, #34	; 0x22
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2240      	movs	r2, #64	; 0x40
 800418c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2200      	movs	r2, #0
 8004194:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800419a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80041a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	4a62      	ldr	r2, [pc, #392]	; (8004338 <HAL_I2C_Mem_Read+0x248>)
 80041b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80041b2:	88f8      	ldrh	r0, [r7, #6]
 80041b4:	893a      	ldrh	r2, [r7, #8]
 80041b6:	8979      	ldrh	r1, [r7, #10]
 80041b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ba:	9301      	str	r3, [sp, #4]
 80041bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	4603      	mov	r3, r0
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 fbe2 	bl	800498c <I2C_RequestMemoryRead>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e1ec      	b.n	80045ac <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d113      	bne.n	8004202 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041da:	2300      	movs	r3, #0
 80041dc:	61fb      	str	r3, [r7, #28]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	695b      	ldr	r3, [r3, #20]
 80041e4:	61fb      	str	r3, [r7, #28]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	61fb      	str	r3, [r7, #28]
 80041ee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041fe:	601a      	str	r2, [r3, #0]
 8004200:	e1c0      	b.n	8004584 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004206:	2b01      	cmp	r3, #1
 8004208:	d11e      	bne.n	8004248 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004218:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800421a:	b672      	cpsid	i
}
 800421c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800421e:	2300      	movs	r3, #0
 8004220:	61bb      	str	r3, [r7, #24]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	695b      	ldr	r3, [r3, #20]
 8004228:	61bb      	str	r3, [r7, #24]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	699b      	ldr	r3, [r3, #24]
 8004230:	61bb      	str	r3, [r7, #24]
 8004232:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004242:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004244:	b662      	cpsie	i
}
 8004246:	e035      	b.n	80042b4 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800424c:	2b02      	cmp	r3, #2
 800424e:	d11e      	bne.n	800428e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800425e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004260:	b672      	cpsid	i
}
 8004262:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004264:	2300      	movs	r3, #0
 8004266:	617b      	str	r3, [r7, #20]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	617b      	str	r3, [r7, #20]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	617b      	str	r3, [r7, #20]
 8004278:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004288:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800428a:	b662      	cpsie	i
}
 800428c:	e012      	b.n	80042b4 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800429c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800429e:	2300      	movs	r3, #0
 80042a0:	613b      	str	r3, [r7, #16]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695b      	ldr	r3, [r3, #20]
 80042a8:	613b      	str	r3, [r7, #16]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	613b      	str	r3, [r7, #16]
 80042b2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80042b4:	e166      	b.n	8004584 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042ba:	2b03      	cmp	r3, #3
 80042bc:	f200 811f 	bhi.w	80044fe <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d123      	bne.n	8004310 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80042cc:	68f8      	ldr	r0, [r7, #12]
 80042ce:	f000 fd9d 	bl	8004e0c <I2C_WaitOnRXNEFlagUntilTimeout>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e167      	b.n	80045ac <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	691a      	ldr	r2, [r3, #16]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e6:	b2d2      	uxtb	r2, r2
 80042e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ee:	1c5a      	adds	r2, r3, #1
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042f8:	3b01      	subs	r3, #1
 80042fa:	b29a      	uxth	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004304:	b29b      	uxth	r3, r3
 8004306:	3b01      	subs	r3, #1
 8004308:	b29a      	uxth	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800430e:	e139      	b.n	8004584 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004314:	2b02      	cmp	r3, #2
 8004316:	d152      	bne.n	80043be <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800431a:	9300      	str	r3, [sp, #0]
 800431c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800431e:	2200      	movs	r2, #0
 8004320:	4906      	ldr	r1, [pc, #24]	; (800433c <HAL_I2C_Mem_Read+0x24c>)
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f000 fc1a 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d008      	beq.n	8004340 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e13c      	b.n	80045ac <HAL_I2C_Mem_Read+0x4bc>
 8004332:	bf00      	nop
 8004334:	00100002 	.word	0x00100002
 8004338:	ffff0000 	.word	0xffff0000
 800433c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004340:	b672      	cpsid	i
}
 8004342:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004352:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	691a      	ldr	r2, [r3, #16]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435e:	b2d2      	uxtb	r2, r2
 8004360:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004366:	1c5a      	adds	r2, r3, #1
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004370:	3b01      	subs	r3, #1
 8004372:	b29a      	uxth	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800437c:	b29b      	uxth	r3, r3
 800437e:	3b01      	subs	r3, #1
 8004380:	b29a      	uxth	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004386:	b662      	cpsie	i
}
 8004388:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	691a      	ldr	r2, [r3, #16]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004394:	b2d2      	uxtb	r2, r2
 8004396:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439c:	1c5a      	adds	r2, r3, #1
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043a6:	3b01      	subs	r3, #1
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	3b01      	subs	r3, #1
 80043b6:	b29a      	uxth	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80043bc:	e0e2      	b.n	8004584 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c0:	9300      	str	r3, [sp, #0]
 80043c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043c4:	2200      	movs	r2, #0
 80043c6:	497b      	ldr	r1, [pc, #492]	; (80045b4 <HAL_I2C_Mem_Read+0x4c4>)
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f000 fbc7 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d001      	beq.n	80043d8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e0e9      	b.n	80045ac <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80043e8:	b672      	cpsid	i
}
 80043ea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	691a      	ldr	r2, [r3, #16]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f6:	b2d2      	uxtb	r2, r2
 80043f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fe:	1c5a      	adds	r2, r3, #1
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004408:	3b01      	subs	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004414:	b29b      	uxth	r3, r3
 8004416:	3b01      	subs	r3, #1
 8004418:	b29a      	uxth	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800441e:	4b66      	ldr	r3, [pc, #408]	; (80045b8 <HAL_I2C_Mem_Read+0x4c8>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	08db      	lsrs	r3, r3, #3
 8004424:	4a65      	ldr	r2, [pc, #404]	; (80045bc <HAL_I2C_Mem_Read+0x4cc>)
 8004426:	fba2 2303 	umull	r2, r3, r2, r3
 800442a:	0a1a      	lsrs	r2, r3, #8
 800442c:	4613      	mov	r3, r2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	4413      	add	r3, r2
 8004432:	00da      	lsls	r2, r3, #3
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004438:	6a3b      	ldr	r3, [r7, #32]
 800443a:	3b01      	subs	r3, #1
 800443c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d118      	bne.n	8004476 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2220      	movs	r2, #32
 800444e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445e:	f043 0220 	orr.w	r2, r3, #32
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004466:	b662      	cpsie	i
}
 8004468:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e09a      	b.n	80045ac <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	695b      	ldr	r3, [r3, #20]
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	2b04      	cmp	r3, #4
 8004482:	d1d9      	bne.n	8004438 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004492:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	691a      	ldr	r2, [r3, #16]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449e:	b2d2      	uxtb	r2, r2
 80044a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a6:	1c5a      	adds	r2, r3, #1
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044b0:	3b01      	subs	r3, #1
 80044b2:	b29a      	uxth	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044bc:	b29b      	uxth	r3, r3
 80044be:	3b01      	subs	r3, #1
 80044c0:	b29a      	uxth	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80044c6:	b662      	cpsie	i
}
 80044c8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	691a      	ldr	r2, [r3, #16]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d4:	b2d2      	uxtb	r2, r2
 80044d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044dc:	1c5a      	adds	r2, r3, #1
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044e6:	3b01      	subs	r3, #1
 80044e8:	b29a      	uxth	r2, r3
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	3b01      	subs	r3, #1
 80044f6:	b29a      	uxth	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80044fc:	e042      	b.n	8004584 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004500:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004502:	68f8      	ldr	r0, [r7, #12]
 8004504:	f000 fc82 	bl	8004e0c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d001      	beq.n	8004512 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e04c      	b.n	80045ac <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	691a      	ldr	r2, [r3, #16]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451c:	b2d2      	uxtb	r2, r2
 800451e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004524:	1c5a      	adds	r2, r3, #1
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800452e:	3b01      	subs	r3, #1
 8004530:	b29a      	uxth	r2, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800453a:	b29b      	uxth	r3, r3
 800453c:	3b01      	subs	r3, #1
 800453e:	b29a      	uxth	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	695b      	ldr	r3, [r3, #20]
 800454a:	f003 0304 	and.w	r3, r3, #4
 800454e:	2b04      	cmp	r3, #4
 8004550:	d118      	bne.n	8004584 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	691a      	ldr	r2, [r3, #16]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455c:	b2d2      	uxtb	r2, r2
 800455e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800456e:	3b01      	subs	r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800457a:	b29b      	uxth	r3, r3
 800457c:	3b01      	subs	r3, #1
 800457e:	b29a      	uxth	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004588:	2b00      	cmp	r3, #0
 800458a:	f47f ae94 	bne.w	80042b6 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2220      	movs	r2, #32
 8004592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80045a6:	2300      	movs	r3, #0
 80045a8:	e000      	b.n	80045ac <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80045aa:	2302      	movs	r3, #2
  }
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3728      	adds	r7, #40	; 0x28
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	00010004 	.word	0x00010004
 80045b8:	20000000 	.word	0x20000000
 80045bc:	14f8b589 	.word	0x14f8b589

080045c0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b088      	sub	sp, #32
 80045c4:	af02      	add	r7, sp, #8
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	607a      	str	r2, [r7, #4]
 80045ca:	603b      	str	r3, [r7, #0]
 80045cc:	460b      	mov	r3, r1
 80045ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	2b08      	cmp	r3, #8
 80045da:	d006      	beq.n	80045ea <I2C_MasterRequestWrite+0x2a>
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d003      	beq.n	80045ea <I2C_MasterRequestWrite+0x2a>
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80045e8:	d108      	bne.n	80045fc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045f8:	601a      	str	r2, [r3, #0]
 80045fa:	e00b      	b.n	8004614 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004600:	2b12      	cmp	r3, #18
 8004602:	d107      	bne.n	8004614 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004612:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	9300      	str	r3, [sp, #0]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004620:	68f8      	ldr	r0, [r7, #12]
 8004622:	f000 fa9b 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d00d      	beq.n	8004648 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004636:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800463a:	d103      	bne.n	8004644 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004642:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004644:	2303      	movs	r3, #3
 8004646:	e035      	b.n	80046b4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004650:	d108      	bne.n	8004664 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004652:	897b      	ldrh	r3, [r7, #10]
 8004654:	b2db      	uxtb	r3, r3
 8004656:	461a      	mov	r2, r3
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004660:	611a      	str	r2, [r3, #16]
 8004662:	e01b      	b.n	800469c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004664:	897b      	ldrh	r3, [r7, #10]
 8004666:	11db      	asrs	r3, r3, #7
 8004668:	b2db      	uxtb	r3, r3
 800466a:	f003 0306 	and.w	r3, r3, #6
 800466e:	b2db      	uxtb	r3, r3
 8004670:	f063 030f 	orn	r3, r3, #15
 8004674:	b2da      	uxtb	r2, r3
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	490e      	ldr	r1, [pc, #56]	; (80046bc <I2C_MasterRequestWrite+0xfc>)
 8004682:	68f8      	ldr	r0, [r7, #12]
 8004684:	f000 fac1 	bl	8004c0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004688:	4603      	mov	r3, r0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d001      	beq.n	8004692 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e010      	b.n	80046b4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004692:	897b      	ldrh	r3, [r7, #10]
 8004694:	b2da      	uxtb	r2, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	4907      	ldr	r1, [pc, #28]	; (80046c0 <I2C_MasterRequestWrite+0x100>)
 80046a2:	68f8      	ldr	r0, [r7, #12]
 80046a4:	f000 fab1 	bl	8004c0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e000      	b.n	80046b4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3718      	adds	r7, #24
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	00010008 	.word	0x00010008
 80046c0:	00010002 	.word	0x00010002

080046c4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b088      	sub	sp, #32
 80046c8:	af02      	add	r7, sp, #8
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	607a      	str	r2, [r7, #4]
 80046ce:	603b      	str	r3, [r7, #0]
 80046d0:	460b      	mov	r3, r1
 80046d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80046e8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	2b08      	cmp	r3, #8
 80046ee:	d006      	beq.n	80046fe <I2C_MasterRequestRead+0x3a>
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d003      	beq.n	80046fe <I2C_MasterRequestRead+0x3a>
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80046fc:	d108      	bne.n	8004710 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800470c:	601a      	str	r2, [r3, #0]
 800470e:	e00b      	b.n	8004728 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004714:	2b11      	cmp	r3, #17
 8004716:	d107      	bne.n	8004728 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004726:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004734:	68f8      	ldr	r0, [r7, #12]
 8004736:	f000 fa11 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00d      	beq.n	800475c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800474a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800474e:	d103      	bne.n	8004758 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004756:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004758:	2303      	movs	r3, #3
 800475a:	e079      	b.n	8004850 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004764:	d108      	bne.n	8004778 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004766:	897b      	ldrh	r3, [r7, #10]
 8004768:	b2db      	uxtb	r3, r3
 800476a:	f043 0301 	orr.w	r3, r3, #1
 800476e:	b2da      	uxtb	r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	611a      	str	r2, [r3, #16]
 8004776:	e05f      	b.n	8004838 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004778:	897b      	ldrh	r3, [r7, #10]
 800477a:	11db      	asrs	r3, r3, #7
 800477c:	b2db      	uxtb	r3, r3
 800477e:	f003 0306 	and.w	r3, r3, #6
 8004782:	b2db      	uxtb	r3, r3
 8004784:	f063 030f 	orn	r3, r3, #15
 8004788:	b2da      	uxtb	r2, r3
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	4930      	ldr	r1, [pc, #192]	; (8004858 <I2C_MasterRequestRead+0x194>)
 8004796:	68f8      	ldr	r0, [r7, #12]
 8004798:	f000 fa37 	bl	8004c0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800479c:	4603      	mov	r3, r0
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d001      	beq.n	80047a6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e054      	b.n	8004850 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80047a6:	897b      	ldrh	r3, [r7, #10]
 80047a8:	b2da      	uxtb	r2, r3
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	4929      	ldr	r1, [pc, #164]	; (800485c <I2C_MasterRequestRead+0x198>)
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 fa27 	bl	8004c0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d001      	beq.n	80047c6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e044      	b.n	8004850 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047c6:	2300      	movs	r3, #0
 80047c8:	613b      	str	r3, [r7, #16]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	695b      	ldr	r3, [r3, #20]
 80047d0:	613b      	str	r3, [r7, #16]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	699b      	ldr	r3, [r3, #24]
 80047d8:	613b      	str	r3, [r7, #16]
 80047da:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047ea:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	9300      	str	r3, [sp, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80047f8:	68f8      	ldr	r0, [r7, #12]
 80047fa:	f000 f9af 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00d      	beq.n	8004820 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800480e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004812:	d103      	bne.n	800481c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f44f 7200 	mov.w	r2, #512	; 0x200
 800481a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e017      	b.n	8004850 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004820:	897b      	ldrh	r3, [r7, #10]
 8004822:	11db      	asrs	r3, r3, #7
 8004824:	b2db      	uxtb	r3, r3
 8004826:	f003 0306 	and.w	r3, r3, #6
 800482a:	b2db      	uxtb	r3, r3
 800482c:	f063 030e 	orn	r3, r3, #14
 8004830:	b2da      	uxtb	r2, r3
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	4907      	ldr	r1, [pc, #28]	; (800485c <I2C_MasterRequestRead+0x198>)
 800483e:	68f8      	ldr	r0, [r7, #12]
 8004840:	f000 f9e3 	bl	8004c0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004844:	4603      	mov	r3, r0
 8004846:	2b00      	cmp	r3, #0
 8004848:	d001      	beq.n	800484e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e000      	b.n	8004850 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800484e:	2300      	movs	r3, #0
}
 8004850:	4618      	mov	r0, r3
 8004852:	3718      	adds	r7, #24
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	00010008 	.word	0x00010008
 800485c:	00010002 	.word	0x00010002

08004860 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b088      	sub	sp, #32
 8004864:	af02      	add	r7, sp, #8
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	4608      	mov	r0, r1
 800486a:	4611      	mov	r1, r2
 800486c:	461a      	mov	r2, r3
 800486e:	4603      	mov	r3, r0
 8004870:	817b      	strh	r3, [r7, #10]
 8004872:	460b      	mov	r3, r1
 8004874:	813b      	strh	r3, [r7, #8]
 8004876:	4613      	mov	r3, r2
 8004878:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004888:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800488a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488c:	9300      	str	r3, [sp, #0]
 800488e:	6a3b      	ldr	r3, [r7, #32]
 8004890:	2200      	movs	r2, #0
 8004892:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f000 f960 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00d      	beq.n	80048be <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048b0:	d103      	bne.n	80048ba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e05f      	b.n	800497e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80048be:	897b      	ldrh	r3, [r7, #10]
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	461a      	mov	r2, r3
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80048cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d0:	6a3a      	ldr	r2, [r7, #32]
 80048d2:	492d      	ldr	r1, [pc, #180]	; (8004988 <I2C_RequestMemoryWrite+0x128>)
 80048d4:	68f8      	ldr	r0, [r7, #12]
 80048d6:	f000 f998 	bl	8004c0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d001      	beq.n	80048e4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e04c      	b.n	800497e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048e4:	2300      	movs	r3, #0
 80048e6:	617b      	str	r3, [r7, #20]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	617b      	str	r3, [r7, #20]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	617b      	str	r3, [r7, #20]
 80048f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048fc:	6a39      	ldr	r1, [r7, #32]
 80048fe:	68f8      	ldr	r0, [r7, #12]
 8004900:	f000 fa02 	bl	8004d08 <I2C_WaitOnTXEFlagUntilTimeout>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00d      	beq.n	8004926 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490e:	2b04      	cmp	r3, #4
 8004910:	d107      	bne.n	8004922 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004920:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e02b      	b.n	800497e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004926:	88fb      	ldrh	r3, [r7, #6]
 8004928:	2b01      	cmp	r3, #1
 800492a:	d105      	bne.n	8004938 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800492c:	893b      	ldrh	r3, [r7, #8]
 800492e:	b2da      	uxtb	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	611a      	str	r2, [r3, #16]
 8004936:	e021      	b.n	800497c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004938:	893b      	ldrh	r3, [r7, #8]
 800493a:	0a1b      	lsrs	r3, r3, #8
 800493c:	b29b      	uxth	r3, r3
 800493e:	b2da      	uxtb	r2, r3
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004946:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004948:	6a39      	ldr	r1, [r7, #32]
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f000 f9dc 	bl	8004d08 <I2C_WaitOnTXEFlagUntilTimeout>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00d      	beq.n	8004972 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495a:	2b04      	cmp	r3, #4
 800495c:	d107      	bne.n	800496e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800496c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e005      	b.n	800497e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004972:	893b      	ldrh	r3, [r7, #8]
 8004974:	b2da      	uxtb	r2, r3
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3718      	adds	r7, #24
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	00010002 	.word	0x00010002

0800498c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b088      	sub	sp, #32
 8004990:	af02      	add	r7, sp, #8
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	4608      	mov	r0, r1
 8004996:	4611      	mov	r1, r2
 8004998:	461a      	mov	r2, r3
 800499a:	4603      	mov	r3, r0
 800499c:	817b      	strh	r3, [r7, #10]
 800499e:	460b      	mov	r3, r1
 80049a0:	813b      	strh	r3, [r7, #8]
 80049a2:	4613      	mov	r3, r2
 80049a4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80049b4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049c4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	6a3b      	ldr	r3, [r7, #32]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	f000 f8c2 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00d      	beq.n	80049fa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049ec:	d103      	bne.n	80049f6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80049f4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e0aa      	b.n	8004b50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80049fa:	897b      	ldrh	r3, [r7, #10]
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	461a      	mov	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004a08:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0c:	6a3a      	ldr	r2, [r7, #32]
 8004a0e:	4952      	ldr	r1, [pc, #328]	; (8004b58 <I2C_RequestMemoryRead+0x1cc>)
 8004a10:	68f8      	ldr	r0, [r7, #12]
 8004a12:	f000 f8fa 	bl	8004c0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d001      	beq.n	8004a20 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e097      	b.n	8004b50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a20:	2300      	movs	r3, #0
 8004a22:	617b      	str	r3, [r7, #20]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	617b      	str	r3, [r7, #20]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	617b      	str	r3, [r7, #20]
 8004a34:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a38:	6a39      	ldr	r1, [r7, #32]
 8004a3a:	68f8      	ldr	r0, [r7, #12]
 8004a3c:	f000 f964 	bl	8004d08 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00d      	beq.n	8004a62 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4a:	2b04      	cmp	r3, #4
 8004a4c:	d107      	bne.n	8004a5e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a5c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e076      	b.n	8004b50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004a62:	88fb      	ldrh	r3, [r7, #6]
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d105      	bne.n	8004a74 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a68:	893b      	ldrh	r3, [r7, #8]
 8004a6a:	b2da      	uxtb	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	611a      	str	r2, [r3, #16]
 8004a72:	e021      	b.n	8004ab8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004a74:	893b      	ldrh	r3, [r7, #8]
 8004a76:	0a1b      	lsrs	r3, r3, #8
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	b2da      	uxtb	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a84:	6a39      	ldr	r1, [r7, #32]
 8004a86:	68f8      	ldr	r0, [r7, #12]
 8004a88:	f000 f93e 	bl	8004d08 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00d      	beq.n	8004aae <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a96:	2b04      	cmp	r3, #4
 8004a98:	d107      	bne.n	8004aaa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aa8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e050      	b.n	8004b50 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004aae:	893b      	ldrh	r3, [r7, #8]
 8004ab0:	b2da      	uxtb	r2, r3
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ab8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aba:	6a39      	ldr	r1, [r7, #32]
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 f923 	bl	8004d08 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d00d      	beq.n	8004ae4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004acc:	2b04      	cmp	r3, #4
 8004ace:	d107      	bne.n	8004ae0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ade:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e035      	b.n	8004b50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004af2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af6:	9300      	str	r3, [sp, #0]
 8004af8:	6a3b      	ldr	r3, [r7, #32]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004b00:	68f8      	ldr	r0, [r7, #12]
 8004b02:	f000 f82b 	bl	8004b5c <I2C_WaitOnFlagUntilTimeout>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d00d      	beq.n	8004b28 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b1a:	d103      	bne.n	8004b24 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b22:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e013      	b.n	8004b50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004b28:	897b      	ldrh	r3, [r7, #10]
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	f043 0301 	orr.w	r3, r3, #1
 8004b30:	b2da      	uxtb	r2, r3
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3a:	6a3a      	ldr	r2, [r7, #32]
 8004b3c:	4906      	ldr	r1, [pc, #24]	; (8004b58 <I2C_RequestMemoryRead+0x1cc>)
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f000 f863 	bl	8004c0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e000      	b.n	8004b50 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3718      	adds	r7, #24
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	00010002 	.word	0x00010002

08004b5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	603b      	str	r3, [r7, #0]
 8004b68:	4613      	mov	r3, r2
 8004b6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b6c:	e025      	b.n	8004bba <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b74:	d021      	beq.n	8004bba <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b76:	f7fe fa2d 	bl	8002fd4 <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	683a      	ldr	r2, [r7, #0]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d302      	bcc.n	8004b8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d116      	bne.n	8004bba <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2220      	movs	r2, #32
 8004b96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba6:	f043 0220 	orr.w	r2, r3, #32
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e023      	b.n	8004c02 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	0c1b      	lsrs	r3, r3, #16
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d10d      	bne.n	8004be0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	43da      	mvns	r2, r3
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	4013      	ands	r3, r2
 8004bd0:	b29b      	uxth	r3, r3
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	bf0c      	ite	eq
 8004bd6:	2301      	moveq	r3, #1
 8004bd8:	2300      	movne	r3, #0
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	461a      	mov	r2, r3
 8004bde:	e00c      	b.n	8004bfa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	699b      	ldr	r3, [r3, #24]
 8004be6:	43da      	mvns	r2, r3
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	4013      	ands	r3, r2
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	bf0c      	ite	eq
 8004bf2:	2301      	moveq	r3, #1
 8004bf4:	2300      	movne	r3, #0
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	79fb      	ldrb	r3, [r7, #7]
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d0b6      	beq.n	8004b6e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c00:	2300      	movs	r3, #0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3710      	adds	r7, #16
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}

08004c0a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004c0a:	b580      	push	{r7, lr}
 8004c0c:	b084      	sub	sp, #16
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	60f8      	str	r0, [r7, #12]
 8004c12:	60b9      	str	r1, [r7, #8]
 8004c14:	607a      	str	r2, [r7, #4]
 8004c16:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c18:	e051      	b.n	8004cbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	695b      	ldr	r3, [r3, #20]
 8004c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c28:	d123      	bne.n	8004c72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c38:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004c42:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2200      	movs	r2, #0
 8004c48:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2220      	movs	r2, #32
 8004c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5e:	f043 0204 	orr.w	r2, r3, #4
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e046      	b.n	8004d00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c78:	d021      	beq.n	8004cbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c7a:	f7fe f9ab 	bl	8002fd4 <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d302      	bcc.n	8004c90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d116      	bne.n	8004cbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2200      	movs	r2, #0
 8004c94:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2220      	movs	r2, #32
 8004c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004caa:	f043 0220 	orr.w	r2, r3, #32
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e020      	b.n	8004d00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	0c1b      	lsrs	r3, r3, #16
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d10c      	bne.n	8004ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	43da      	mvns	r2, r3
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	bf14      	ite	ne
 8004cda:	2301      	movne	r3, #1
 8004cdc:	2300      	moveq	r3, #0
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	e00b      	b.n	8004cfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	699b      	ldr	r3, [r3, #24]
 8004ce8:	43da      	mvns	r2, r3
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	4013      	ands	r3, r2
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	bf14      	ite	ne
 8004cf4:	2301      	movne	r3, #1
 8004cf6:	2300      	moveq	r3, #0
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d18d      	bne.n	8004c1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004cfe:	2300      	movs	r3, #0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d14:	e02d      	b.n	8004d72 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d16:	68f8      	ldr	r0, [r7, #12]
 8004d18:	f000 f8ce 	bl	8004eb8 <I2C_IsAcknowledgeFailed>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d001      	beq.n	8004d26 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e02d      	b.n	8004d82 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d2c:	d021      	beq.n	8004d72 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d2e:	f7fe f951 	bl	8002fd4 <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	68ba      	ldr	r2, [r7, #8]
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d302      	bcc.n	8004d44 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d116      	bne.n	8004d72 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2200      	movs	r2, #0
 8004d48:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5e:	f043 0220 	orr.w	r2, r3, #32
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e007      	b.n	8004d82 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	695b      	ldr	r3, [r3, #20]
 8004d78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d7c:	2b80      	cmp	r3, #128	; 0x80
 8004d7e:	d1ca      	bne.n	8004d16 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d80:	2300      	movs	r3, #0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b084      	sub	sp, #16
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	60f8      	str	r0, [r7, #12]
 8004d92:	60b9      	str	r1, [r7, #8]
 8004d94:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d96:	e02d      	b.n	8004df4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f000 f88d 	bl	8004eb8 <I2C_IsAcknowledgeFailed>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d001      	beq.n	8004da8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e02d      	b.n	8004e04 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dae:	d021      	beq.n	8004df4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004db0:	f7fe f910 	bl	8002fd4 <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	68ba      	ldr	r2, [r7, #8]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d302      	bcc.n	8004dc6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d116      	bne.n	8004df4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2220      	movs	r2, #32
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de0:	f043 0220 	orr.w	r2, r3, #32
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e007      	b.n	8004e04 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	f003 0304 	and.w	r3, r3, #4
 8004dfe:	2b04      	cmp	r3, #4
 8004e00:	d1ca      	bne.n	8004d98 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3710      	adds	r7, #16
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e18:	e042      	b.n	8004ea0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	695b      	ldr	r3, [r3, #20]
 8004e20:	f003 0310 	and.w	r3, r3, #16
 8004e24:	2b10      	cmp	r3, #16
 8004e26:	d119      	bne.n	8004e5c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f06f 0210 	mvn.w	r2, #16
 8004e30:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2200      	movs	r2, #0
 8004e36:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2220      	movs	r2, #32
 8004e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e029      	b.n	8004eb0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e5c:	f7fe f8ba 	bl	8002fd4 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	68ba      	ldr	r2, [r7, #8]
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d302      	bcc.n	8004e72 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d116      	bne.n	8004ea0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2220      	movs	r2, #32
 8004e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8c:	f043 0220 	orr.w	r2, r3, #32
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e007      	b.n	8004eb0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eaa:	2b40      	cmp	r3, #64	; 0x40
 8004eac:	d1b5      	bne.n	8004e1a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3710      	adds	r7, #16
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b083      	sub	sp, #12
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ece:	d11b      	bne.n	8004f08 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ed8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2220      	movs	r2, #32
 8004ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef4:	f043 0204 	orr.w	r2, r3, #4
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e000      	b.n	8004f0a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bc80      	pop	{r7}
 8004f12:	4770      	bx	lr

08004f14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b086      	sub	sp, #24
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d101      	bne.n	8004f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e26c      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	f000 8087 	beq.w	8005042 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f34:	4b92      	ldr	r3, [pc, #584]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	f003 030c 	and.w	r3, r3, #12
 8004f3c:	2b04      	cmp	r3, #4
 8004f3e:	d00c      	beq.n	8004f5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f40:	4b8f      	ldr	r3, [pc, #572]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f003 030c 	and.w	r3, r3, #12
 8004f48:	2b08      	cmp	r3, #8
 8004f4a:	d112      	bne.n	8004f72 <HAL_RCC_OscConfig+0x5e>
 8004f4c:	4b8c      	ldr	r3, [pc, #560]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f58:	d10b      	bne.n	8004f72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f5a:	4b89      	ldr	r3, [pc, #548]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d06c      	beq.n	8005040 <HAL_RCC_OscConfig+0x12c>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d168      	bne.n	8005040 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e246      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f7a:	d106      	bne.n	8004f8a <HAL_RCC_OscConfig+0x76>
 8004f7c:	4b80      	ldr	r3, [pc, #512]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a7f      	ldr	r2, [pc, #508]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f86:	6013      	str	r3, [r2, #0]
 8004f88:	e02e      	b.n	8004fe8 <HAL_RCC_OscConfig+0xd4>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d10c      	bne.n	8004fac <HAL_RCC_OscConfig+0x98>
 8004f92:	4b7b      	ldr	r3, [pc, #492]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a7a      	ldr	r2, [pc, #488]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004f98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f9c:	6013      	str	r3, [r2, #0]
 8004f9e:	4b78      	ldr	r3, [pc, #480]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a77      	ldr	r2, [pc, #476]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fa4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fa8:	6013      	str	r3, [r2, #0]
 8004faa:	e01d      	b.n	8004fe8 <HAL_RCC_OscConfig+0xd4>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004fb4:	d10c      	bne.n	8004fd0 <HAL_RCC_OscConfig+0xbc>
 8004fb6:	4b72      	ldr	r3, [pc, #456]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a71      	ldr	r2, [pc, #452]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004fc0:	6013      	str	r3, [r2, #0]
 8004fc2:	4b6f      	ldr	r3, [pc, #444]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a6e      	ldr	r2, [pc, #440]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fcc:	6013      	str	r3, [r2, #0]
 8004fce:	e00b      	b.n	8004fe8 <HAL_RCC_OscConfig+0xd4>
 8004fd0:	4b6b      	ldr	r3, [pc, #428]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a6a      	ldr	r2, [pc, #424]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fda:	6013      	str	r3, [r2, #0]
 8004fdc:	4b68      	ldr	r3, [pc, #416]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a67      	ldr	r2, [pc, #412]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8004fe2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fe6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d013      	beq.n	8005018 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ff0:	f7fd fff0 	bl	8002fd4 <HAL_GetTick>
 8004ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ff6:	e008      	b.n	800500a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ff8:	f7fd ffec 	bl	8002fd4 <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	2b64      	cmp	r3, #100	; 0x64
 8005004:	d901      	bls.n	800500a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e1fa      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800500a:	4b5d      	ldr	r3, [pc, #372]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d0f0      	beq.n	8004ff8 <HAL_RCC_OscConfig+0xe4>
 8005016:	e014      	b.n	8005042 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005018:	f7fd ffdc 	bl	8002fd4 <HAL_GetTick>
 800501c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800501e:	e008      	b.n	8005032 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005020:	f7fd ffd8 	bl	8002fd4 <HAL_GetTick>
 8005024:	4602      	mov	r2, r0
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	2b64      	cmp	r3, #100	; 0x64
 800502c:	d901      	bls.n	8005032 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e1e6      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005032:	4b53      	ldr	r3, [pc, #332]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800503a:	2b00      	cmp	r3, #0
 800503c:	d1f0      	bne.n	8005020 <HAL_RCC_OscConfig+0x10c>
 800503e:	e000      	b.n	8005042 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005040:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0302 	and.w	r3, r3, #2
 800504a:	2b00      	cmp	r3, #0
 800504c:	d063      	beq.n	8005116 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800504e:	4b4c      	ldr	r3, [pc, #304]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f003 030c 	and.w	r3, r3, #12
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00b      	beq.n	8005072 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800505a:	4b49      	ldr	r3, [pc, #292]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f003 030c 	and.w	r3, r3, #12
 8005062:	2b08      	cmp	r3, #8
 8005064:	d11c      	bne.n	80050a0 <HAL_RCC_OscConfig+0x18c>
 8005066:	4b46      	ldr	r3, [pc, #280]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d116      	bne.n	80050a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005072:	4b43      	ldr	r3, [pc, #268]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d005      	beq.n	800508a <HAL_RCC_OscConfig+0x176>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	2b01      	cmp	r3, #1
 8005084:	d001      	beq.n	800508a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e1ba      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800508a:	4b3d      	ldr	r3, [pc, #244]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	00db      	lsls	r3, r3, #3
 8005098:	4939      	ldr	r1, [pc, #228]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 800509a:	4313      	orrs	r3, r2
 800509c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800509e:	e03a      	b.n	8005116 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d020      	beq.n	80050ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050a8:	4b36      	ldr	r3, [pc, #216]	; (8005184 <HAL_RCC_OscConfig+0x270>)
 80050aa:	2201      	movs	r2, #1
 80050ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ae:	f7fd ff91 	bl	8002fd4 <HAL_GetTick>
 80050b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050b4:	e008      	b.n	80050c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050b6:	f7fd ff8d 	bl	8002fd4 <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d901      	bls.n	80050c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e19b      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050c8:	4b2d      	ldr	r3, [pc, #180]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0302 	and.w	r3, r3, #2
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d0f0      	beq.n	80050b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050d4:	4b2a      	ldr	r3, [pc, #168]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	00db      	lsls	r3, r3, #3
 80050e2:	4927      	ldr	r1, [pc, #156]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	600b      	str	r3, [r1, #0]
 80050e8:	e015      	b.n	8005116 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050ea:	4b26      	ldr	r3, [pc, #152]	; (8005184 <HAL_RCC_OscConfig+0x270>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050f0:	f7fd ff70 	bl	8002fd4 <HAL_GetTick>
 80050f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050f6:	e008      	b.n	800510a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050f8:	f7fd ff6c 	bl	8002fd4 <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d901      	bls.n	800510a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e17a      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800510a:	4b1d      	ldr	r3, [pc, #116]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1f0      	bne.n	80050f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0308 	and.w	r3, r3, #8
 800511e:	2b00      	cmp	r3, #0
 8005120:	d03a      	beq.n	8005198 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	699b      	ldr	r3, [r3, #24]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d019      	beq.n	800515e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800512a:	4b17      	ldr	r3, [pc, #92]	; (8005188 <HAL_RCC_OscConfig+0x274>)
 800512c:	2201      	movs	r2, #1
 800512e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005130:	f7fd ff50 	bl	8002fd4 <HAL_GetTick>
 8005134:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005136:	e008      	b.n	800514a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005138:	f7fd ff4c 	bl	8002fd4 <HAL_GetTick>
 800513c:	4602      	mov	r2, r0
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	2b02      	cmp	r3, #2
 8005144:	d901      	bls.n	800514a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e15a      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800514a:	4b0d      	ldr	r3, [pc, #52]	; (8005180 <HAL_RCC_OscConfig+0x26c>)
 800514c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d0f0      	beq.n	8005138 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005156:	2001      	movs	r0, #1
 8005158:	f000 fad8 	bl	800570c <RCC_Delay>
 800515c:	e01c      	b.n	8005198 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800515e:	4b0a      	ldr	r3, [pc, #40]	; (8005188 <HAL_RCC_OscConfig+0x274>)
 8005160:	2200      	movs	r2, #0
 8005162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005164:	f7fd ff36 	bl	8002fd4 <HAL_GetTick>
 8005168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800516a:	e00f      	b.n	800518c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800516c:	f7fd ff32 	bl	8002fd4 <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	2b02      	cmp	r3, #2
 8005178:	d908      	bls.n	800518c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800517a:	2303      	movs	r3, #3
 800517c:	e140      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
 800517e:	bf00      	nop
 8005180:	40021000 	.word	0x40021000
 8005184:	42420000 	.word	0x42420000
 8005188:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800518c:	4b9e      	ldr	r3, [pc, #632]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800518e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005190:	f003 0302 	and.w	r3, r3, #2
 8005194:	2b00      	cmp	r3, #0
 8005196:	d1e9      	bne.n	800516c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0304 	and.w	r3, r3, #4
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	f000 80a6 	beq.w	80052f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051a6:	2300      	movs	r3, #0
 80051a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051aa:	4b97      	ldr	r3, [pc, #604]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80051ac:	69db      	ldr	r3, [r3, #28]
 80051ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d10d      	bne.n	80051d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051b6:	4b94      	ldr	r3, [pc, #592]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80051b8:	69db      	ldr	r3, [r3, #28]
 80051ba:	4a93      	ldr	r2, [pc, #588]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80051bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051c0:	61d3      	str	r3, [r2, #28]
 80051c2:	4b91      	ldr	r3, [pc, #580]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80051c4:	69db      	ldr	r3, [r3, #28]
 80051c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051ca:	60bb      	str	r3, [r7, #8]
 80051cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051ce:	2301      	movs	r3, #1
 80051d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051d2:	4b8e      	ldr	r3, [pc, #568]	; (800540c <HAL_RCC_OscConfig+0x4f8>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d118      	bne.n	8005210 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051de:	4b8b      	ldr	r3, [pc, #556]	; (800540c <HAL_RCC_OscConfig+0x4f8>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a8a      	ldr	r2, [pc, #552]	; (800540c <HAL_RCC_OscConfig+0x4f8>)
 80051e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051ea:	f7fd fef3 	bl	8002fd4 <HAL_GetTick>
 80051ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051f0:	e008      	b.n	8005204 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051f2:	f7fd feef 	bl	8002fd4 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b64      	cmp	r3, #100	; 0x64
 80051fe:	d901      	bls.n	8005204 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e0fd      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005204:	4b81      	ldr	r3, [pc, #516]	; (800540c <HAL_RCC_OscConfig+0x4f8>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800520c:	2b00      	cmp	r3, #0
 800520e:	d0f0      	beq.n	80051f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d106      	bne.n	8005226 <HAL_RCC_OscConfig+0x312>
 8005218:	4b7b      	ldr	r3, [pc, #492]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	4a7a      	ldr	r2, [pc, #488]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800521e:	f043 0301 	orr.w	r3, r3, #1
 8005222:	6213      	str	r3, [r2, #32]
 8005224:	e02d      	b.n	8005282 <HAL_RCC_OscConfig+0x36e>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d10c      	bne.n	8005248 <HAL_RCC_OscConfig+0x334>
 800522e:	4b76      	ldr	r3, [pc, #472]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	4a75      	ldr	r2, [pc, #468]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005234:	f023 0301 	bic.w	r3, r3, #1
 8005238:	6213      	str	r3, [r2, #32]
 800523a:	4b73      	ldr	r3, [pc, #460]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	4a72      	ldr	r2, [pc, #456]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005240:	f023 0304 	bic.w	r3, r3, #4
 8005244:	6213      	str	r3, [r2, #32]
 8005246:	e01c      	b.n	8005282 <HAL_RCC_OscConfig+0x36e>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	2b05      	cmp	r3, #5
 800524e:	d10c      	bne.n	800526a <HAL_RCC_OscConfig+0x356>
 8005250:	4b6d      	ldr	r3, [pc, #436]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005252:	6a1b      	ldr	r3, [r3, #32]
 8005254:	4a6c      	ldr	r2, [pc, #432]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005256:	f043 0304 	orr.w	r3, r3, #4
 800525a:	6213      	str	r3, [r2, #32]
 800525c:	4b6a      	ldr	r3, [pc, #424]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	4a69      	ldr	r2, [pc, #420]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005262:	f043 0301 	orr.w	r3, r3, #1
 8005266:	6213      	str	r3, [r2, #32]
 8005268:	e00b      	b.n	8005282 <HAL_RCC_OscConfig+0x36e>
 800526a:	4b67      	ldr	r3, [pc, #412]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800526c:	6a1b      	ldr	r3, [r3, #32]
 800526e:	4a66      	ldr	r2, [pc, #408]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005270:	f023 0301 	bic.w	r3, r3, #1
 8005274:	6213      	str	r3, [r2, #32]
 8005276:	4b64      	ldr	r3, [pc, #400]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	4a63      	ldr	r2, [pc, #396]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800527c:	f023 0304 	bic.w	r3, r3, #4
 8005280:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d015      	beq.n	80052b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800528a:	f7fd fea3 	bl	8002fd4 <HAL_GetTick>
 800528e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005290:	e00a      	b.n	80052a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005292:	f7fd fe9f 	bl	8002fd4 <HAL_GetTick>
 8005296:	4602      	mov	r2, r0
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	1ad3      	subs	r3, r2, r3
 800529c:	f241 3288 	movw	r2, #5000	; 0x1388
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d901      	bls.n	80052a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e0ab      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052a8:	4b57      	ldr	r3, [pc, #348]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80052aa:	6a1b      	ldr	r3, [r3, #32]
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d0ee      	beq.n	8005292 <HAL_RCC_OscConfig+0x37e>
 80052b4:	e014      	b.n	80052e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052b6:	f7fd fe8d 	bl	8002fd4 <HAL_GetTick>
 80052ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052bc:	e00a      	b.n	80052d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052be:	f7fd fe89 	bl	8002fd4 <HAL_GetTick>
 80052c2:	4602      	mov	r2, r0
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d901      	bls.n	80052d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e095      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052d4:	4b4c      	ldr	r3, [pc, #304]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80052d6:	6a1b      	ldr	r3, [r3, #32]
 80052d8:	f003 0302 	and.w	r3, r3, #2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d1ee      	bne.n	80052be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80052e0:	7dfb      	ldrb	r3, [r7, #23]
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d105      	bne.n	80052f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052e6:	4b48      	ldr	r3, [pc, #288]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80052e8:	69db      	ldr	r3, [r3, #28]
 80052ea:	4a47      	ldr	r2, [pc, #284]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80052ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	69db      	ldr	r3, [r3, #28]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	f000 8081 	beq.w	80053fe <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052fc:	4b42      	ldr	r3, [pc, #264]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	f003 030c 	and.w	r3, r3, #12
 8005304:	2b08      	cmp	r3, #8
 8005306:	d061      	beq.n	80053cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	69db      	ldr	r3, [r3, #28]
 800530c:	2b02      	cmp	r3, #2
 800530e:	d146      	bne.n	800539e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005310:	4b3f      	ldr	r3, [pc, #252]	; (8005410 <HAL_RCC_OscConfig+0x4fc>)
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005316:	f7fd fe5d 	bl	8002fd4 <HAL_GetTick>
 800531a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800531c:	e008      	b.n	8005330 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800531e:	f7fd fe59 	bl	8002fd4 <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	2b02      	cmp	r3, #2
 800532a:	d901      	bls.n	8005330 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e067      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005330:	4b35      	ldr	r3, [pc, #212]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1f0      	bne.n	800531e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a1b      	ldr	r3, [r3, #32]
 8005340:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005344:	d108      	bne.n	8005358 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005346:	4b30      	ldr	r3, [pc, #192]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	492d      	ldr	r1, [pc, #180]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005354:	4313      	orrs	r3, r2
 8005356:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005358:	4b2b      	ldr	r3, [pc, #172]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a19      	ldr	r1, [r3, #32]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005368:	430b      	orrs	r3, r1
 800536a:	4927      	ldr	r1, [pc, #156]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 800536c:	4313      	orrs	r3, r2
 800536e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005370:	4b27      	ldr	r3, [pc, #156]	; (8005410 <HAL_RCC_OscConfig+0x4fc>)
 8005372:	2201      	movs	r2, #1
 8005374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005376:	f7fd fe2d 	bl	8002fd4 <HAL_GetTick>
 800537a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800537c:	e008      	b.n	8005390 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800537e:	f7fd fe29 	bl	8002fd4 <HAL_GetTick>
 8005382:	4602      	mov	r2, r0
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	2b02      	cmp	r3, #2
 800538a:	d901      	bls.n	8005390 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	e037      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005390:	4b1d      	ldr	r3, [pc, #116]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d0f0      	beq.n	800537e <HAL_RCC_OscConfig+0x46a>
 800539c:	e02f      	b.n	80053fe <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800539e:	4b1c      	ldr	r3, [pc, #112]	; (8005410 <HAL_RCC_OscConfig+0x4fc>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053a4:	f7fd fe16 	bl	8002fd4 <HAL_GetTick>
 80053a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053aa:	e008      	b.n	80053be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053ac:	f7fd fe12 	bl	8002fd4 <HAL_GetTick>
 80053b0:	4602      	mov	r2, r0
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	2b02      	cmp	r3, #2
 80053b8:	d901      	bls.n	80053be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e020      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053be:	4b12      	ldr	r3, [pc, #72]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d1f0      	bne.n	80053ac <HAL_RCC_OscConfig+0x498>
 80053ca:	e018      	b.n	80053fe <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	69db      	ldr	r3, [r3, #28]
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d101      	bne.n	80053d8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e013      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80053d8:	4b0b      	ldr	r3, [pc, #44]	; (8005408 <HAL_RCC_OscConfig+0x4f4>)
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6a1b      	ldr	r3, [r3, #32]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d106      	bne.n	80053fa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d001      	beq.n	80053fe <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e000      	b.n	8005400 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80053fe:	2300      	movs	r3, #0
}
 8005400:	4618      	mov	r0, r3
 8005402:	3718      	adds	r7, #24
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}
 8005408:	40021000 	.word	0x40021000
 800540c:	40007000 	.word	0x40007000
 8005410:	42420060 	.word	0x42420060

08005414 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d101      	bne.n	8005428 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e0d0      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005428:	4b6a      	ldr	r3, [pc, #424]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0307 	and.w	r3, r3, #7
 8005430:	683a      	ldr	r2, [r7, #0]
 8005432:	429a      	cmp	r2, r3
 8005434:	d910      	bls.n	8005458 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005436:	4b67      	ldr	r3, [pc, #412]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f023 0207 	bic.w	r2, r3, #7
 800543e:	4965      	ldr	r1, [pc, #404]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	4313      	orrs	r3, r2
 8005444:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005446:	4b63      	ldr	r3, [pc, #396]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0307 	and.w	r3, r3, #7
 800544e:	683a      	ldr	r2, [r7, #0]
 8005450:	429a      	cmp	r2, r3
 8005452:	d001      	beq.n	8005458 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e0b8      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 0302 	and.w	r3, r3, #2
 8005460:	2b00      	cmp	r3, #0
 8005462:	d020      	beq.n	80054a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 0304 	and.w	r3, r3, #4
 800546c:	2b00      	cmp	r3, #0
 800546e:	d005      	beq.n	800547c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005470:	4b59      	ldr	r3, [pc, #356]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	4a58      	ldr	r2, [pc, #352]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005476:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800547a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 0308 	and.w	r3, r3, #8
 8005484:	2b00      	cmp	r3, #0
 8005486:	d005      	beq.n	8005494 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005488:	4b53      	ldr	r3, [pc, #332]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	4a52      	ldr	r2, [pc, #328]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 800548e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005492:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005494:	4b50      	ldr	r3, [pc, #320]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	494d      	ldr	r1, [pc, #308]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d040      	beq.n	8005534 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d107      	bne.n	80054ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054ba:	4b47      	ldr	r3, [pc, #284]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d115      	bne.n	80054f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e07f      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	2b02      	cmp	r3, #2
 80054d0:	d107      	bne.n	80054e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054d2:	4b41      	ldr	r3, [pc, #260]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d109      	bne.n	80054f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e073      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054e2:	4b3d      	ldr	r3, [pc, #244]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0302 	and.w	r3, r3, #2
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d101      	bne.n	80054f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e06b      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054f2:	4b39      	ldr	r3, [pc, #228]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	f023 0203 	bic.w	r2, r3, #3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	4936      	ldr	r1, [pc, #216]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005500:	4313      	orrs	r3, r2
 8005502:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005504:	f7fd fd66 	bl	8002fd4 <HAL_GetTick>
 8005508:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800550a:	e00a      	b.n	8005522 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800550c:	f7fd fd62 	bl	8002fd4 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	f241 3288 	movw	r2, #5000	; 0x1388
 800551a:	4293      	cmp	r3, r2
 800551c:	d901      	bls.n	8005522 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e053      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005522:	4b2d      	ldr	r3, [pc, #180]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	f003 020c 	and.w	r2, r3, #12
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	429a      	cmp	r2, r3
 8005532:	d1eb      	bne.n	800550c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005534:	4b27      	ldr	r3, [pc, #156]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0307 	and.w	r3, r3, #7
 800553c:	683a      	ldr	r2, [r7, #0]
 800553e:	429a      	cmp	r2, r3
 8005540:	d210      	bcs.n	8005564 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005542:	4b24      	ldr	r3, [pc, #144]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f023 0207 	bic.w	r2, r3, #7
 800554a:	4922      	ldr	r1, [pc, #136]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	4313      	orrs	r3, r2
 8005550:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005552:	4b20      	ldr	r3, [pc, #128]	; (80055d4 <HAL_RCC_ClockConfig+0x1c0>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 0307 	and.w	r3, r3, #7
 800555a:	683a      	ldr	r2, [r7, #0]
 800555c:	429a      	cmp	r2, r3
 800555e:	d001      	beq.n	8005564 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e032      	b.n	80055ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 0304 	and.w	r3, r3, #4
 800556c:	2b00      	cmp	r3, #0
 800556e:	d008      	beq.n	8005582 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005570:	4b19      	ldr	r3, [pc, #100]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	4916      	ldr	r1, [pc, #88]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 800557e:	4313      	orrs	r3, r2
 8005580:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0308 	and.w	r3, r3, #8
 800558a:	2b00      	cmp	r3, #0
 800558c:	d009      	beq.n	80055a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800558e:	4b12      	ldr	r3, [pc, #72]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	00db      	lsls	r3, r3, #3
 800559c:	490e      	ldr	r1, [pc, #56]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 800559e:	4313      	orrs	r3, r2
 80055a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80055a2:	f000 f821 	bl	80055e8 <HAL_RCC_GetSysClockFreq>
 80055a6:	4602      	mov	r2, r0
 80055a8:	4b0b      	ldr	r3, [pc, #44]	; (80055d8 <HAL_RCC_ClockConfig+0x1c4>)
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	091b      	lsrs	r3, r3, #4
 80055ae:	f003 030f 	and.w	r3, r3, #15
 80055b2:	490a      	ldr	r1, [pc, #40]	; (80055dc <HAL_RCC_ClockConfig+0x1c8>)
 80055b4:	5ccb      	ldrb	r3, [r1, r3]
 80055b6:	fa22 f303 	lsr.w	r3, r2, r3
 80055ba:	4a09      	ldr	r2, [pc, #36]	; (80055e0 <HAL_RCC_ClockConfig+0x1cc>)
 80055bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80055be:	4b09      	ldr	r3, [pc, #36]	; (80055e4 <HAL_RCC_ClockConfig+0x1d0>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4618      	mov	r0, r3
 80055c4:	f7fd fcc4 	bl	8002f50 <HAL_InitTick>

  return HAL_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	40022000 	.word	0x40022000
 80055d8:	40021000 	.word	0x40021000
 80055dc:	0800a87c 	.word	0x0800a87c
 80055e0:	20000000 	.word	0x20000000
 80055e4:	20000004 	.word	0x20000004

080055e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055e8:	b490      	push	{r4, r7}
 80055ea:	b08a      	sub	sp, #40	; 0x28
 80055ec:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80055ee:	4b2a      	ldr	r3, [pc, #168]	; (8005698 <HAL_RCC_GetSysClockFreq+0xb0>)
 80055f0:	1d3c      	adds	r4, r7, #4
 80055f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80055f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80055f8:	f240 2301 	movw	r3, #513	; 0x201
 80055fc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80055fe:	2300      	movs	r3, #0
 8005600:	61fb      	str	r3, [r7, #28]
 8005602:	2300      	movs	r3, #0
 8005604:	61bb      	str	r3, [r7, #24]
 8005606:	2300      	movs	r3, #0
 8005608:	627b      	str	r3, [r7, #36]	; 0x24
 800560a:	2300      	movs	r3, #0
 800560c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800560e:	2300      	movs	r3, #0
 8005610:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005612:	4b22      	ldr	r3, [pc, #136]	; (800569c <HAL_RCC_GetSysClockFreq+0xb4>)
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	f003 030c 	and.w	r3, r3, #12
 800561e:	2b04      	cmp	r3, #4
 8005620:	d002      	beq.n	8005628 <HAL_RCC_GetSysClockFreq+0x40>
 8005622:	2b08      	cmp	r3, #8
 8005624:	d003      	beq.n	800562e <HAL_RCC_GetSysClockFreq+0x46>
 8005626:	e02d      	b.n	8005684 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005628:	4b1d      	ldr	r3, [pc, #116]	; (80056a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800562a:	623b      	str	r3, [r7, #32]
      break;
 800562c:	e02d      	b.n	800568a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	0c9b      	lsrs	r3, r3, #18
 8005632:	f003 030f 	and.w	r3, r3, #15
 8005636:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800563a:	4413      	add	r3, r2
 800563c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005640:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005648:	2b00      	cmp	r3, #0
 800564a:	d013      	beq.n	8005674 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800564c:	4b13      	ldr	r3, [pc, #76]	; (800569c <HAL_RCC_GetSysClockFreq+0xb4>)
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	0c5b      	lsrs	r3, r3, #17
 8005652:	f003 0301 	and.w	r3, r3, #1
 8005656:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800565a:	4413      	add	r3, r2
 800565c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005660:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	4a0e      	ldr	r2, [pc, #56]	; (80056a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005666:	fb02 f203 	mul.w	r2, r2, r3
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005670:	627b      	str	r3, [r7, #36]	; 0x24
 8005672:	e004      	b.n	800567e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	4a0b      	ldr	r2, [pc, #44]	; (80056a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005678:	fb02 f303 	mul.w	r3, r2, r3
 800567c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800567e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005680:	623b      	str	r3, [r7, #32]
      break;
 8005682:	e002      	b.n	800568a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005684:	4b06      	ldr	r3, [pc, #24]	; (80056a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005686:	623b      	str	r3, [r7, #32]
      break;
 8005688:	bf00      	nop
    }
  }
  return sysclockfreq;
 800568a:	6a3b      	ldr	r3, [r7, #32]
}
 800568c:	4618      	mov	r0, r3
 800568e:	3728      	adds	r7, #40	; 0x28
 8005690:	46bd      	mov	sp, r7
 8005692:	bc90      	pop	{r4, r7}
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	0800a838 	.word	0x0800a838
 800569c:	40021000 	.word	0x40021000
 80056a0:	007a1200 	.word	0x007a1200
 80056a4:	003d0900 	.word	0x003d0900

080056a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056a8:	b480      	push	{r7}
 80056aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056ac:	4b02      	ldr	r3, [pc, #8]	; (80056b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80056ae:	681b      	ldr	r3, [r3, #0]
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bc80      	pop	{r7}
 80056b6:	4770      	bx	lr
 80056b8:	20000000 	.word	0x20000000

080056bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80056c0:	f7ff fff2 	bl	80056a8 <HAL_RCC_GetHCLKFreq>
 80056c4:	4602      	mov	r2, r0
 80056c6:	4b05      	ldr	r3, [pc, #20]	; (80056dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	0a1b      	lsrs	r3, r3, #8
 80056cc:	f003 0307 	and.w	r3, r3, #7
 80056d0:	4903      	ldr	r1, [pc, #12]	; (80056e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056d2:	5ccb      	ldrb	r3, [r1, r3]
 80056d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056d8:	4618      	mov	r0, r3
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	40021000 	.word	0x40021000
 80056e0:	0800a88c 	.word	0x0800a88c

080056e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80056e8:	f7ff ffde 	bl	80056a8 <HAL_RCC_GetHCLKFreq>
 80056ec:	4602      	mov	r2, r0
 80056ee:	4b05      	ldr	r3, [pc, #20]	; (8005704 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	0adb      	lsrs	r3, r3, #11
 80056f4:	f003 0307 	and.w	r3, r3, #7
 80056f8:	4903      	ldr	r1, [pc, #12]	; (8005708 <HAL_RCC_GetPCLK2Freq+0x24>)
 80056fa:	5ccb      	ldrb	r3, [r1, r3]
 80056fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005700:	4618      	mov	r0, r3
 8005702:	bd80      	pop	{r7, pc}
 8005704:	40021000 	.word	0x40021000
 8005708:	0800a88c 	.word	0x0800a88c

0800570c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800570c:	b480      	push	{r7}
 800570e:	b085      	sub	sp, #20
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005714:	4b0a      	ldr	r3, [pc, #40]	; (8005740 <RCC_Delay+0x34>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a0a      	ldr	r2, [pc, #40]	; (8005744 <RCC_Delay+0x38>)
 800571a:	fba2 2303 	umull	r2, r3, r2, r3
 800571e:	0a5b      	lsrs	r3, r3, #9
 8005720:	687a      	ldr	r2, [r7, #4]
 8005722:	fb02 f303 	mul.w	r3, r2, r3
 8005726:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005728:	bf00      	nop
  }
  while (Delay --);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	1e5a      	subs	r2, r3, #1
 800572e:	60fa      	str	r2, [r7, #12]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d1f9      	bne.n	8005728 <RCC_Delay+0x1c>
}
 8005734:	bf00      	nop
 8005736:	bf00      	nop
 8005738:	3714      	adds	r7, #20
 800573a:	46bd      	mov	sp, r7
 800573c:	bc80      	pop	{r7}
 800573e:	4770      	bx	lr
 8005740:	20000000 	.word	0x20000000
 8005744:	10624dd3 	.word	0x10624dd3

08005748 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d101      	bne.n	800575a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e041      	b.n	80057de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005760:	b2db      	uxtb	r3, r3
 8005762:	2b00      	cmp	r3, #0
 8005764:	d106      	bne.n	8005774 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f7fd fa26 	bl	8002bc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2202      	movs	r2, #2
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	3304      	adds	r3, #4
 8005784:	4619      	mov	r1, r3
 8005786:	4610      	mov	r0, r2
 8005788:	f000 fe98 	bl	80064bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057dc:	2300      	movs	r3, #0
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3708      	adds	r7, #8
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
	...

080057e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b085      	sub	sp, #20
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d001      	beq.n	8005800 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e032      	b.n	8005866 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2202      	movs	r2, #2
 8005804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a18      	ldr	r2, [pc, #96]	; (8005870 <HAL_TIM_Base_Start+0x88>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d00e      	beq.n	8005830 <HAL_TIM_Base_Start+0x48>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800581a:	d009      	beq.n	8005830 <HAL_TIM_Base_Start+0x48>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a14      	ldr	r2, [pc, #80]	; (8005874 <HAL_TIM_Base_Start+0x8c>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d004      	beq.n	8005830 <HAL_TIM_Base_Start+0x48>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a13      	ldr	r2, [pc, #76]	; (8005878 <HAL_TIM_Base_Start+0x90>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d111      	bne.n	8005854 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	f003 0307 	and.w	r3, r3, #7
 800583a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2b06      	cmp	r3, #6
 8005840:	d010      	beq.n	8005864 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f042 0201 	orr.w	r2, r2, #1
 8005850:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005852:	e007      	b.n	8005864 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f042 0201 	orr.w	r2, r2, #1
 8005862:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3714      	adds	r7, #20
 800586a:	46bd      	mov	sp, r7
 800586c:	bc80      	pop	{r7}
 800586e:	4770      	bx	lr
 8005870:	40012c00 	.word	0x40012c00
 8005874:	40000400 	.word	0x40000400
 8005878:	40000800 	.word	0x40000800

0800587c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800587c:	b480      	push	{r7}
 800587e:	b085      	sub	sp, #20
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800588a:	b2db      	uxtb	r3, r3
 800588c:	2b01      	cmp	r3, #1
 800588e:	d001      	beq.n	8005894 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	e03a      	b.n	800590a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2202      	movs	r2, #2
 8005898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68da      	ldr	r2, [r3, #12]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f042 0201 	orr.w	r2, r2, #1
 80058aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a18      	ldr	r2, [pc, #96]	; (8005914 <HAL_TIM_Base_Start_IT+0x98>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d00e      	beq.n	80058d4 <HAL_TIM_Base_Start_IT+0x58>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058be:	d009      	beq.n	80058d4 <HAL_TIM_Base_Start_IT+0x58>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a14      	ldr	r2, [pc, #80]	; (8005918 <HAL_TIM_Base_Start_IT+0x9c>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d004      	beq.n	80058d4 <HAL_TIM_Base_Start_IT+0x58>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a13      	ldr	r2, [pc, #76]	; (800591c <HAL_TIM_Base_Start_IT+0xa0>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d111      	bne.n	80058f8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f003 0307 	and.w	r3, r3, #7
 80058de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2b06      	cmp	r3, #6
 80058e4:	d010      	beq.n	8005908 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f042 0201 	orr.w	r2, r2, #1
 80058f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058f6:	e007      	b.n	8005908 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f042 0201 	orr.w	r2, r2, #1
 8005906:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3714      	adds	r7, #20
 800590e:	46bd      	mov	sp, r7
 8005910:	bc80      	pop	{r7}
 8005912:	4770      	bx	lr
 8005914:	40012c00 	.word	0x40012c00
 8005918:	40000400 	.word	0x40000400
 800591c:	40000800 	.word	0x40000800

08005920 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b082      	sub	sp, #8
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d101      	bne.n	8005932 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e041      	b.n	80059b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b00      	cmp	r3, #0
 800593c:	d106      	bne.n	800594c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f7fd f91c 	bl	8002b84 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2202      	movs	r2, #2
 8005950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	3304      	adds	r3, #4
 800595c:	4619      	mov	r1, r3
 800595e:	4610      	mov	r0, r2
 8005960:	f000 fdac 	bl	80064bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2201      	movs	r2, #1
 80059b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3708      	adds	r7, #8
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
	...

080059c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b084      	sub	sp, #16
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d109      	bne.n	80059e4 <HAL_TIM_PWM_Start+0x24>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	2b01      	cmp	r3, #1
 80059da:	bf14      	ite	ne
 80059dc:	2301      	movne	r3, #1
 80059de:	2300      	moveq	r3, #0
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	e022      	b.n	8005a2a <HAL_TIM_PWM_Start+0x6a>
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	2b04      	cmp	r3, #4
 80059e8:	d109      	bne.n	80059fe <HAL_TIM_PWM_Start+0x3e>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	bf14      	ite	ne
 80059f6:	2301      	movne	r3, #1
 80059f8:	2300      	moveq	r3, #0
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	e015      	b.n	8005a2a <HAL_TIM_PWM_Start+0x6a>
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	2b08      	cmp	r3, #8
 8005a02:	d109      	bne.n	8005a18 <HAL_TIM_PWM_Start+0x58>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a0a:	b2db      	uxtb	r3, r3
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	bf14      	ite	ne
 8005a10:	2301      	movne	r3, #1
 8005a12:	2300      	moveq	r3, #0
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	e008      	b.n	8005a2a <HAL_TIM_PWM_Start+0x6a>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	bf14      	ite	ne
 8005a24:	2301      	movne	r3, #1
 8005a26:	2300      	moveq	r3, #0
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e05e      	b.n	8005af0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d104      	bne.n	8005a42 <HAL_TIM_PWM_Start+0x82>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2202      	movs	r2, #2
 8005a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a40:	e013      	b.n	8005a6a <HAL_TIM_PWM_Start+0xaa>
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	2b04      	cmp	r3, #4
 8005a46:	d104      	bne.n	8005a52 <HAL_TIM_PWM_Start+0x92>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2202      	movs	r2, #2
 8005a4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a50:	e00b      	b.n	8005a6a <HAL_TIM_PWM_Start+0xaa>
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	2b08      	cmp	r3, #8
 8005a56:	d104      	bne.n	8005a62 <HAL_TIM_PWM_Start+0xa2>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a60:	e003      	b.n	8005a6a <HAL_TIM_PWM_Start+0xaa>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2202      	movs	r2, #2
 8005a66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	6839      	ldr	r1, [r7, #0]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f001 f8af 	bl	8006bd6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a1e      	ldr	r2, [pc, #120]	; (8005af8 <HAL_TIM_PWM_Start+0x138>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d107      	bne.n	8005a92 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a90:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a18      	ldr	r2, [pc, #96]	; (8005af8 <HAL_TIM_PWM_Start+0x138>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d00e      	beq.n	8005aba <HAL_TIM_PWM_Start+0xfa>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aa4:	d009      	beq.n	8005aba <HAL_TIM_PWM_Start+0xfa>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a14      	ldr	r2, [pc, #80]	; (8005afc <HAL_TIM_PWM_Start+0x13c>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d004      	beq.n	8005aba <HAL_TIM_PWM_Start+0xfa>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a12      	ldr	r2, [pc, #72]	; (8005b00 <HAL_TIM_PWM_Start+0x140>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d111      	bne.n	8005ade <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f003 0307 	and.w	r3, r3, #7
 8005ac4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2b06      	cmp	r3, #6
 8005aca:	d010      	beq.n	8005aee <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f042 0201 	orr.w	r2, r2, #1
 8005ada:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005adc:	e007      	b.n	8005aee <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f042 0201 	orr.w	r2, r2, #1
 8005aec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005aee:	2300      	movs	r3, #0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3710      	adds	r7, #16
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}
 8005af8:	40012c00 	.word	0x40012c00
 8005afc:	40000400 	.word	0x40000400
 8005b00:	40000800 	.word	0x40000800

08005b04 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b082      	sub	sp, #8
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d101      	bne.n	8005b16 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e041      	b.n	8005b9a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d106      	bne.n	8005b30 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 f839 	bl	8005ba2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2202      	movs	r2, #2
 8005b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	3304      	adds	r3, #4
 8005b40:	4619      	mov	r1, r3
 8005b42:	4610      	mov	r0, r2
 8005b44:	f000 fcba 	bl	80064bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3708      	adds	r7, #8
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}

08005ba2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005ba2:	b480      	push	{r7}
 8005ba4:	b083      	sub	sp, #12
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005baa:	bf00      	nop
 8005bac:	370c      	adds	r7, #12
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bc80      	pop	{r7}
 8005bb2:	4770      	bx	lr

08005bb4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d104      	bne.n	8005bce <HAL_TIM_IC_Start_IT+0x1a>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	e013      	b.n	8005bf6 <HAL_TIM_IC_Start_IT+0x42>
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	2b04      	cmp	r3, #4
 8005bd2:	d104      	bne.n	8005bde <HAL_TIM_IC_Start_IT+0x2a>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	e00b      	b.n	8005bf6 <HAL_TIM_IC_Start_IT+0x42>
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	2b08      	cmp	r3, #8
 8005be2:	d104      	bne.n	8005bee <HAL_TIM_IC_Start_IT+0x3a>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	e003      	b.n	8005bf6 <HAL_TIM_IC_Start_IT+0x42>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d104      	bne.n	8005c08 <HAL_TIM_IC_Start_IT+0x54>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	e013      	b.n	8005c30 <HAL_TIM_IC_Start_IT+0x7c>
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	2b04      	cmp	r3, #4
 8005c0c:	d104      	bne.n	8005c18 <HAL_TIM_IC_Start_IT+0x64>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	e00b      	b.n	8005c30 <HAL_TIM_IC_Start_IT+0x7c>
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	2b08      	cmp	r3, #8
 8005c1c:	d104      	bne.n	8005c28 <HAL_TIM_IC_Start_IT+0x74>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	e003      	b.n	8005c30 <HAL_TIM_IC_Start_IT+0x7c>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c32:	7bfb      	ldrb	r3, [r7, #15]
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d102      	bne.n	8005c3e <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c38:	7bbb      	ldrb	r3, [r7, #14]
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d001      	beq.n	8005c42 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e0b3      	b.n	8005daa <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d104      	bne.n	8005c52 <HAL_TIM_IC_Start_IT+0x9e>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2202      	movs	r2, #2
 8005c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c50:	e013      	b.n	8005c7a <HAL_TIM_IC_Start_IT+0xc6>
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	2b04      	cmp	r3, #4
 8005c56:	d104      	bne.n	8005c62 <HAL_TIM_IC_Start_IT+0xae>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2202      	movs	r2, #2
 8005c5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c60:	e00b      	b.n	8005c7a <HAL_TIM_IC_Start_IT+0xc6>
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	2b08      	cmp	r3, #8
 8005c66:	d104      	bne.n	8005c72 <HAL_TIM_IC_Start_IT+0xbe>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c70:	e003      	b.n	8005c7a <HAL_TIM_IC_Start_IT+0xc6>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2202      	movs	r2, #2
 8005c76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d104      	bne.n	8005c8a <HAL_TIM_IC_Start_IT+0xd6>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2202      	movs	r2, #2
 8005c84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c88:	e013      	b.n	8005cb2 <HAL_TIM_IC_Start_IT+0xfe>
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	2b04      	cmp	r3, #4
 8005c8e:	d104      	bne.n	8005c9a <HAL_TIM_IC_Start_IT+0xe6>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2202      	movs	r2, #2
 8005c94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c98:	e00b      	b.n	8005cb2 <HAL_TIM_IC_Start_IT+0xfe>
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	2b08      	cmp	r3, #8
 8005c9e:	d104      	bne.n	8005caa <HAL_TIM_IC_Start_IT+0xf6>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2202      	movs	r2, #2
 8005ca4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ca8:	e003      	b.n	8005cb2 <HAL_TIM_IC_Start_IT+0xfe>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2202      	movs	r2, #2
 8005cae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	2b0c      	cmp	r3, #12
 8005cb6:	d841      	bhi.n	8005d3c <HAL_TIM_IC_Start_IT+0x188>
 8005cb8:	a201      	add	r2, pc, #4	; (adr r2, 8005cc0 <HAL_TIM_IC_Start_IT+0x10c>)
 8005cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cbe:	bf00      	nop
 8005cc0:	08005cf5 	.word	0x08005cf5
 8005cc4:	08005d3d 	.word	0x08005d3d
 8005cc8:	08005d3d 	.word	0x08005d3d
 8005ccc:	08005d3d 	.word	0x08005d3d
 8005cd0:	08005d07 	.word	0x08005d07
 8005cd4:	08005d3d 	.word	0x08005d3d
 8005cd8:	08005d3d 	.word	0x08005d3d
 8005cdc:	08005d3d 	.word	0x08005d3d
 8005ce0:	08005d19 	.word	0x08005d19
 8005ce4:	08005d3d 	.word	0x08005d3d
 8005ce8:	08005d3d 	.word	0x08005d3d
 8005cec:	08005d3d 	.word	0x08005d3d
 8005cf0:	08005d2b 	.word	0x08005d2b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68da      	ldr	r2, [r3, #12]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f042 0202 	orr.w	r2, r2, #2
 8005d02:	60da      	str	r2, [r3, #12]
      break;
 8005d04:	e01b      	b.n	8005d3e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	68da      	ldr	r2, [r3, #12]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f042 0204 	orr.w	r2, r2, #4
 8005d14:	60da      	str	r2, [r3, #12]
      break;
 8005d16:	e012      	b.n	8005d3e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	68da      	ldr	r2, [r3, #12]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f042 0208 	orr.w	r2, r2, #8
 8005d26:	60da      	str	r2, [r3, #12]
      break;
 8005d28:	e009      	b.n	8005d3e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	68da      	ldr	r2, [r3, #12]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f042 0210 	orr.w	r2, r2, #16
 8005d38:	60da      	str	r2, [r3, #12]
      break;
 8005d3a:	e000      	b.n	8005d3e <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8005d3c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2201      	movs	r2, #1
 8005d44:	6839      	ldr	r1, [r7, #0]
 8005d46:	4618      	mov	r0, r3
 8005d48:	f000 ff45 	bl	8006bd6 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a18      	ldr	r2, [pc, #96]	; (8005db4 <HAL_TIM_IC_Start_IT+0x200>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d00e      	beq.n	8005d74 <HAL_TIM_IC_Start_IT+0x1c0>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d5e:	d009      	beq.n	8005d74 <HAL_TIM_IC_Start_IT+0x1c0>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a14      	ldr	r2, [pc, #80]	; (8005db8 <HAL_TIM_IC_Start_IT+0x204>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d004      	beq.n	8005d74 <HAL_TIM_IC_Start_IT+0x1c0>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a13      	ldr	r2, [pc, #76]	; (8005dbc <HAL_TIM_IC_Start_IT+0x208>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d111      	bne.n	8005d98 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	f003 0307 	and.w	r3, r3, #7
 8005d7e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	2b06      	cmp	r3, #6
 8005d84:	d010      	beq.n	8005da8 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f042 0201 	orr.w	r2, r2, #1
 8005d94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d96:	e007      	b.n	8005da8 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f042 0201 	orr.w	r2, r2, #1
 8005da6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3710      	adds	r7, #16
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop
 8005db4:	40012c00 	.word	0x40012c00
 8005db8:	40000400 	.word	0x40000400
 8005dbc:	40000800 	.word	0x40000800

08005dc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	f003 0302 	and.w	r3, r3, #2
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d122      	bne.n	8005e1c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	f003 0302 	and.w	r3, r3, #2
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d11b      	bne.n	8005e1c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f06f 0202 	mvn.w	r2, #2
 8005dec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	f003 0303 	and.w	r3, r3, #3
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d003      	beq.n	8005e0a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f7fc fb64 	bl	80024d0 <HAL_TIM_IC_CaptureCallback>
 8005e08:	e005      	b.n	8005e16 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 fb3a 	bl	8006484 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f000 fb40 	bl	8006496 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	f003 0304 	and.w	r3, r3, #4
 8005e26:	2b04      	cmp	r3, #4
 8005e28:	d122      	bne.n	8005e70 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	f003 0304 	and.w	r3, r3, #4
 8005e34:	2b04      	cmp	r3, #4
 8005e36:	d11b      	bne.n	8005e70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f06f 0204 	mvn.w	r2, #4
 8005e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2202      	movs	r2, #2
 8005e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	699b      	ldr	r3, [r3, #24]
 8005e4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d003      	beq.n	8005e5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7fc fb3a 	bl	80024d0 <HAL_TIM_IC_CaptureCallback>
 8005e5c:	e005      	b.n	8005e6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f000 fb10 	bl	8006484 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 fb16 	bl	8006496 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	f003 0308 	and.w	r3, r3, #8
 8005e7a:	2b08      	cmp	r3, #8
 8005e7c:	d122      	bne.n	8005ec4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	f003 0308 	and.w	r3, r3, #8
 8005e88:	2b08      	cmp	r3, #8
 8005e8a:	d11b      	bne.n	8005ec4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f06f 0208 	mvn.w	r2, #8
 8005e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2204      	movs	r2, #4
 8005e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	69db      	ldr	r3, [r3, #28]
 8005ea2:	f003 0303 	and.w	r3, r3, #3
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f7fc fb10 	bl	80024d0 <HAL_TIM_IC_CaptureCallback>
 8005eb0:	e005      	b.n	8005ebe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 fae6 	bl	8006484 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f000 faec 	bl	8006496 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	f003 0310 	and.w	r3, r3, #16
 8005ece:	2b10      	cmp	r3, #16
 8005ed0:	d122      	bne.n	8005f18 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	f003 0310 	and.w	r3, r3, #16
 8005edc:	2b10      	cmp	r3, #16
 8005ede:	d11b      	bne.n	8005f18 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f06f 0210 	mvn.w	r2, #16
 8005ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2208      	movs	r2, #8
 8005eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	69db      	ldr	r3, [r3, #28]
 8005ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d003      	beq.n	8005f06 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f7fc fae6 	bl	80024d0 <HAL_TIM_IC_CaptureCallback>
 8005f04:	e005      	b.n	8005f12 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 fabc 	bl	8006484 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f000 fac2 	bl	8006496 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	f003 0301 	and.w	r3, r3, #1
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d10e      	bne.n	8005f44 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	f003 0301 	and.w	r3, r3, #1
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d107      	bne.n	8005f44 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f06f 0201 	mvn.w	r2, #1
 8005f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f7fc f89e 	bl	8002080 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	691b      	ldr	r3, [r3, #16]
 8005f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f4e:	2b80      	cmp	r3, #128	; 0x80
 8005f50:	d10e      	bne.n	8005f70 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f5c:	2b80      	cmp	r3, #128	; 0x80
 8005f5e:	d107      	bne.n	8005f70 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 ff10 	bl	8006d90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f7a:	2b40      	cmp	r3, #64	; 0x40
 8005f7c:	d10e      	bne.n	8005f9c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f88:	2b40      	cmp	r3, #64	; 0x40
 8005f8a:	d107      	bne.n	8005f9c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 fa86 	bl	80064a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	f003 0320 	and.w	r3, r3, #32
 8005fa6:	2b20      	cmp	r3, #32
 8005fa8:	d10e      	bne.n	8005fc8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	f003 0320 	and.w	r3, r3, #32
 8005fb4:	2b20      	cmp	r3, #32
 8005fb6:	d107      	bne.n	8005fc8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f06f 0220 	mvn.w	r2, #32
 8005fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f000 fedb 	bl	8006d7e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fc8:	bf00      	nop
 8005fca:	3708      	adds	r7, #8
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d101      	bne.n	8005fea <HAL_TIM_IC_ConfigChannel+0x1a>
 8005fe6:	2302      	movs	r3, #2
 8005fe8:	e082      	b.n	80060f0 <HAL_TIM_IC_ConfigChannel+0x120>
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d11b      	bne.n	8006030 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6818      	ldr	r0, [r3, #0]
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	6819      	ldr	r1, [r3, #0]
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	685a      	ldr	r2, [r3, #4]
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	f000 fc42 	bl	8006890 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	699a      	ldr	r2, [r3, #24]
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f022 020c 	bic.w	r2, r2, #12
 800601a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	6999      	ldr	r1, [r3, #24]
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	689a      	ldr	r2, [r3, #8]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	430a      	orrs	r2, r1
 800602c:	619a      	str	r2, [r3, #24]
 800602e:	e05a      	b.n	80060e6 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b04      	cmp	r3, #4
 8006034:	d11c      	bne.n	8006070 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6818      	ldr	r0, [r3, #0]
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	6819      	ldr	r1, [r3, #0]
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	f000 fcab 	bl	80069a0 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	699a      	ldr	r2, [r3, #24]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006058:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	6999      	ldr	r1, [r3, #24]
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	021a      	lsls	r2, r3, #8
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	430a      	orrs	r2, r1
 800606c:	619a      	str	r2, [r3, #24]
 800606e:	e03a      	b.n	80060e6 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2b08      	cmp	r3, #8
 8006074:	d11b      	bne.n	80060ae <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6818      	ldr	r0, [r3, #0]
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	6819      	ldr	r1, [r3, #0]
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	685a      	ldr	r2, [r3, #4]
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	f000 fcf6 	bl	8006a76 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	69da      	ldr	r2, [r3, #28]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f022 020c 	bic.w	r2, r2, #12
 8006098:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	69d9      	ldr	r1, [r3, #28]
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	689a      	ldr	r2, [r3, #8]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	430a      	orrs	r2, r1
 80060aa:	61da      	str	r2, [r3, #28]
 80060ac:	e01b      	b.n	80060e6 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	6818      	ldr	r0, [r3, #0]
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	6819      	ldr	r1, [r3, #0]
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	685a      	ldr	r2, [r3, #4]
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	f000 fd15 	bl	8006aec <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	69da      	ldr	r2, [r3, #28]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80060d0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	69d9      	ldr	r1, [r3, #28]
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	021a      	lsls	r2, r3, #8
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3710      	adds	r7, #16
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800610a:	2b01      	cmp	r3, #1
 800610c:	d101      	bne.n	8006112 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800610e:	2302      	movs	r3, #2
 8006110:	e0ac      	b.n	800626c <HAL_TIM_PWM_ConfigChannel+0x174>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2201      	movs	r2, #1
 8006116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2b0c      	cmp	r3, #12
 800611e:	f200 809f 	bhi.w	8006260 <HAL_TIM_PWM_ConfigChannel+0x168>
 8006122:	a201      	add	r2, pc, #4	; (adr r2, 8006128 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006128:	0800615d 	.word	0x0800615d
 800612c:	08006261 	.word	0x08006261
 8006130:	08006261 	.word	0x08006261
 8006134:	08006261 	.word	0x08006261
 8006138:	0800619d 	.word	0x0800619d
 800613c:	08006261 	.word	0x08006261
 8006140:	08006261 	.word	0x08006261
 8006144:	08006261 	.word	0x08006261
 8006148:	080061df 	.word	0x080061df
 800614c:	08006261 	.word	0x08006261
 8006150:	08006261 	.word	0x08006261
 8006154:	08006261 	.word	0x08006261
 8006158:	0800621f 	.word	0x0800621f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68b9      	ldr	r1, [r7, #8]
 8006162:	4618      	mov	r0, r3
 8006164:	f000 fa0c 	bl	8006580 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	699a      	ldr	r2, [r3, #24]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f042 0208 	orr.w	r2, r2, #8
 8006176:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	699a      	ldr	r2, [r3, #24]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f022 0204 	bic.w	r2, r2, #4
 8006186:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	6999      	ldr	r1, [r3, #24]
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	691a      	ldr	r2, [r3, #16]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	430a      	orrs	r2, r1
 8006198:	619a      	str	r2, [r3, #24]
      break;
 800619a:	e062      	b.n	8006262 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68b9      	ldr	r1, [r7, #8]
 80061a2:	4618      	mov	r0, r3
 80061a4:	f000 fa52 	bl	800664c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	699a      	ldr	r2, [r3, #24]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80061b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	699a      	ldr	r2, [r3, #24]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	6999      	ldr	r1, [r3, #24]
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	021a      	lsls	r2, r3, #8
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	430a      	orrs	r2, r1
 80061da:	619a      	str	r2, [r3, #24]
      break;
 80061dc:	e041      	b.n	8006262 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	68b9      	ldr	r1, [r7, #8]
 80061e4:	4618      	mov	r0, r3
 80061e6:	f000 fa9b 	bl	8006720 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	69da      	ldr	r2, [r3, #28]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f042 0208 	orr.w	r2, r2, #8
 80061f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	69da      	ldr	r2, [r3, #28]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f022 0204 	bic.w	r2, r2, #4
 8006208:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	69d9      	ldr	r1, [r3, #28]
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	691a      	ldr	r2, [r3, #16]
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	430a      	orrs	r2, r1
 800621a:	61da      	str	r2, [r3, #28]
      break;
 800621c:	e021      	b.n	8006262 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68b9      	ldr	r1, [r7, #8]
 8006224:	4618      	mov	r0, r3
 8006226:	f000 fae5 	bl	80067f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	69da      	ldr	r2, [r3, #28]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006238:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	69da      	ldr	r2, [r3, #28]
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006248:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	69d9      	ldr	r1, [r3, #28]
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	691b      	ldr	r3, [r3, #16]
 8006254:	021a      	lsls	r2, r3, #8
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	430a      	orrs	r2, r1
 800625c:	61da      	str	r2, [r3, #28]
      break;
 800625e:	e000      	b.n	8006262 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006260:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800626a:	2300      	movs	r3, #0
}
 800626c:	4618      	mov	r0, r3
 800626e:	3710      	adds	r7, #16
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}

08006274 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b084      	sub	sp, #16
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006284:	2b01      	cmp	r3, #1
 8006286:	d101      	bne.n	800628c <HAL_TIM_ConfigClockSource+0x18>
 8006288:	2302      	movs	r3, #2
 800628a:	e0b3      	b.n	80063f4 <HAL_TIM_ConfigClockSource+0x180>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2202      	movs	r2, #2
 8006298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80062aa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062b2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	68fa      	ldr	r2, [r7, #12]
 80062ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062c4:	d03e      	beq.n	8006344 <HAL_TIM_ConfigClockSource+0xd0>
 80062c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062ca:	f200 8087 	bhi.w	80063dc <HAL_TIM_ConfigClockSource+0x168>
 80062ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062d2:	f000 8085 	beq.w	80063e0 <HAL_TIM_ConfigClockSource+0x16c>
 80062d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062da:	d87f      	bhi.n	80063dc <HAL_TIM_ConfigClockSource+0x168>
 80062dc:	2b70      	cmp	r3, #112	; 0x70
 80062de:	d01a      	beq.n	8006316 <HAL_TIM_ConfigClockSource+0xa2>
 80062e0:	2b70      	cmp	r3, #112	; 0x70
 80062e2:	d87b      	bhi.n	80063dc <HAL_TIM_ConfigClockSource+0x168>
 80062e4:	2b60      	cmp	r3, #96	; 0x60
 80062e6:	d050      	beq.n	800638a <HAL_TIM_ConfigClockSource+0x116>
 80062e8:	2b60      	cmp	r3, #96	; 0x60
 80062ea:	d877      	bhi.n	80063dc <HAL_TIM_ConfigClockSource+0x168>
 80062ec:	2b50      	cmp	r3, #80	; 0x50
 80062ee:	d03c      	beq.n	800636a <HAL_TIM_ConfigClockSource+0xf6>
 80062f0:	2b50      	cmp	r3, #80	; 0x50
 80062f2:	d873      	bhi.n	80063dc <HAL_TIM_ConfigClockSource+0x168>
 80062f4:	2b40      	cmp	r3, #64	; 0x40
 80062f6:	d058      	beq.n	80063aa <HAL_TIM_ConfigClockSource+0x136>
 80062f8:	2b40      	cmp	r3, #64	; 0x40
 80062fa:	d86f      	bhi.n	80063dc <HAL_TIM_ConfigClockSource+0x168>
 80062fc:	2b30      	cmp	r3, #48	; 0x30
 80062fe:	d064      	beq.n	80063ca <HAL_TIM_ConfigClockSource+0x156>
 8006300:	2b30      	cmp	r3, #48	; 0x30
 8006302:	d86b      	bhi.n	80063dc <HAL_TIM_ConfigClockSource+0x168>
 8006304:	2b20      	cmp	r3, #32
 8006306:	d060      	beq.n	80063ca <HAL_TIM_ConfigClockSource+0x156>
 8006308:	2b20      	cmp	r3, #32
 800630a:	d867      	bhi.n	80063dc <HAL_TIM_ConfigClockSource+0x168>
 800630c:	2b00      	cmp	r3, #0
 800630e:	d05c      	beq.n	80063ca <HAL_TIM_ConfigClockSource+0x156>
 8006310:	2b10      	cmp	r3, #16
 8006312:	d05a      	beq.n	80063ca <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006314:	e062      	b.n	80063dc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6818      	ldr	r0, [r3, #0]
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	6899      	ldr	r1, [r3, #8]
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	685a      	ldr	r2, [r3, #4]
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	68db      	ldr	r3, [r3, #12]
 8006326:	f000 fc37 	bl	8006b98 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006338:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	68fa      	ldr	r2, [r7, #12]
 8006340:	609a      	str	r2, [r3, #8]
      break;
 8006342:	e04e      	b.n	80063e2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6818      	ldr	r0, [r3, #0]
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	6899      	ldr	r1, [r3, #8]
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	685a      	ldr	r2, [r3, #4]
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	f000 fc20 	bl	8006b98 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	689a      	ldr	r2, [r3, #8]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006366:	609a      	str	r2, [r3, #8]
      break;
 8006368:	e03b      	b.n	80063e2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6818      	ldr	r0, [r3, #0]
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	6859      	ldr	r1, [r3, #4]
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	461a      	mov	r2, r3
 8006378:	f000 fae4 	bl	8006944 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2150      	movs	r1, #80	; 0x50
 8006382:	4618      	mov	r0, r3
 8006384:	f000 fbee 	bl	8006b64 <TIM_ITRx_SetConfig>
      break;
 8006388:	e02b      	b.n	80063e2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6818      	ldr	r0, [r3, #0]
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	6859      	ldr	r1, [r3, #4]
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	68db      	ldr	r3, [r3, #12]
 8006396:	461a      	mov	r2, r3
 8006398:	f000 fb3e 	bl	8006a18 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2160      	movs	r1, #96	; 0x60
 80063a2:	4618      	mov	r0, r3
 80063a4:	f000 fbde 	bl	8006b64 <TIM_ITRx_SetConfig>
      break;
 80063a8:	e01b      	b.n	80063e2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6818      	ldr	r0, [r3, #0]
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	6859      	ldr	r1, [r3, #4]
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	461a      	mov	r2, r3
 80063b8:	f000 fac4 	bl	8006944 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	2140      	movs	r1, #64	; 0x40
 80063c2:	4618      	mov	r0, r3
 80063c4:	f000 fbce 	bl	8006b64 <TIM_ITRx_SetConfig>
      break;
 80063c8:	e00b      	b.n	80063e2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4619      	mov	r1, r3
 80063d4:	4610      	mov	r0, r2
 80063d6:	f000 fbc5 	bl	8006b64 <TIM_ITRx_SetConfig>
        break;
 80063da:	e002      	b.n	80063e2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80063dc:	bf00      	nop
 80063de:	e000      	b.n	80063e2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80063e0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2201      	movs	r2, #1
 80063e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063f2:	2300      	movs	r3, #0
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3710      	adds	r7, #16
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b085      	sub	sp, #20
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006406:	2300      	movs	r3, #0
 8006408:	60fb      	str	r3, [r7, #12]
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	2b0c      	cmp	r3, #12
 800640e:	d831      	bhi.n	8006474 <HAL_TIM_ReadCapturedValue+0x78>
 8006410:	a201      	add	r2, pc, #4	; (adr r2, 8006418 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006416:	bf00      	nop
 8006418:	0800644d 	.word	0x0800644d
 800641c:	08006475 	.word	0x08006475
 8006420:	08006475 	.word	0x08006475
 8006424:	08006475 	.word	0x08006475
 8006428:	08006457 	.word	0x08006457
 800642c:	08006475 	.word	0x08006475
 8006430:	08006475 	.word	0x08006475
 8006434:	08006475 	.word	0x08006475
 8006438:	08006461 	.word	0x08006461
 800643c:	08006475 	.word	0x08006475
 8006440:	08006475 	.word	0x08006475
 8006444:	08006475 	.word	0x08006475
 8006448:	0800646b 	.word	0x0800646b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006452:	60fb      	str	r3, [r7, #12]

      break;
 8006454:	e00f      	b.n	8006476 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800645c:	60fb      	str	r3, [r7, #12]

      break;
 800645e:	e00a      	b.n	8006476 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006466:	60fb      	str	r3, [r7, #12]

      break;
 8006468:	e005      	b.n	8006476 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006470:	60fb      	str	r3, [r7, #12]

      break;
 8006472:	e000      	b.n	8006476 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006474:	bf00      	nop
  }

  return tmpreg;
 8006476:	68fb      	ldr	r3, [r7, #12]
}
 8006478:	4618      	mov	r0, r3
 800647a:	3714      	adds	r7, #20
 800647c:	46bd      	mov	sp, r7
 800647e:	bc80      	pop	{r7}
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop

08006484 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	bc80      	pop	{r7}
 8006494:	4770      	bx	lr

08006496 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006496:	b480      	push	{r7}
 8006498:	b083      	sub	sp, #12
 800649a:	af00      	add	r7, sp, #0
 800649c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800649e:	bf00      	nop
 80064a0:	370c      	adds	r7, #12
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bc80      	pop	{r7}
 80064a6:	4770      	bx	lr

080064a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b083      	sub	sp, #12
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064b0:	bf00      	nop
 80064b2:	370c      	adds	r7, #12
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bc80      	pop	{r7}
 80064b8:	4770      	bx	lr
	...

080064bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80064bc:	b480      	push	{r7}
 80064be:	b085      	sub	sp, #20
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a29      	ldr	r2, [pc, #164]	; (8006574 <TIM_Base_SetConfig+0xb8>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d00b      	beq.n	80064ec <TIM_Base_SetConfig+0x30>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064da:	d007      	beq.n	80064ec <TIM_Base_SetConfig+0x30>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4a26      	ldr	r2, [pc, #152]	; (8006578 <TIM_Base_SetConfig+0xbc>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d003      	beq.n	80064ec <TIM_Base_SetConfig+0x30>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a25      	ldr	r2, [pc, #148]	; (800657c <TIM_Base_SetConfig+0xc0>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d108      	bne.n	80064fe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	68fa      	ldr	r2, [r7, #12]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a1c      	ldr	r2, [pc, #112]	; (8006574 <TIM_Base_SetConfig+0xb8>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d00b      	beq.n	800651e <TIM_Base_SetConfig+0x62>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800650c:	d007      	beq.n	800651e <TIM_Base_SetConfig+0x62>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a19      	ldr	r2, [pc, #100]	; (8006578 <TIM_Base_SetConfig+0xbc>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d003      	beq.n	800651e <TIM_Base_SetConfig+0x62>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a18      	ldr	r2, [pc, #96]	; (800657c <TIM_Base_SetConfig+0xc0>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d108      	bne.n	8006530 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006524:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	68fa      	ldr	r2, [r7, #12]
 800652c:	4313      	orrs	r3, r2
 800652e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	695b      	ldr	r3, [r3, #20]
 800653a:	4313      	orrs	r3, r2
 800653c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	68fa      	ldr	r2, [r7, #12]
 8006542:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	689a      	ldr	r2, [r3, #8]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	4a07      	ldr	r2, [pc, #28]	; (8006574 <TIM_Base_SetConfig+0xb8>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d103      	bne.n	8006564 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	691a      	ldr	r2, [r3, #16]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2201      	movs	r2, #1
 8006568:	615a      	str	r2, [r3, #20]
}
 800656a:	bf00      	nop
 800656c:	3714      	adds	r7, #20
 800656e:	46bd      	mov	sp, r7
 8006570:	bc80      	pop	{r7}
 8006572:	4770      	bx	lr
 8006574:	40012c00 	.word	0x40012c00
 8006578:	40000400 	.word	0x40000400
 800657c:	40000800 	.word	0x40000800

08006580 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006580:	b480      	push	{r7}
 8006582:	b087      	sub	sp, #28
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
 8006588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6a1b      	ldr	r3, [r3, #32]
 800658e:	f023 0201 	bic.w	r2, r3, #1
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a1b      	ldr	r3, [r3, #32]
 800659a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	699b      	ldr	r3, [r3, #24]
 80065a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f023 0303 	bic.w	r3, r3, #3
 80065b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68fa      	ldr	r2, [r7, #12]
 80065be:	4313      	orrs	r3, r2
 80065c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	f023 0302 	bic.w	r3, r3, #2
 80065c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	697a      	ldr	r2, [r7, #20]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	4a1c      	ldr	r2, [pc, #112]	; (8006648 <TIM_OC1_SetConfig+0xc8>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d10c      	bne.n	80065f6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	f023 0308 	bic.w	r3, r3, #8
 80065e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	697a      	ldr	r2, [r7, #20]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	f023 0304 	bic.w	r3, r3, #4
 80065f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4a13      	ldr	r2, [pc, #76]	; (8006648 <TIM_OC1_SetConfig+0xc8>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d111      	bne.n	8006622 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006604:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800660c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	695b      	ldr	r3, [r3, #20]
 8006612:	693a      	ldr	r2, [r7, #16]
 8006614:	4313      	orrs	r3, r2
 8006616:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	699b      	ldr	r3, [r3, #24]
 800661c:	693a      	ldr	r2, [r7, #16]
 800661e:	4313      	orrs	r3, r2
 8006620:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	693a      	ldr	r2, [r7, #16]
 8006626:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	685a      	ldr	r2, [r3, #4]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	697a      	ldr	r2, [r7, #20]
 800663a:	621a      	str	r2, [r3, #32]
}
 800663c:	bf00      	nop
 800663e:	371c      	adds	r7, #28
 8006640:	46bd      	mov	sp, r7
 8006642:	bc80      	pop	{r7}
 8006644:	4770      	bx	lr
 8006646:	bf00      	nop
 8006648:	40012c00 	.word	0x40012c00

0800664c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800664c:	b480      	push	{r7}
 800664e:	b087      	sub	sp, #28
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a1b      	ldr	r3, [r3, #32]
 800665a:	f023 0210 	bic.w	r2, r3, #16
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	699b      	ldr	r3, [r3, #24]
 8006672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800667a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006682:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	021b      	lsls	r3, r3, #8
 800668a:	68fa      	ldr	r2, [r7, #12]
 800668c:	4313      	orrs	r3, r2
 800668e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	f023 0320 	bic.w	r3, r3, #32
 8006696:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	011b      	lsls	r3, r3, #4
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a1d      	ldr	r2, [pc, #116]	; (800671c <TIM_OC2_SetConfig+0xd0>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d10d      	bne.n	80066c8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	011b      	lsls	r3, r3, #4
 80066ba:	697a      	ldr	r2, [r7, #20]
 80066bc:	4313      	orrs	r3, r2
 80066be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066c6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4a14      	ldr	r2, [pc, #80]	; (800671c <TIM_OC2_SetConfig+0xd0>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d113      	bne.n	80066f8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	695b      	ldr	r3, [r3, #20]
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	693a      	ldr	r2, [r7, #16]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	699b      	ldr	r3, [r3, #24]
 80066f0:	009b      	lsls	r3, r3, #2
 80066f2:	693a      	ldr	r2, [r7, #16]
 80066f4:	4313      	orrs	r3, r2
 80066f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	693a      	ldr	r2, [r7, #16]
 80066fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	68fa      	ldr	r2, [r7, #12]
 8006702:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	685a      	ldr	r2, [r3, #4]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	697a      	ldr	r2, [r7, #20]
 8006710:	621a      	str	r2, [r3, #32]
}
 8006712:	bf00      	nop
 8006714:	371c      	adds	r7, #28
 8006716:	46bd      	mov	sp, r7
 8006718:	bc80      	pop	{r7}
 800671a:	4770      	bx	lr
 800671c:	40012c00 	.word	0x40012c00

08006720 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006720:	b480      	push	{r7}
 8006722:	b087      	sub	sp, #28
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a1b      	ldr	r3, [r3, #32]
 800672e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6a1b      	ldr	r3, [r3, #32]
 800673a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800674e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f023 0303 	bic.w	r3, r3, #3
 8006756:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	68fa      	ldr	r2, [r7, #12]
 800675e:	4313      	orrs	r3, r2
 8006760:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006768:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	021b      	lsls	r3, r3, #8
 8006770:	697a      	ldr	r2, [r7, #20]
 8006772:	4313      	orrs	r3, r2
 8006774:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a1d      	ldr	r2, [pc, #116]	; (80067f0 <TIM_OC3_SetConfig+0xd0>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d10d      	bne.n	800679a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006784:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	021b      	lsls	r3, r3, #8
 800678c:	697a      	ldr	r2, [r7, #20]
 800678e:	4313      	orrs	r3, r2
 8006790:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006798:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a14      	ldr	r2, [pc, #80]	; (80067f0 <TIM_OC3_SetConfig+0xd0>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d113      	bne.n	80067ca <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	011b      	lsls	r3, r3, #4
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	699b      	ldr	r3, [r3, #24]
 80067c2:	011b      	lsls	r3, r3, #4
 80067c4:	693a      	ldr	r2, [r7, #16]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	693a      	ldr	r2, [r7, #16]
 80067ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	685a      	ldr	r2, [r3, #4]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	697a      	ldr	r2, [r7, #20]
 80067e2:	621a      	str	r2, [r3, #32]
}
 80067e4:	bf00      	nop
 80067e6:	371c      	adds	r7, #28
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bc80      	pop	{r7}
 80067ec:	4770      	bx	lr
 80067ee:	bf00      	nop
 80067f0:	40012c00 	.word	0x40012c00

080067f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b087      	sub	sp, #28
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6a1b      	ldr	r3, [r3, #32]
 8006802:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6a1b      	ldr	r3, [r3, #32]
 800680e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	69db      	ldr	r3, [r3, #28]
 800681a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006822:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800682a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	021b      	lsls	r3, r3, #8
 8006832:	68fa      	ldr	r2, [r7, #12]
 8006834:	4313      	orrs	r3, r2
 8006836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800683e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	031b      	lsls	r3, r3, #12
 8006846:	693a      	ldr	r2, [r7, #16]
 8006848:	4313      	orrs	r3, r2
 800684a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a0f      	ldr	r2, [pc, #60]	; (800688c <TIM_OC4_SetConfig+0x98>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d109      	bne.n	8006868 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800685a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	695b      	ldr	r3, [r3, #20]
 8006860:	019b      	lsls	r3, r3, #6
 8006862:	697a      	ldr	r2, [r7, #20]
 8006864:	4313      	orrs	r3, r2
 8006866:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	697a      	ldr	r2, [r7, #20]
 800686c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	68fa      	ldr	r2, [r7, #12]
 8006872:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	685a      	ldr	r2, [r3, #4]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	693a      	ldr	r2, [r7, #16]
 8006880:	621a      	str	r2, [r3, #32]
}
 8006882:	bf00      	nop
 8006884:	371c      	adds	r7, #28
 8006886:	46bd      	mov	sp, r7
 8006888:	bc80      	pop	{r7}
 800688a:	4770      	bx	lr
 800688c:	40012c00 	.word	0x40012c00

08006890 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006890:	b480      	push	{r7}
 8006892:	b087      	sub	sp, #28
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	607a      	str	r2, [r7, #4]
 800689c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6a1b      	ldr	r3, [r3, #32]
 80068a2:	f023 0201 	bic.w	r2, r3, #1
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	699b      	ldr	r3, [r3, #24]
 80068ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6a1b      	ldr	r3, [r3, #32]
 80068b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	4a1f      	ldr	r2, [pc, #124]	; (8006938 <TIM_TI1_SetConfig+0xa8>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d00b      	beq.n	80068d6 <TIM_TI1_SetConfig+0x46>
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068c4:	d007      	beq.n	80068d6 <TIM_TI1_SetConfig+0x46>
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	4a1c      	ldr	r2, [pc, #112]	; (800693c <TIM_TI1_SetConfig+0xac>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d003      	beq.n	80068d6 <TIM_TI1_SetConfig+0x46>
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	4a1b      	ldr	r2, [pc, #108]	; (8006940 <TIM_TI1_SetConfig+0xb0>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d101      	bne.n	80068da <TIM_TI1_SetConfig+0x4a>
 80068d6:	2301      	movs	r3, #1
 80068d8:	e000      	b.n	80068dc <TIM_TI1_SetConfig+0x4c>
 80068da:	2300      	movs	r3, #0
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d008      	beq.n	80068f2 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	f023 0303 	bic.w	r3, r3, #3
 80068e6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80068e8:	697a      	ldr	r2, [r7, #20]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	617b      	str	r3, [r7, #20]
 80068f0:	e003      	b.n	80068fa <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	f043 0301 	orr.w	r3, r3, #1
 80068f8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006900:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	011b      	lsls	r3, r3, #4
 8006906:	b2db      	uxtb	r3, r3
 8006908:	697a      	ldr	r2, [r7, #20]
 800690a:	4313      	orrs	r3, r2
 800690c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	f023 030a 	bic.w	r3, r3, #10
 8006914:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	f003 030a 	and.w	r3, r3, #10
 800691c:	693a      	ldr	r2, [r7, #16]
 800691e:	4313      	orrs	r3, r2
 8006920:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	697a      	ldr	r2, [r7, #20]
 8006926:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	693a      	ldr	r2, [r7, #16]
 800692c:	621a      	str	r2, [r3, #32]
}
 800692e:	bf00      	nop
 8006930:	371c      	adds	r7, #28
 8006932:	46bd      	mov	sp, r7
 8006934:	bc80      	pop	{r7}
 8006936:	4770      	bx	lr
 8006938:	40012c00 	.word	0x40012c00
 800693c:	40000400 	.word	0x40000400
 8006940:	40000800 	.word	0x40000800

08006944 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006944:	b480      	push	{r7}
 8006946:	b087      	sub	sp, #28
 8006948:	af00      	add	r7, sp, #0
 800694a:	60f8      	str	r0, [r7, #12]
 800694c:	60b9      	str	r1, [r7, #8]
 800694e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6a1b      	ldr	r3, [r3, #32]
 8006954:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6a1b      	ldr	r3, [r3, #32]
 800695a:	f023 0201 	bic.w	r2, r3, #1
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	699b      	ldr	r3, [r3, #24]
 8006966:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800696e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	011b      	lsls	r3, r3, #4
 8006974:	693a      	ldr	r2, [r7, #16]
 8006976:	4313      	orrs	r3, r2
 8006978:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	f023 030a 	bic.w	r3, r3, #10
 8006980:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006982:	697a      	ldr	r2, [r7, #20]
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	4313      	orrs	r3, r2
 8006988:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	693a      	ldr	r2, [r7, #16]
 800698e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	697a      	ldr	r2, [r7, #20]
 8006994:	621a      	str	r2, [r3, #32]
}
 8006996:	bf00      	nop
 8006998:	371c      	adds	r7, #28
 800699a:	46bd      	mov	sp, r7
 800699c:	bc80      	pop	{r7}
 800699e:	4770      	bx	lr

080069a0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b087      	sub	sp, #28
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	607a      	str	r2, [r7, #4]
 80069ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	f023 0210 	bic.w	r2, r3, #16
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	699b      	ldr	r3, [r3, #24]
 80069be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	6a1b      	ldr	r3, [r3, #32]
 80069c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	021b      	lsls	r3, r3, #8
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80069de:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	031b      	lsls	r3, r3, #12
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	697a      	ldr	r2, [r7, #20]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80069f2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	011b      	lsls	r3, r3, #4
 80069f8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80069fc:	693a      	ldr	r2, [r7, #16]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	697a      	ldr	r2, [r7, #20]
 8006a06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	693a      	ldr	r2, [r7, #16]
 8006a0c:	621a      	str	r2, [r3, #32]
}
 8006a0e:	bf00      	nop
 8006a10:	371c      	adds	r7, #28
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bc80      	pop	{r7}
 8006a16:	4770      	bx	lr

08006a18 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b087      	sub	sp, #28
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6a1b      	ldr	r3, [r3, #32]
 8006a28:	f023 0210 	bic.w	r2, r3, #16
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	699b      	ldr	r3, [r3, #24]
 8006a34:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6a1b      	ldr	r3, [r3, #32]
 8006a3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a42:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	031b      	lsls	r3, r3, #12
 8006a48:	697a      	ldr	r2, [r7, #20]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006a54:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	011b      	lsls	r3, r3, #4
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	697a      	ldr	r2, [r7, #20]
 8006a64:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	693a      	ldr	r2, [r7, #16]
 8006a6a:	621a      	str	r2, [r3, #32]
}
 8006a6c:	bf00      	nop
 8006a6e:	371c      	adds	r7, #28
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bc80      	pop	{r7}
 8006a74:	4770      	bx	lr

08006a76 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006a76:	b480      	push	{r7}
 8006a78:	b087      	sub	sp, #28
 8006a7a:	af00      	add	r7, sp, #0
 8006a7c:	60f8      	str	r0, [r7, #12]
 8006a7e:	60b9      	str	r1, [r7, #8]
 8006a80:	607a      	str	r2, [r7, #4]
 8006a82:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6a1b      	ldr	r3, [r3, #32]
 8006a88:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	69db      	ldr	r3, [r3, #28]
 8006a94:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6a1b      	ldr	r3, [r3, #32]
 8006a9a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	f023 0303 	bic.w	r3, r3, #3
 8006aa2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006aa4:	697a      	ldr	r2, [r7, #20]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ab2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	011b      	lsls	r3, r3, #4
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	697a      	ldr	r2, [r7, #20]
 8006abc:	4313      	orrs	r3, r2
 8006abe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ac6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	021b      	lsls	r3, r3, #8
 8006acc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ad0:	693a      	ldr	r2, [r7, #16]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	697a      	ldr	r2, [r7, #20]
 8006ada:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	693a      	ldr	r2, [r7, #16]
 8006ae0:	621a      	str	r2, [r3, #32]
}
 8006ae2:	bf00      	nop
 8006ae4:	371c      	adds	r7, #28
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bc80      	pop	{r7}
 8006aea:	4770      	bx	lr

08006aec <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b087      	sub	sp, #28
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	60f8      	str	r0, [r7, #12]
 8006af4:	60b9      	str	r1, [r7, #8]
 8006af6:	607a      	str	r2, [r7, #4]
 8006af8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	6a1b      	ldr	r3, [r3, #32]
 8006afe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	69db      	ldr	r3, [r3, #28]
 8006b0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	6a1b      	ldr	r3, [r3, #32]
 8006b10:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b18:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	021b      	lsls	r3, r3, #8
 8006b1e:	697a      	ldr	r2, [r7, #20]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b2a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	031b      	lsls	r3, r3, #12
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	697a      	ldr	r2, [r7, #20]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b3e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	031b      	lsls	r3, r3, #12
 8006b44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006b48:	693a      	ldr	r2, [r7, #16]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	697a      	ldr	r2, [r7, #20]
 8006b52:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	693a      	ldr	r2, [r7, #16]
 8006b58:	621a      	str	r2, [r3, #32]
}
 8006b5a:	bf00      	nop
 8006b5c:	371c      	adds	r7, #28
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bc80      	pop	{r7}
 8006b62:	4770      	bx	lr

08006b64 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b085      	sub	sp, #20
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
 8006b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b7a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b7c:	683a      	ldr	r2, [r7, #0]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	f043 0307 	orr.w	r3, r3, #7
 8006b86:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	68fa      	ldr	r2, [r7, #12]
 8006b8c:	609a      	str	r2, [r3, #8]
}
 8006b8e:	bf00      	nop
 8006b90:	3714      	adds	r7, #20
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bc80      	pop	{r7}
 8006b96:	4770      	bx	lr

08006b98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b087      	sub	sp, #28
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	60b9      	str	r1, [r7, #8]
 8006ba2:	607a      	str	r2, [r7, #4]
 8006ba4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006bb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	021a      	lsls	r2, r3, #8
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	431a      	orrs	r2, r3
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	697a      	ldr	r2, [r7, #20]
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	697a      	ldr	r2, [r7, #20]
 8006bca:	609a      	str	r2, [r3, #8]
}
 8006bcc:	bf00      	nop
 8006bce:	371c      	adds	r7, #28
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bc80      	pop	{r7}
 8006bd4:	4770      	bx	lr

08006bd6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006bd6:	b480      	push	{r7}
 8006bd8:	b087      	sub	sp, #28
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	60f8      	str	r0, [r7, #12]
 8006bde:	60b9      	str	r1, [r7, #8]
 8006be0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	f003 031f 	and.w	r3, r3, #31
 8006be8:	2201      	movs	r2, #1
 8006bea:	fa02 f303 	lsl.w	r3, r2, r3
 8006bee:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6a1a      	ldr	r2, [r3, #32]
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	43db      	mvns	r3, r3
 8006bf8:	401a      	ands	r2, r3
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	6a1a      	ldr	r2, [r3, #32]
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	f003 031f 	and.w	r3, r3, #31
 8006c08:	6879      	ldr	r1, [r7, #4]
 8006c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c0e:	431a      	orrs	r2, r3
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	621a      	str	r2, [r3, #32]
}
 8006c14:	bf00      	nop
 8006c16:	371c      	adds	r7, #28
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bc80      	pop	{r7}
 8006c1c:	4770      	bx	lr
	...

08006c20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b085      	sub	sp, #20
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d101      	bne.n	8006c38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c34:	2302      	movs	r3, #2
 8006c36:	e046      	b.n	8006cc6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2202      	movs	r2, #2
 8006c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	68fa      	ldr	r2, [r7, #12]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a16      	ldr	r2, [pc, #88]	; (8006cd0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d00e      	beq.n	8006c9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c84:	d009      	beq.n	8006c9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a12      	ldr	r2, [pc, #72]	; (8006cd4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d004      	beq.n	8006c9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a10      	ldr	r2, [pc, #64]	; (8006cd8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d10c      	bne.n	8006cb4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ca0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	68ba      	ldr	r2, [r7, #8]
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68ba      	ldr	r2, [r7, #8]
 8006cb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cc4:	2300      	movs	r3, #0
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3714      	adds	r7, #20
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bc80      	pop	{r7}
 8006cce:	4770      	bx	lr
 8006cd0:	40012c00 	.word	0x40012c00
 8006cd4:	40000400 	.word	0x40000400
 8006cd8:	40000800 	.word	0x40000800

08006cdc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b085      	sub	sp, #20
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d101      	bne.n	8006cf8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	e03d      	b.n	8006d74 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	68db      	ldr	r3, [r3, #12]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	691b      	ldr	r3, [r3, #16]
 8006d42:	4313      	orrs	r3, r2
 8006d44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	695b      	ldr	r3, [r3, #20]
 8006d50:	4313      	orrs	r3, r2
 8006d52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	69db      	ldr	r3, [r3, #28]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68fa      	ldr	r2, [r7, #12]
 8006d68:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d72:	2300      	movs	r3, #0
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3714      	adds	r7, #20
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bc80      	pop	{r7}
 8006d7c:	4770      	bx	lr

08006d7e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d7e:	b480      	push	{r7}
 8006d80:	b083      	sub	sp, #12
 8006d82:	af00      	add	r7, sp, #0
 8006d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d86:	bf00      	nop
 8006d88:	370c      	adds	r7, #12
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bc80      	pop	{r7}
 8006d8e:	4770      	bx	lr

08006d90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d98:	bf00      	nop
 8006d9a:	370c      	adds	r7, #12
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bc80      	pop	{r7}
 8006da0:	4770      	bx	lr

08006da2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006da2:	b580      	push	{r7, lr}
 8006da4:	b082      	sub	sp, #8
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d101      	bne.n	8006db4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	e03f      	b.n	8006e34 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d106      	bne.n	8006dce <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f7fb ffa1 	bl	8002d10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2224      	movs	r2, #36	; 0x24
 8006dd2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68da      	ldr	r2, [r3, #12]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006de4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f000 f904 	bl	8006ff4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	691a      	ldr	r2, [r3, #16]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006dfa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	695a      	ldr	r2, [r3, #20]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006e0a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68da      	ldr	r2, [r3, #12]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e1a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2220      	movs	r2, #32
 8006e26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2220      	movs	r2, #32
 8006e2e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006e32:	2300      	movs	r3, #0
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3708      	adds	r7, #8
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b08a      	sub	sp, #40	; 0x28
 8006e40:	af02      	add	r7, sp, #8
 8006e42:	60f8      	str	r0, [r7, #12]
 8006e44:	60b9      	str	r1, [r7, #8]
 8006e46:	603b      	str	r3, [r7, #0]
 8006e48:	4613      	mov	r3, r2
 8006e4a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	2b20      	cmp	r3, #32
 8006e5a:	d17c      	bne.n	8006f56 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d002      	beq.n	8006e68 <HAL_UART_Transmit+0x2c>
 8006e62:	88fb      	ldrh	r3, [r7, #6]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d101      	bne.n	8006e6c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	e075      	b.n	8006f58 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d101      	bne.n	8006e7a <HAL_UART_Transmit+0x3e>
 8006e76:	2302      	movs	r3, #2
 8006e78:	e06e      	b.n	8006f58 <HAL_UART_Transmit+0x11c>
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2200      	movs	r2, #0
 8006e86:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2221      	movs	r2, #33	; 0x21
 8006e8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006e90:	f7fc f8a0 	bl	8002fd4 <HAL_GetTick>
 8006e94:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	88fa      	ldrh	r2, [r7, #6]
 8006e9a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	88fa      	ldrh	r2, [r7, #6]
 8006ea0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006eaa:	d108      	bne.n	8006ebe <HAL_UART_Transmit+0x82>
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	691b      	ldr	r3, [r3, #16]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d104      	bne.n	8006ebe <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	61bb      	str	r3, [r7, #24]
 8006ebc:	e003      	b.n	8006ec6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006ece:	e02a      	b.n	8006f26 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	9300      	str	r3, [sp, #0]
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	2180      	movs	r1, #128	; 0x80
 8006eda:	68f8      	ldr	r0, [r7, #12]
 8006edc:	f000 f840 	bl	8006f60 <UART_WaitOnFlagUntilTimeout>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d001      	beq.n	8006eea <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e036      	b.n	8006f58 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006eea:	69fb      	ldr	r3, [r7, #28]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d10b      	bne.n	8006f08 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ef0:	69bb      	ldr	r3, [r7, #24]
 8006ef2:	881b      	ldrh	r3, [r3, #0]
 8006ef4:	461a      	mov	r2, r3
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006efe:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006f00:	69bb      	ldr	r3, [r7, #24]
 8006f02:	3302      	adds	r3, #2
 8006f04:	61bb      	str	r3, [r7, #24]
 8006f06:	e007      	b.n	8006f18 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f08:	69fb      	ldr	r3, [r7, #28]
 8006f0a:	781a      	ldrb	r2, [r3, #0]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006f12:	69fb      	ldr	r3, [r7, #28]
 8006f14:	3301      	adds	r3, #1
 8006f16:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	b29a      	uxth	r2, r3
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d1cf      	bne.n	8006ed0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	9300      	str	r3, [sp, #0]
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	2200      	movs	r2, #0
 8006f38:	2140      	movs	r1, #64	; 0x40
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f000 f810 	bl	8006f60 <UART_WaitOnFlagUntilTimeout>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d001      	beq.n	8006f4a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006f46:	2303      	movs	r3, #3
 8006f48:	e006      	b.n	8006f58 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2220      	movs	r2, #32
 8006f4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8006f52:	2300      	movs	r3, #0
 8006f54:	e000      	b.n	8006f58 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006f56:	2302      	movs	r3, #2
  }
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3720      	adds	r7, #32
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	603b      	str	r3, [r7, #0]
 8006f6c:	4613      	mov	r3, r2
 8006f6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f70:	e02c      	b.n	8006fcc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f72:	69bb      	ldr	r3, [r7, #24]
 8006f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f78:	d028      	beq.n	8006fcc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d007      	beq.n	8006f90 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f80:	f7fc f828 	bl	8002fd4 <HAL_GetTick>
 8006f84:	4602      	mov	r2, r0
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	69ba      	ldr	r2, [r7, #24]
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d21d      	bcs.n	8006fcc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	68da      	ldr	r2, [r3, #12]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006f9e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	695a      	ldr	r2, [r3, #20]
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f022 0201 	bic.w	r2, r2, #1
 8006fae:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2220      	movs	r2, #32
 8006fb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2220      	movs	r2, #32
 8006fbc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006fc8:	2303      	movs	r3, #3
 8006fca:	e00f      	b.n	8006fec <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	68ba      	ldr	r2, [r7, #8]
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	bf0c      	ite	eq
 8006fdc:	2301      	moveq	r3, #1
 8006fde:	2300      	movne	r3, #0
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	79fb      	ldrb	r3, [r7, #7]
 8006fe6:	429a      	cmp	r2, r3
 8006fe8:	d0c3      	beq.n	8006f72 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006fea:	2300      	movs	r3, #0
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	691b      	ldr	r3, [r3, #16]
 8007002:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	68da      	ldr	r2, [r3, #12]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	430a      	orrs	r2, r1
 8007010:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	689a      	ldr	r2, [r3, #8]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	431a      	orrs	r2, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	695b      	ldr	r3, [r3, #20]
 8007020:	4313      	orrs	r3, r2
 8007022:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	68db      	ldr	r3, [r3, #12]
 800702a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800702e:	f023 030c 	bic.w	r3, r3, #12
 8007032:	687a      	ldr	r2, [r7, #4]
 8007034:	6812      	ldr	r2, [r2, #0]
 8007036:	68b9      	ldr	r1, [r7, #8]
 8007038:	430b      	orrs	r3, r1
 800703a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	695b      	ldr	r3, [r3, #20]
 8007042:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	699a      	ldr	r2, [r3, #24]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	430a      	orrs	r2, r1
 8007050:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a2c      	ldr	r2, [pc, #176]	; (8007108 <UART_SetConfig+0x114>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d103      	bne.n	8007064 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800705c:	f7fe fb42 	bl	80056e4 <HAL_RCC_GetPCLK2Freq>
 8007060:	60f8      	str	r0, [r7, #12]
 8007062:	e002      	b.n	800706a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007064:	f7fe fb2a 	bl	80056bc <HAL_RCC_GetPCLK1Freq>
 8007068:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	4613      	mov	r3, r2
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	4413      	add	r3, r2
 8007072:	009a      	lsls	r2, r3, #2
 8007074:	441a      	add	r2, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007080:	4a22      	ldr	r2, [pc, #136]	; (800710c <UART_SetConfig+0x118>)
 8007082:	fba2 2303 	umull	r2, r3, r2, r3
 8007086:	095b      	lsrs	r3, r3, #5
 8007088:	0119      	lsls	r1, r3, #4
 800708a:	68fa      	ldr	r2, [r7, #12]
 800708c:	4613      	mov	r3, r2
 800708e:	009b      	lsls	r3, r3, #2
 8007090:	4413      	add	r3, r2
 8007092:	009a      	lsls	r2, r3, #2
 8007094:	441a      	add	r2, r3
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	fbb2 f2f3 	udiv	r2, r2, r3
 80070a0:	4b1a      	ldr	r3, [pc, #104]	; (800710c <UART_SetConfig+0x118>)
 80070a2:	fba3 0302 	umull	r0, r3, r3, r2
 80070a6:	095b      	lsrs	r3, r3, #5
 80070a8:	2064      	movs	r0, #100	; 0x64
 80070aa:	fb00 f303 	mul.w	r3, r0, r3
 80070ae:	1ad3      	subs	r3, r2, r3
 80070b0:	011b      	lsls	r3, r3, #4
 80070b2:	3332      	adds	r3, #50	; 0x32
 80070b4:	4a15      	ldr	r2, [pc, #84]	; (800710c <UART_SetConfig+0x118>)
 80070b6:	fba2 2303 	umull	r2, r3, r2, r3
 80070ba:	095b      	lsrs	r3, r3, #5
 80070bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070c0:	4419      	add	r1, r3
 80070c2:	68fa      	ldr	r2, [r7, #12]
 80070c4:	4613      	mov	r3, r2
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	4413      	add	r3, r2
 80070ca:	009a      	lsls	r2, r3, #2
 80070cc:	441a      	add	r2, r3
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80070d8:	4b0c      	ldr	r3, [pc, #48]	; (800710c <UART_SetConfig+0x118>)
 80070da:	fba3 0302 	umull	r0, r3, r3, r2
 80070de:	095b      	lsrs	r3, r3, #5
 80070e0:	2064      	movs	r0, #100	; 0x64
 80070e2:	fb00 f303 	mul.w	r3, r0, r3
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	011b      	lsls	r3, r3, #4
 80070ea:	3332      	adds	r3, #50	; 0x32
 80070ec:	4a07      	ldr	r2, [pc, #28]	; (800710c <UART_SetConfig+0x118>)
 80070ee:	fba2 2303 	umull	r2, r3, r2, r3
 80070f2:	095b      	lsrs	r3, r3, #5
 80070f4:	f003 020f 	and.w	r2, r3, #15
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	440a      	add	r2, r1
 80070fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007100:	bf00      	nop
 8007102:	3710      	adds	r7, #16
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}
 8007108:	40013800 	.word	0x40013800
 800710c:	51eb851f 	.word	0x51eb851f

08007110 <_ZN10ControllerC1Ev>:
    float angles[3];
    float rates[3];
    float bias[3];
};

Controller::Controller() {}
 8007110:	b580      	push	{r7, lr}
 8007112:	b082      	sub	sp, #8
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	4a3f      	ldr	r2, [pc, #252]	; (8007218 <_ZN10ControllerC1Ev+0x108>)
 800711c:	651a      	str	r2, [r3, #80]	; 0x50
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	4a3e      	ldr	r2, [pc, #248]	; (800721c <_ZN10ControllerC1Ev+0x10c>)
 8007122:	655a      	str	r2, [r3, #84]	; 0x54
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800712a:	659a      	str	r2, [r3, #88]	; 0x58
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007130:	4618      	mov	r0, r3
 8007132:	f7f9 fd95 	bl	8000c60 <__aeabi_i2f>
 8007136:	4603      	mov	r3, r0
 8007138:	4619      	mov	r1, r3
 800713a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800713e:	f7f9 fe97 	bl	8000e70 <__aeabi_fdiv>
 8007142:	4603      	mov	r3, r0
 8007144:	461a      	mov	r2, r3
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	65da      	str	r2, [r3, #92]	; 0x5c
 800714a:	6879      	ldr	r1, [r7, #4]
 800714c:	a32a      	add	r3, pc, #168	; (adr r3, 80071f8 <_ZN10ControllerC1Ev+0xe8>)
 800714e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007152:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 8007156:	6879      	ldr	r1, [r7, #4]
 8007158:	a329      	add	r3, pc, #164	; (adr r3, 8007200 <_ZN10ControllerC1Ev+0xf0>)
 800715a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715e:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 8007162:	6879      	ldr	r1, [r7, #4]
 8007164:	a328      	add	r3, pc, #160	; (adr r3, 8007208 <_ZN10ControllerC1Ev+0xf8>)
 8007166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800716a:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8007174:	6879      	ldr	r1, [r7, #4]
 8007176:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8007180:	6879      	ldr	r1, [r7, #4]
 8007182:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 800718c:	6879      	ldr	r1, [r7, #4]
 800718e:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
 8007192:	6879      	ldr	r1, [r7, #4]
 8007194:	f04f 0200 	mov.w	r2, #0
 8007198:	4b21      	ldr	r3, [pc, #132]	; (8007220 <_ZN10ControllerC1Ev+0x110>)
 800719a:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071a2:	4618      	mov	r0, r3
 80071a4:	f7f9 f926 	bl	80003f4 <__aeabi_i2d>
 80071a8:	a319      	add	r3, pc, #100	; (adr r3, 8007210 <_ZN10ControllerC1Ev+0x100>)
 80071aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ae:	f7f9 f98b 	bl	80004c8 <__aeabi_dmul>
 80071b2:	4602      	mov	r2, r0
 80071b4:	460b      	mov	r3, r1
 80071b6:	4610      	mov	r0, r2
 80071b8:	4619      	mov	r1, r3
 80071ba:	f7f9 fc47 	bl	8000a4c <__aeabi_d2f>
 80071be:	4602      	mov	r2, r0
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	33d0      	adds	r3, #208	; 0xd0
 80071ca:	4618      	mov	r0, r3
 80071cc:	f001 fd0e 	bl	8008bec <_ZN3PIDC1Ev>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80071d6:	4618      	mov	r0, r3
 80071d8:	f001 fd08 	bl	8008bec <_ZN3PIDC1Ev>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 80071e2:	4618      	mov	r0, r3
 80071e4:	f001 fd02 	bl	8008bec <_ZN3PIDC1Ev>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4618      	mov	r0, r3
 80071ec:	3708      	adds	r7, #8
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	bf00      	nop
 80071f4:	f3af 8000 	nop.w
 80071f8:	9999999a 	.word	0x9999999a
 80071fc:	3fb99999 	.word	0x3fb99999
 8007200:	1eb851ec 	.word	0x1eb851ec
 8007204:	3fb1eb85 	.word	0x3fb1eb85
 8007208:	eb851eb8 	.word	0xeb851eb8
 800720c:	3f8eb851 	.word	0x3f8eb851
 8007210:	eb851eb8 	.word	0xeb851eb8
 8007214:	3f9eb851 	.word	0x3f9eb851
 8007218:	44c1c000 	.word	0x44c1c000
 800721c:	42654ca3 	.word	0x42654ca3
 8007220:	401c0000 	.word	0x401c0000

08007224 <_ZN10Controller3RunE5stateS0_i>:

std::vector<double> Controller::Run (struct state state, struct state state_des, int thr) {
 8007224:	b082      	sub	sp, #8
 8007226:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800722a:	b09f      	sub	sp, #124	; 0x7c
 800722c:	af08      	add	r7, sp, #32
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	60b9      	str	r1, [r7, #8]
 8007232:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8007236:	e881 000c 	stmia.w	r1, {r2, r3}
        //printf("\ngyroX: %.2f",gyro[0]);
        //printf("\naccX: %.2f",acc[0]);
        
        roll  = state.angles[0];
 800723a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800723e:	4618      	mov	r0, r3
 8007240:	f7f9 f8ea 	bl	8000418 <__aeabi_f2d>
 8007244:	4602      	mov	r2, r0
 8007246:	460b      	mov	r3, r1
 8007248:	68b9      	ldr	r1, [r7, #8]
 800724a:	e9c1 2304 	strd	r2, r3, [r1, #16]
        pitch = state.angles[1];
 800724e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007252:	4618      	mov	r0, r3
 8007254:	f7f9 f8e0 	bl	8000418 <__aeabi_f2d>
 8007258:	4602      	mov	r2, r0
 800725a:	460b      	mov	r3, r1
 800725c:	68b9      	ldr	r1, [r7, #8]
 800725e:	e9c1 2306 	strd	r2, r3, [r1, #24]
        yaw    = state.angles[2];
 8007262:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007266:	4618      	mov	r0, r3
 8007268:	f7f9 f8d6 	bl	8000418 <__aeabi_f2d>
 800726c:	4602      	mov	r2, r0
 800726e:	460b      	mov	r3, r1
 8007270:	68b9      	ldr	r1, [r7, #8]
 8007272:	e9c1 2308 	strd	r2, r3, [r1, #32]
        //printf("\nroll: %.2f",roll);
        //printf("\npitch: %.2f",pitch);

        roll_rate  = state.rates[0];
 8007276:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800727a:	4618      	mov	r0, r3
 800727c:	f7f9 f8cc 	bl	8000418 <__aeabi_f2d>
 8007280:	4602      	mov	r2, r0
 8007282:	460b      	mov	r3, r1
 8007284:	68b9      	ldr	r1, [r7, #8]
 8007286:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
        pitch_rate = state.rates[1];
 800728a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800728e:	4618      	mov	r0, r3
 8007290:	f7f9 f8c2 	bl	8000418 <__aeabi_f2d>
 8007294:	4602      	mov	r2, r0
 8007296:	460b      	mov	r3, r1
 8007298:	68b9      	ldr	r1, [r7, #8]
 800729a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
        yaw_rate   = state.rates[2];
 800729e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80072a2:	4618      	mov	r0, r3
 80072a4:	f7f9 f8b8 	bl	8000418 <__aeabi_f2d>
 80072a8:	4602      	mov	r2, r0
 80072aa:	460b      	mov	r3, r1
 80072ac:	68b9      	ldr	r1, [r7, #8]
 80072ae:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

        roll_bias = state.bias[0];
 80072b2:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	605a      	str	r2, [r3, #4]
        pitch_bias = state.bias[1];
 80072ba:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	601a      	str	r2, [r3, #0]
        yaw_bias = state.bias[2];
 80072c2:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	609a      	str	r2, [r3, #8]
        
        float roll_des     = state_des.angles[0];
 80072ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80072ce:	657b      	str	r3, [r7, #84]	; 0x54
        float pitch_des 	 = state_des.angles[1];
 80072d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80072d4:	653b      	str	r3, [r7, #80]	; 0x50
        float yaw_rate_des = state_des.rates[2];
 80072d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80072da:	64fb      	str	r3, [r7, #76]	; 0x4c

    roll_rate_des = pid_roll.P_Angle(roll_des,roll, Kp_angle);
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	f103 06d0 	add.w	r6, r3, #208	; 0xd0
 80072e2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80072e4:	f7f9 f898 	bl	8000418 <__aeabi_f2d>
 80072e8:	4680      	mov	r8, r0
 80072ea:	4689      	mov	r9, r1
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80072f8:	4618      	mov	r0, r3
 80072fa:	f7f9 f88d 	bl	8000418 <__aeabi_f2d>
 80072fe:	4602      	mov	r2, r0
 8007300:	460b      	mov	r3, r1
 8007302:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007306:	e9cd 4500 	strd	r4, r5, [sp]
 800730a:	4642      	mov	r2, r8
 800730c:	464b      	mov	r3, r9
 800730e:	4630      	mov	r0, r6
 8007310:	f001 fc9c 	bl	8008c4c <_ZN3PID7P_AngleEddd>
 8007314:	4602      	mov	r2, r0
 8007316:	460b      	mov	r3, r1
 8007318:	4610      	mov	r0, r2
 800731a:	4619      	mov	r1, r3
 800731c:	f7f9 fb96 	bl	8000a4c <__aeabi_d2f>
 8007320:	4602      	mov	r2, r0
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    pitch_rate_des = pid_pitch.P_Angle(pitch_des,pitch, Kp_angle);
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	f503 76a0 	add.w	r6, r3, #320	; 0x140
 800732e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8007330:	f7f9 f872 	bl	8000418 <__aeabi_f2d>
 8007334:	4680      	mov	r8, r0
 8007336:	4689      	mov	r9, r1
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007344:	4618      	mov	r0, r3
 8007346:	f7f9 f867 	bl	8000418 <__aeabi_f2d>
 800734a:	4602      	mov	r2, r0
 800734c:	460b      	mov	r3, r1
 800734e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007352:	e9cd 4500 	strd	r4, r5, [sp]
 8007356:	4642      	mov	r2, r8
 8007358:	464b      	mov	r3, r9
 800735a:	4630      	mov	r0, r6
 800735c:	f001 fc76 	bl	8008c4c <_ZN3PID7P_AngleEddd>
 8007360:	4602      	mov	r2, r0
 8007362:	460b      	mov	r3, r1
 8007364:	4610      	mov	r0, r2
 8007366:	4619      	mov	r1, r3
 8007368:	f7f9 fb70 	bl	8000a4c <__aeabi_d2f>
 800736c:	4602      	mov	r2, r0
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
/*
    //printf("\nroll_rate_des: %.2f",roll_rate_des);
    //printf("\npitch_rate_des: %.2f",pitch_rate_des);
    //printf("\nyaw_rate_des: %.2f",yaw_rate_des);
*/  //printf("\nroll_rate_des: %.2f",roll_rate_des);
    pd_roll  = pid_roll.PD_Rate(roll_rate_des,roll_rate, Kp_roll, Ki_roll, Kd_roll);
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	33d0      	adds	r3, #208	; 0xd0
 8007378:	607b      	str	r3, [r7, #4]
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8007380:	4618      	mov	r0, r3
 8007382:	f7f9 f849 	bl	8000418 <__aeabi_f2d>
 8007386:	4682      	mov	sl, r0
 8007388:	468b      	mov	fp, r1
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8007390:	68b9      	ldr	r1, [r7, #8]
 8007392:	e9d1 0118 	ldrd	r0, r1, [r1, #96]	; 0x60
 8007396:	68bc      	ldr	r4, [r7, #8]
 8007398:	f104 0568 	add.w	r5, r4, #104	; 0x68
 800739c:	e9d5 4500 	ldrd	r4, r5, [r5]
 80073a0:	68be      	ldr	r6, [r7, #8]
 80073a2:	e9d6 891c 	ldrd	r8, r9, [r6, #112]	; 0x70
 80073a6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80073aa:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80073ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073b2:	e9cd 2300 	strd	r2, r3, [sp]
 80073b6:	4652      	mov	r2, sl
 80073b8:	465b      	mov	r3, fp
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f001 fc68 	bl	8008c90 <_ZN3PID7PD_RateEddddd>
 80073c0:	4602      	mov	r2, r0
 80073c2:	460b      	mov	r3, r1
 80073c4:	68b9      	ldr	r1, [r7, #8]
 80073c6:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
    //printf("\npitch_rate_des: %.2f",pitch_rate_des);
    pd_pitch = pid_pitch.PD_Rate(pitch_rate_des,pitch_rate,Kp_pitch,Ki_pitch,Kd_pitch);
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80073d0:	607b      	str	r3, [r7, #4]
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80073d8:	4618      	mov	r0, r3
 80073da:	f7f9 f81d 	bl	8000418 <__aeabi_f2d>
 80073de:	4682      	mov	sl, r0
 80073e0:	468b      	mov	fp, r1
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80073e8:	68b9      	ldr	r1, [r7, #8]
 80073ea:	e9d1 011e 	ldrd	r0, r1, [r1, #120]	; 0x78
 80073ee:	68bc      	ldr	r4, [r7, #8]
 80073f0:	f104 0580 	add.w	r5, r4, #128	; 0x80
 80073f4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80073f8:	68be      	ldr	r6, [r7, #8]
 80073fa:	e9d6 8922 	ldrd	r8, r9, [r6, #136]	; 0x88
 80073fe:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8007402:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8007406:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800740a:	e9cd 2300 	strd	r2, r3, [sp]
 800740e:	4652      	mov	r2, sl
 8007410:	465b      	mov	r3, fp
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f001 fc3c 	bl	8008c90 <_ZN3PID7PD_RateEddddd>
 8007418:	4602      	mov	r2, r0
 800741a:	460b      	mov	r3, r1
 800741c:	68b9      	ldr	r1, [r7, #8]
 800741e:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
    p_yaw    = pid_yaw.P_Rate_Yaw(yaw_rate_des,yaw_rate,Kp_yaw);
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	f503 76d8 	add.w	r6, r3, #432	; 0x1b0
 8007428:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800742a:	f7f8 fff5 	bl	8000418 <__aeabi_f2d>
 800742e:	4604      	mov	r4, r0
 8007430:	460d      	mov	r5, r1
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8007438:	68b9      	ldr	r1, [r7, #8]
 800743a:	e9d1 0124 	ldrd	r0, r1, [r1, #144]	; 0x90
 800743e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007442:	e9cd 2300 	strd	r2, r3, [sp]
 8007446:	4622      	mov	r2, r4
 8007448:	462b      	mov	r3, r5
 800744a:	4630      	mov	r0, r6
 800744c:	f001 fd69 	bl	8008f22 <_ZN3PID10P_Rate_YawEddd>
 8007450:	4602      	mov	r2, r0
 8007452:	460b      	mov	r3, r1
 8007454:	68b9      	ldr	r1, [r7, #8]
 8007456:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
    //printf("\npd_pitch: %.2f",pd_pitch);
    //printf("\np_yaw: %.2f",p_yaw);

    ////printf("\nst: %.3f",st);

    thr = pid_roll.Sat(thr, 1800, 1000);
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	f103 04d0 	add.w	r4, r3, #208	; 0xd0
 8007460:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8007464:	f7f8 ffc6 	bl	80003f4 <__aeabi_i2d>
 8007468:	4602      	mov	r2, r0
 800746a:	460b      	mov	r3, r1
 800746c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007470:	9101      	str	r1, [sp, #4]
 8007472:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8007476:	9100      	str	r1, [sp, #0]
 8007478:	4620      	mov	r0, r4
 800747a:	f001 fdf7 	bl	800906c <_ZN3PID3SatEdii>
 800747e:	4602      	mov	r2, r0
 8007480:	460b      	mov	r3, r1
 8007482:	4610      	mov	r0, r2
 8007484:	4619      	mov	r1, r3
 8007486:	f7f9 fab9 	bl	80009fc <__aeabi_d2iz>
 800748a:	4603      	mov	r3, r0
 800748c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

    int pwm1 = thr + pd_pitch - pd_roll  - p_yaw;
 8007490:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8007494:	f7f8 ffae 	bl	80003f4 <__aeabi_i2d>
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	e9d3 232e 	ldrd	r2, r3, [r3, #184]	; 0xb8
 800749e:	f7f8 fe5d 	bl	800015c <__adddf3>
 80074a2:	4602      	mov	r2, r0
 80074a4:	460b      	mov	r3, r1
 80074a6:	4610      	mov	r0, r2
 80074a8:	4619      	mov	r1, r3
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	e9d3 232c 	ldrd	r2, r3, [r3, #176]	; 0xb0
 80074b0:	f7f8 fe52 	bl	8000158 <__aeabi_dsub>
 80074b4:	4602      	mov	r2, r0
 80074b6:	460b      	mov	r3, r1
 80074b8:	4610      	mov	r0, r2
 80074ba:	4619      	mov	r1, r3
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 80074c2:	f7f8 fe49 	bl	8000158 <__aeabi_dsub>
 80074c6:	4602      	mov	r2, r0
 80074c8:	460b      	mov	r3, r1
 80074ca:	4610      	mov	r0, r2
 80074cc:	4619      	mov	r1, r3
 80074ce:	f7f9 fa95 	bl	80009fc <__aeabi_d2iz>
 80074d2:	4603      	mov	r3, r0
 80074d4:	64bb      	str	r3, [r7, #72]	; 0x48
    int pwm2 = thr - pd_pitch + pd_roll  - p_yaw ;
 80074d6:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 80074da:	f7f8 ff8b 	bl	80003f4 <__aeabi_i2d>
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	e9d3 232e 	ldrd	r2, r3, [r3, #184]	; 0xb8
 80074e4:	f7f8 fe38 	bl	8000158 <__aeabi_dsub>
 80074e8:	4602      	mov	r2, r0
 80074ea:	460b      	mov	r3, r1
 80074ec:	4610      	mov	r0, r2
 80074ee:	4619      	mov	r1, r3
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	e9d3 232c 	ldrd	r2, r3, [r3, #176]	; 0xb0
 80074f6:	f7f8 fe31 	bl	800015c <__adddf3>
 80074fa:	4602      	mov	r2, r0
 80074fc:	460b      	mov	r3, r1
 80074fe:	4610      	mov	r0, r2
 8007500:	4619      	mov	r1, r3
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 8007508:	f7f8 fe26 	bl	8000158 <__aeabi_dsub>
 800750c:	4602      	mov	r2, r0
 800750e:	460b      	mov	r3, r1
 8007510:	4610      	mov	r0, r2
 8007512:	4619      	mov	r1, r3
 8007514:	f7f9 fa72 	bl	80009fc <__aeabi_d2iz>
 8007518:	4603      	mov	r3, r0
 800751a:	647b      	str	r3, [r7, #68]	; 0x44
    int pwm3 = thr + pd_pitch + pd_roll  + p_yaw ;
 800751c:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8007520:	f7f8 ff68 	bl	80003f4 <__aeabi_i2d>
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	e9d3 232e 	ldrd	r2, r3, [r3, #184]	; 0xb8
 800752a:	f7f8 fe17 	bl	800015c <__adddf3>
 800752e:	4602      	mov	r2, r0
 8007530:	460b      	mov	r3, r1
 8007532:	4610      	mov	r0, r2
 8007534:	4619      	mov	r1, r3
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	e9d3 232c 	ldrd	r2, r3, [r3, #176]	; 0xb0
 800753c:	f7f8 fe0e 	bl	800015c <__adddf3>
 8007540:	4602      	mov	r2, r0
 8007542:	460b      	mov	r3, r1
 8007544:	4610      	mov	r0, r2
 8007546:	4619      	mov	r1, r3
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800754e:	f7f8 fe05 	bl	800015c <__adddf3>
 8007552:	4602      	mov	r2, r0
 8007554:	460b      	mov	r3, r1
 8007556:	4610      	mov	r0, r2
 8007558:	4619      	mov	r1, r3
 800755a:	f7f9 fa4f 	bl	80009fc <__aeabi_d2iz>
 800755e:	4603      	mov	r3, r0
 8007560:	643b      	str	r3, [r7, #64]	; 0x40
    int pwm4 = thr - pd_pitch - pd_roll  + p_yaw ;
 8007562:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8007566:	f7f8 ff45 	bl	80003f4 <__aeabi_i2d>
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	e9d3 232e 	ldrd	r2, r3, [r3, #184]	; 0xb8
 8007570:	f7f8 fdf2 	bl	8000158 <__aeabi_dsub>
 8007574:	4602      	mov	r2, r0
 8007576:	460b      	mov	r3, r1
 8007578:	4610      	mov	r0, r2
 800757a:	4619      	mov	r1, r3
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	e9d3 232c 	ldrd	r2, r3, [r3, #176]	; 0xb0
 8007582:	f7f8 fde9 	bl	8000158 <__aeabi_dsub>
 8007586:	4602      	mov	r2, r0
 8007588:	460b      	mov	r3, r1
 800758a:	4610      	mov	r0, r2
 800758c:	4619      	mov	r1, r3
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 8007594:	f7f8 fde2 	bl	800015c <__adddf3>
 8007598:	4602      	mov	r2, r0
 800759a:	460b      	mov	r3, r1
 800759c:	4610      	mov	r0, r2
 800759e:	4619      	mov	r1, r3
 80075a0:	f7f9 fa2c 	bl	80009fc <__aeabi_d2iz>
 80075a4:	4603      	mov	r3, r0
 80075a6:	63fb      	str	r3, [r7, #60]	; 0x3c


    //Saturate pwm values
    pwm1 = (int)pid_roll.Sat(pwm1,PWM_UPPER,PWM_LOWER,thr);
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	f103 04d0 	add.w	r4, r3, #208	; 0xd0
 80075ae:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80075b0:	f7f8 ff20 	bl	80003f4 <__aeabi_i2d>
 80075b4:	4602      	mov	r2, r0
 80075b6:	460b      	mov	r3, r1
 80075b8:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 80075bc:	9102      	str	r1, [sp, #8]
 80075be:	f240 414c 	movw	r1, #1100	; 0x44c
 80075c2:	9101      	str	r1, [sp, #4]
 80075c4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80075c8:	9100      	str	r1, [sp, #0]
 80075ca:	4620      	mov	r0, r4
 80075cc:	f001 fd08 	bl	8008fe0 <_ZN3PID3SatEdiii>
 80075d0:	4602      	mov	r2, r0
 80075d2:	460b      	mov	r3, r1
 80075d4:	4610      	mov	r0, r2
 80075d6:	4619      	mov	r1, r3
 80075d8:	f7f9 fa10 	bl	80009fc <__aeabi_d2iz>
 80075dc:	4603      	mov	r3, r0
 80075de:	64bb      	str	r3, [r7, #72]	; 0x48
    pwm2 = (int)pid_roll.Sat(pwm2,PWM_UPPER,PWM_LOWER,thr);
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	f103 04d0 	add.w	r4, r3, #208	; 0xd0
 80075e6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80075e8:	f7f8 ff04 	bl	80003f4 <__aeabi_i2d>
 80075ec:	4602      	mov	r2, r0
 80075ee:	460b      	mov	r3, r1
 80075f0:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 80075f4:	9102      	str	r1, [sp, #8]
 80075f6:	f240 414c 	movw	r1, #1100	; 0x44c
 80075fa:	9101      	str	r1, [sp, #4]
 80075fc:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8007600:	9100      	str	r1, [sp, #0]
 8007602:	4620      	mov	r0, r4
 8007604:	f001 fcec 	bl	8008fe0 <_ZN3PID3SatEdiii>
 8007608:	4602      	mov	r2, r0
 800760a:	460b      	mov	r3, r1
 800760c:	4610      	mov	r0, r2
 800760e:	4619      	mov	r1, r3
 8007610:	f7f9 f9f4 	bl	80009fc <__aeabi_d2iz>
 8007614:	4603      	mov	r3, r0
 8007616:	647b      	str	r3, [r7, #68]	; 0x44
    pwm3 = (int)pid_roll.Sat(pwm3,PWM_UPPER,PWM_LOWER,thr);
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	f103 04d0 	add.w	r4, r3, #208	; 0xd0
 800761e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8007620:	f7f8 fee8 	bl	80003f4 <__aeabi_i2d>
 8007624:	4602      	mov	r2, r0
 8007626:	460b      	mov	r3, r1
 8007628:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 800762c:	9102      	str	r1, [sp, #8]
 800762e:	f240 414c 	movw	r1, #1100	; 0x44c
 8007632:	9101      	str	r1, [sp, #4]
 8007634:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8007638:	9100      	str	r1, [sp, #0]
 800763a:	4620      	mov	r0, r4
 800763c:	f001 fcd0 	bl	8008fe0 <_ZN3PID3SatEdiii>
 8007640:	4602      	mov	r2, r0
 8007642:	460b      	mov	r3, r1
 8007644:	4610      	mov	r0, r2
 8007646:	4619      	mov	r1, r3
 8007648:	f7f9 f9d8 	bl	80009fc <__aeabi_d2iz>
 800764c:	4603      	mov	r3, r0
 800764e:	643b      	str	r3, [r7, #64]	; 0x40
    pwm4 = (int)pid_roll.Sat(pwm4,PWM_UPPER,PWM_LOWER,thr);
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	f103 04d0 	add.w	r4, r3, #208	; 0xd0
 8007656:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007658:	f7f8 fecc 	bl	80003f4 <__aeabi_i2d>
 800765c:	4602      	mov	r2, r0
 800765e:	460b      	mov	r3, r1
 8007660:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 8007664:	9102      	str	r1, [sp, #8]
 8007666:	f240 414c 	movw	r1, #1100	; 0x44c
 800766a:	9101      	str	r1, [sp, #4]
 800766c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8007670:	9100      	str	r1, [sp, #0]
 8007672:	4620      	mov	r0, r4
 8007674:	f001 fcb4 	bl	8008fe0 <_ZN3PID3SatEdiii>
 8007678:	4602      	mov	r2, r0
 800767a:	460b      	mov	r3, r1
 800767c:	4610      	mov	r0, r2
 800767e:	4619      	mov	r1, r3
 8007680:	f7f9 f9bc 	bl	80009fc <__aeabi_d2iz>
 8007684:	4603      	mov	r3, r0
 8007686:	63fb      	str	r3, [r7, #60]	; 0x3c

    //Convert pwm to motor speed 
    w1 = pid_roll.pwm2mot(pwm1, 1);
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	33d0      	adds	r3, #208	; 0xd0
 800768c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800768e:	b291      	uxth	r1, r2
 8007690:	2201      	movs	r2, #1
 8007692:	4618      	mov	r0, r3
 8007694:	f001 fd74 	bl	8009180 <_ZN3PID7pwm2motEti>
 8007698:	4602      	mov	r2, r0
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	641a      	str	r2, [r3, #64]	; 0x40
    w2 = pid_roll.pwm2mot(pwm2, 1);
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	33d0      	adds	r3, #208	; 0xd0
 80076a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80076a4:	b291      	uxth	r1, r2
 80076a6:	2201      	movs	r2, #1
 80076a8:	4618      	mov	r0, r3
 80076aa:	f001 fd69 	bl	8009180 <_ZN3PID7pwm2motEti>
 80076ae:	4602      	mov	r2, r0
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	645a      	str	r2, [r3, #68]	; 0x44
    w3 = pid_roll.pwm2mot(pwm3,-1);
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	33d0      	adds	r3, #208	; 0xd0
 80076b8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80076ba:	b291      	uxth	r1, r2
 80076bc:	f04f 32ff 	mov.w	r2, #4294967295
 80076c0:	4618      	mov	r0, r3
 80076c2:	f001 fd5d 	bl	8009180 <_ZN3PID7pwm2motEti>
 80076c6:	4602      	mov	r2, r0
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	649a      	str	r2, [r3, #72]	; 0x48
    w4 = pid_roll.pwm2mot(pwm4,-1);
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	33d0      	adds	r3, #208	; 0xd0
 80076d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80076d2:	b291      	uxth	r1, r2
 80076d4:	f04f 32ff 	mov.w	r2, #4294967295
 80076d8:	4618      	mov	r0, r3
 80076da:	f001 fd51 	bl	8009180 <_ZN3PID7pwm2motEti>
 80076de:	4602      	mov	r2, r0
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	64da      	str	r2, [r3, #76]	; 0x4c


    std::vector<double> controller_output = 	{w1,w2,w3,w4};
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e8:	4618      	mov	r0, r3
 80076ea:	f7f8 fe95 	bl	8000418 <__aeabi_f2d>
 80076ee:	4602      	mov	r2, r0
 80076f0:	460b      	mov	r3, r1
 80076f2:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076fa:	4618      	mov	r0, r3
 80076fc:	f7f8 fe8c 	bl	8000418 <__aeabi_f2d>
 8007700:	4602      	mov	r2, r0
 8007702:	460b      	mov	r3, r1
 8007704:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800770c:	4618      	mov	r0, r3
 800770e:	f7f8 fe83 	bl	8000418 <__aeabi_f2d>
 8007712:	4602      	mov	r2, r0
 8007714:	460b      	mov	r3, r1
 8007716:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800771e:	4618      	mov	r0, r3
 8007720:	f7f8 fe7a 	bl	8000418 <__aeabi_f2d>
 8007724:	4602      	mov	r2, r0
 8007726:	460b      	mov	r3, r1
 8007728:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 800772c:	f107 0318 	add.w	r3, r7, #24
 8007730:	613b      	str	r3, [r7, #16]
 8007732:	2304      	movs	r3, #4
 8007734:	617b      	str	r3, [r7, #20]
 8007736:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800773a:	4618      	mov	r0, r3
 800773c:	f7fa ffd2 	bl	80026e4 <_ZNSaIdEC1Ev>
 8007740:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007744:	f107 0210 	add.w	r2, r7, #16
 8007748:	ca06      	ldmia	r2, {r1, r2}
 800774a:	68f8      	ldr	r0, [r7, #12]
 800774c:	f000 f837 	bl	80077be <_ZNSt6vectorIdSaIdEEC1ESt16initializer_listIdERKS0_>
 8007750:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007754:	4618      	mov	r0, r3
 8007756:	f7fa ff70 	bl	800263a <_ZNSaIdED1Ev>
    controller_output_pwm[0] = pwm1;
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800775e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    controller_output_pwm[1] = pwm2;
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007766:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    controller_output_pwm[2] = pwm3;
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800776e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    controller_output_pwm[3] = pwm4;
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007776:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

    return controller_output;
 800777a:	bf00      	nop
}
 800777c:	68f8      	ldr	r0, [r7, #12]
 800777e:	375c      	adds	r7, #92	; 0x5c
 8007780:	46bd      	mov	sp, r7
 8007782:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007786:	b002      	add	sp, #8
 8007788:	4770      	bx	lr

0800778a <_ZN10ControllerD1Ev>:

Controller::~Controller() {}
 800778a:	b580      	push	{r7, lr}
 800778c:	b082      	sub	sp, #8
 800778e:	af00      	add	r7, sp, #0
 8007790:	6078      	str	r0, [r7, #4]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8007798:	4618      	mov	r0, r3
 800779a:	f001 fd39 	bl	8009210 <_ZN3PIDD1Ev>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80077a4:	4618      	mov	r0, r3
 80077a6:	f001 fd33 	bl	8009210 <_ZN3PIDD1Ev>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	33d0      	adds	r3, #208	; 0xd0
 80077ae:	4618      	mov	r0, r3
 80077b0:	f001 fd2e 	bl	8009210 <_ZN3PIDD1Ev>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	4618      	mov	r0, r3
 80077b8:	3708      	adds	r7, #8
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}

080077be <_ZNSt6vectorIdSaIdEEC1ESt16initializer_listIdERKS0_>:
      vector(initializer_list<value_type> __l,
 80077be:	b5b0      	push	{r4, r5, r7, lr}
 80077c0:	b086      	sub	sp, #24
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	60f8      	str	r0, [r7, #12]
 80077c6:	1d38      	adds	r0, r7, #4
 80077c8:	e880 0006 	stmia.w	r0, {r1, r2}
 80077cc:	603b      	str	r3, [r7, #0]
      : _Base(__a)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	6839      	ldr	r1, [r7, #0]
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7fb f8c3 	bl	800295e <_ZNSt12_Vector_baseIdSaIdEEC1ERKS0_>
	_M_range_initialize(__l.begin(), __l.end(),
 80077d8:	1d3b      	adds	r3, r7, #4
 80077da:	4618      	mov	r0, r3
 80077dc:	f000 f810 	bl	8007800 <_ZNKSt16initializer_listIdE5beginEv>
 80077e0:	4604      	mov	r4, r0
 80077e2:	1d3b      	adds	r3, r7, #4
 80077e4:	4618      	mov	r0, r3
 80077e6:	f000 f816 	bl	8007816 <_ZNKSt16initializer_listIdE3endEv>
 80077ea:	4602      	mov	r2, r0
 80077ec:	462b      	mov	r3, r5
 80077ee:	4621      	mov	r1, r4
 80077f0:	68f8      	ldr	r0, [r7, #12]
 80077f2:	f000 f822 	bl	800783a <_ZNSt6vectorIdSaIdEE19_M_range_initializeIPKdEEvT_S5_St20forward_iterator_tag>
      }
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	4618      	mov	r0, r3
 80077fa:	3718      	adds	r7, #24
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bdb0      	pop	{r4, r5, r7, pc}

08007800 <_ZNKSt16initializer_listIdE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4618      	mov	r0, r3
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	bc80      	pop	{r7}
 8007814:	4770      	bx	lr

08007816 <_ZNKSt16initializer_listIdE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8007816:	b590      	push	{r4, r7, lr}
 8007818:	b083      	sub	sp, #12
 800781a:	af00      	add	r7, sp, #0
 800781c:	6078      	str	r0, [r7, #4]
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f7ff ffee 	bl	8007800 <_ZNKSt16initializer_listIdE5beginEv>
 8007824:	4604      	mov	r4, r0
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f000 f840 	bl	80078ac <_ZNKSt16initializer_listIdE4sizeEv>
 800782c:	4603      	mov	r3, r0
 800782e:	00db      	lsls	r3, r3, #3
 8007830:	4423      	add	r3, r4
 8007832:	4618      	mov	r0, r3
 8007834:	370c      	adds	r7, #12
 8007836:	46bd      	mov	sp, r7
 8007838:	bd90      	pop	{r4, r7, pc}

0800783a <_ZNSt6vectorIdSaIdEE19_M_range_initializeIPKdEEvT_S5_St20forward_iterator_tag>:
	_M_range_initialize(_ForwardIterator __first, _ForwardIterator __last,
 800783a:	b590      	push	{r4, r7, lr}
 800783c:	b087      	sub	sp, #28
 800783e:	af00      	add	r7, sp, #0
 8007840:	60f8      	str	r0, [r7, #12]
 8007842:	60b9      	str	r1, [r7, #8]
 8007844:	607a      	str	r2, [r7, #4]
 8007846:	703b      	strb	r3, [r7, #0]
	  const size_type __n = std::distance(__first, __last);
 8007848:	6879      	ldr	r1, [r7, #4]
 800784a:	68b8      	ldr	r0, [r7, #8]
 800784c:	f000 f839 	bl	80078c2 <_ZSt8distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 8007850:	4603      	mov	r3, r0
 8007852:	617b      	str	r3, [r7, #20]
	    = this->_M_allocate(_S_check_init_len(__n, _M_get_Tp_allocator()));
 8007854:	68fc      	ldr	r4, [r7, #12]
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	4618      	mov	r0, r3
 800785a:	f7fa ff7f 	bl	800275c <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 800785e:	4603      	mov	r3, r0
 8007860:	4619      	mov	r1, r3
 8007862:	6978      	ldr	r0, [r7, #20]
 8007864:	f000 f842 	bl	80078ec <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_>
 8007868:	4603      	mov	r3, r0
 800786a:	4619      	mov	r1, r3
 800786c:	4620      	mov	r0, r4
 800786e:	f000 f865 	bl	800793c <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj>
 8007872:	4602      	mov	r2, r0
	  this->_M_impl._M_start
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681a      	ldr	r2, [r3, #0]
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	00db      	lsls	r3, r3, #3
 8007880:	441a      	add	r2, r3
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	609a      	str	r2, [r3, #8]
	    std::__uninitialized_copy_a(__first, __last,
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681c      	ldr	r4, [r3, #0]
					_M_get_Tp_allocator());
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	4618      	mov	r0, r3
 800788e:	f7fa ff65 	bl	800275c <_ZNSt12_Vector_baseIdSaIdEE19_M_get_Tp_allocatorEv>
 8007892:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 8007894:	4622      	mov	r2, r4
 8007896:	6879      	ldr	r1, [r7, #4]
 8007898:	68b8      	ldr	r0, [r7, #8]
 800789a:	f000 f863 	bl	8007964 <_ZSt22__uninitialized_copy_aIPKdPddET0_T_S4_S3_RSaIT1_E>
 800789e:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	605a      	str	r2, [r3, #4]
	}
 80078a4:	bf00      	nop
 80078a6:	371c      	adds	r7, #28
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd90      	pop	{r4, r7, pc}

080078ac <_ZNKSt16initializer_listIdE4sizeEv>:
      size() const noexcept { return _M_len; }
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	4618      	mov	r0, r3
 80078ba:	370c      	adds	r7, #12
 80078bc:	46bd      	mov	sp, r7
 80078be:	bc80      	pop	{r7}
 80078c0:	4770      	bx	lr

080078c2 <_ZSt8distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 80078c2:	b5b0      	push	{r4, r5, r7, lr}
 80078c4:	b084      	sub	sp, #16
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
 80078ca:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 80078cc:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 80078ce:	1d3b      	adds	r3, r7, #4
 80078d0:	4618      	mov	r0, r3
 80078d2:	f000 f858 	bl	8007986 <_ZSt19__iterator_categoryIPKdENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
      return std::__distance(__first, __last,
 80078d6:	462a      	mov	r2, r5
 80078d8:	6839      	ldr	r1, [r7, #0]
 80078da:	4620      	mov	r0, r4
 80078dc:	f000 f85c 	bl	8007998 <_ZSt10__distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 80078e0:	4603      	mov	r3, r0
    }
 80078e2:	4618      	mov	r0, r3
 80078e4:	3710      	adds	r7, #16
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080078ec <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_>:
      _S_check_init_len(size_type __n, const allocator_type& __a)
 80078ec:	b590      	push	{r4, r7, lr}
 80078ee:	b085      	sub	sp, #20
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	6039      	str	r1, [r7, #0]
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 80078f6:	f107 030c 	add.w	r3, r7, #12
 80078fa:	6839      	ldr	r1, [r7, #0]
 80078fc:	4618      	mov	r0, r3
 80078fe:	f7fb f820 	bl	8002942 <_ZNSaIdEC1ERKS_>
 8007902:	f107 030c 	add.w	r3, r7, #12
 8007906:	4618      	mov	r0, r3
 8007908:	f000 f855 	bl	80079b6 <_ZNSt6vectorIdSaIdEE11_S_max_sizeERKS0_>
 800790c:	4602      	mov	r2, r0
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4293      	cmp	r3, r2
 8007912:	bf8c      	ite	hi
 8007914:	2301      	movhi	r3, #1
 8007916:	2300      	movls	r3, #0
 8007918:	b2dc      	uxtb	r4, r3
 800791a:	f107 030c 	add.w	r3, r7, #12
 800791e:	4618      	mov	r0, r3
 8007920:	f7fa fe8b 	bl	800263a <_ZNSaIdED1Ev>
 8007924:	2c00      	cmp	r4, #0
 8007926:	d002      	beq.n	800792e <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_+0x42>
	  __throw_length_error(
 8007928:	4803      	ldr	r0, [pc, #12]	; (8007938 <_ZNSt6vectorIdSaIdEE17_S_check_init_lenEjRKS0_+0x4c>)
 800792a:	f001 fc91 	bl	8009250 <_ZSt20__throw_length_errorPKc>
	return __n;
 800792e:	687b      	ldr	r3, [r7, #4]
      }
 8007930:	4618      	mov	r0, r3
 8007932:	3714      	adds	r7, #20
 8007934:	46bd      	mov	sp, r7
 8007936:	bd90      	pop	{r4, r7, pc}
 8007938:	0800a848 	.word	0x0800a848

0800793c <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800793c:	b580      	push	{r7, lr}
 800793e:	b082      	sub	sp, #8
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d006      	beq.n	800795a <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj+0x1e>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6839      	ldr	r1, [r7, #0]
 8007950:	4618      	mov	r0, r3
 8007952:	f000 f84a 	bl	80079ea <_ZNSt16allocator_traitsISaIdEE8allocateERS0_j>
 8007956:	4603      	mov	r3, r0
 8007958:	e000      	b.n	800795c <_ZNSt12_Vector_baseIdSaIdEE11_M_allocateEj+0x20>
 800795a:	2300      	movs	r3, #0
      }
 800795c:	4618      	mov	r0, r3
 800795e:	3708      	adds	r7, #8
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <_ZSt22__uninitialized_copy_aIPKdPddET0_T_S4_S3_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8007964:	b580      	push	{r7, lr}
 8007966:	b084      	sub	sp, #16
 8007968:	af00      	add	r7, sp, #0
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	60b9      	str	r1, [r7, #8]
 800796e:	607a      	str	r2, [r7, #4]
 8007970:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 8007972:	687a      	ldr	r2, [r7, #4]
 8007974:	68b9      	ldr	r1, [r7, #8]
 8007976:	68f8      	ldr	r0, [r7, #12]
 8007978:	f000 f846 	bl	8007a08 <_ZSt18uninitialized_copyIPKdPdET0_T_S4_S3_>
 800797c:	4603      	mov	r3, r0
 800797e:	4618      	mov	r0, r3
 8007980:	3710      	adds	r7, #16
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}

08007986 <_ZSt19__iterator_categoryIPKdENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8007986:	b480      	push	{r7}
 8007988:	b083      	sub	sp, #12
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 800798e:	4618      	mov	r0, r3
 8007990:	370c      	adds	r7, #12
 8007992:	46bd      	mov	sp, r7
 8007994:	bc80      	pop	{r7}
 8007996:	4770      	bx	lr

08007998 <_ZSt10__distanceIPKdENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8007998:	b480      	push	{r7}
 800799a:	b085      	sub	sp, #20
 800799c:	af00      	add	r7, sp, #0
 800799e:	60f8      	str	r0, [r7, #12]
 80079a0:	60b9      	str	r1, [r7, #8]
 80079a2:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 80079a4:	68ba      	ldr	r2, [r7, #8]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	1ad3      	subs	r3, r2, r3
 80079aa:	10db      	asrs	r3, r3, #3
    }
 80079ac:	4618      	mov	r0, r3
 80079ae:	3714      	adds	r7, #20
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bc80      	pop	{r7}
 80079b4:	4770      	bx	lr

080079b6 <_ZNSt6vectorIdSaIdEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80079b6:	b580      	push	{r7, lr}
 80079b8:	b084      	sub	sp, #16
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 80079be:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 80079c2:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f000 f831 	bl	8007a2c <_ZNSt16allocator_traitsISaIdEE8max_sizeERKS0_>
 80079ca:	4603      	mov	r3, r0
 80079cc:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 80079ce:	f107 0208 	add.w	r2, r7, #8
 80079d2:	f107 030c 	add.w	r3, r7, #12
 80079d6:	4611      	mov	r1, r2
 80079d8:	4618      	mov	r0, r3
 80079da:	f000 f833 	bl	8007a44 <_ZSt3minIjERKT_S2_S2_>
 80079de:	4603      	mov	r3, r0
 80079e0:	681b      	ldr	r3, [r3, #0]
      }
 80079e2:	4618      	mov	r0, r3
 80079e4:	3710      	adds	r7, #16
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}

080079ea <_ZNSt16allocator_traitsISaIdEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 80079ea:	b580      	push	{r7, lr}
 80079ec:	b082      	sub	sp, #8
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	6078      	str	r0, [r7, #4]
 80079f2:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 80079f4:	2200      	movs	r2, #0
 80079f6:	6839      	ldr	r1, [r7, #0]
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f000 f836 	bl	8007a6a <_ZN9__gnu_cxx13new_allocatorIdE8allocateEjPKv>
 80079fe:	4603      	mov	r3, r0
 8007a00:	4618      	mov	r0, r3
 8007a02:	3708      	adds	r7, #8
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <_ZSt18uninitialized_copyIPKdPdET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b086      	sub	sp, #24
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	60f8      	str	r0, [r7, #12]
 8007a10:	60b9      	str	r1, [r7, #8]
 8007a12:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8007a14:	2301      	movs	r3, #1
 8007a16:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	68b9      	ldr	r1, [r7, #8]
 8007a1c:	68f8      	ldr	r0, [r7, #12]
 8007a1e:	f000 f842 	bl	8007aa6 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKdPdEET0_T_S6_S5_>
 8007a22:	4603      	mov	r3, r0
    }
 8007a24:	4618      	mov	r0, r3
 8007a26:	3718      	adds	r7, #24
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <_ZNSt16allocator_traitsISaIdEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a) noexcept
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b082      	sub	sp, #8
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f000 f846 	bl	8007ac6 <_ZNK9__gnu_cxx13new_allocatorIdE8max_sizeEv>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3708      	adds	r7, #8
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}

08007a44 <_ZSt3minIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 8007a44:	b480      	push	{r7}
 8007a46:	b083      	sub	sp, #12
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d201      	bcs.n	8007a5e <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	e000      	b.n	8007a60 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8007a5e:	687b      	ldr	r3, [r7, #4]
    }
 8007a60:	4618      	mov	r0, r3
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bc80      	pop	{r7}
 8007a68:	4770      	bx	lr

08007a6a <_ZN9__gnu_cxx13new_allocatorIdE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8007a6a:	b580      	push	{r7, lr}
 8007a6c:	b084      	sub	sp, #16
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	60f8      	str	r0, [r7, #12]
 8007a72:	60b9      	str	r1, [r7, #8]
 8007a74:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8007a76:	68f8      	ldr	r0, [r7, #12]
 8007a78:	f000 f825 	bl	8007ac6 <_ZNK9__gnu_cxx13new_allocatorIdE8max_sizeEv>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	4293      	cmp	r3, r2
 8007a82:	bf8c      	ite	hi
 8007a84:	2301      	movhi	r3, #1
 8007a86:	2300      	movls	r3, #0
 8007a88:	b2db      	uxtb	r3, r3
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d001      	beq.n	8007a92 <_ZN9__gnu_cxx13new_allocatorIdE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8007a8e:	f001 fbdc 	bl	800924a <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	00db      	lsls	r3, r3, #3
 8007a96:	4618      	mov	r0, r3
 8007a98:	f001 fbc6 	bl	8009228 <_Znwj>
 8007a9c:	4603      	mov	r3, r0
      }
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3710      	adds	r7, #16
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}

08007aa6 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKdPdEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8007aa6:	b580      	push	{r7, lr}
 8007aa8:	b084      	sub	sp, #16
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	60f8      	str	r0, [r7, #12]
 8007aae:	60b9      	str	r1, [r7, #8]
 8007ab0:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	68b9      	ldr	r1, [r7, #8]
 8007ab6:	68f8      	ldr	r0, [r7, #12]
 8007ab8:	f000 f810 	bl	8007adc <_ZSt4copyIPKdPdET0_T_S4_S3_>
 8007abc:	4603      	mov	r3, r0
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}

08007ac6 <_ZNK9__gnu_cxx13new_allocatorIdE8max_sizeEv>:

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8007ac6:	b480      	push	{r7}
 8007ac8:	b083      	sub	sp, #12
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8007ace:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
#else
	return size_t(-1) / sizeof(_Tp);
#endif
      }
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	370c      	adds	r7, #12
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bc80      	pop	{r7}
 8007ada:	4770      	bx	lr

08007adc <_ZSt4copyIPKdPdET0_T_S4_S3_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8007adc:	b590      	push	{r4, r7, lr}
 8007ade:	b085      	sub	sp, #20
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	60f8      	str	r0, [r7, #12]
 8007ae4:	60b9      	str	r1, [r7, #8]
 8007ae6:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a2<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8007ae8:	68f8      	ldr	r0, [r7, #12]
 8007aea:	f000 f80f 	bl	8007b0c <_ZSt12__miter_baseIPKdET_S2_>
 8007aee:	4604      	mov	r4, r0
 8007af0:	68b8      	ldr	r0, [r7, #8]
 8007af2:	f000 f80b 	bl	8007b0c <_ZSt12__miter_baseIPKdET_S2_>
 8007af6:	4603      	mov	r3, r0
 8007af8:	687a      	ldr	r2, [r7, #4]
 8007afa:	4619      	mov	r1, r3
 8007afc:	4620      	mov	r0, r4
 8007afe:	f000 f80f 	bl	8007b20 <_ZSt14__copy_move_a2ILb0EPKdPdET1_T0_S4_S3_>
 8007b02:	4603      	mov	r3, r0
    }
 8007b04:	4618      	mov	r0, r3
 8007b06:	3714      	adds	r7, #20
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd90      	pop	{r4, r7, pc}

08007b0c <_ZSt12__miter_baseIPKdET_S2_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 8007b0c:	b480      	push	{r7}
 8007b0e:	b083      	sub	sp, #12
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
    { return __it; }
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	4618      	mov	r0, r3
 8007b18:	370c      	adds	r7, #12
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bc80      	pop	{r7}
 8007b1e:	4770      	bx	lr

08007b20 <_ZSt14__copy_move_a2ILb0EPKdPdET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8007b20:	b5b0      	push	{r4, r5, r7, lr}
 8007b22:	b084      	sub	sp, #16
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8007b2c:	68f8      	ldr	r0, [r7, #12]
 8007b2e:	f000 f81a 	bl	8007b66 <_ZSt12__niter_baseIPKdET_S2_>
 8007b32:	4604      	mov	r4, r0
 8007b34:	68b8      	ldr	r0, [r7, #8]
 8007b36:	f000 f816 	bl	8007b66 <_ZSt12__niter_baseIPKdET_S2_>
 8007b3a:	4605      	mov	r5, r0
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f000 f81b 	bl	8007b7a <_ZSt12__niter_baseIPdET_S1_>
 8007b44:	4603      	mov	r3, r0
 8007b46:	461a      	mov	r2, r3
 8007b48:	4629      	mov	r1, r5
 8007b4a:	4620      	mov	r0, r4
 8007b4c:	f000 f81f 	bl	8007b8e <_ZSt13__copy_move_aILb0EPKdPdET1_T0_S4_S3_>
 8007b50:	4602      	mov	r2, r0
 8007b52:	1d3b      	adds	r3, r7, #4
 8007b54:	4611      	mov	r1, r2
 8007b56:	4618      	mov	r0, r3
 8007b58:	f000 f82b 	bl	8007bb2 <_ZSt12__niter_wrapIPdET_RKS1_S1_>
 8007b5c:	4603      	mov	r3, r0
    }
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3710      	adds	r7, #16
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bdb0      	pop	{r4, r5, r7, pc}

08007b66 <_ZSt12__niter_baseIPKdET_S2_>:
    __niter_base(_Iterator __it)
 8007b66:	b480      	push	{r7}
 8007b68:	b083      	sub	sp, #12
 8007b6a:	af00      	add	r7, sp, #0
 8007b6c:	6078      	str	r0, [r7, #4]
    { return __it; }
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4618      	mov	r0, r3
 8007b72:	370c      	adds	r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bc80      	pop	{r7}
 8007b78:	4770      	bx	lr

08007b7a <_ZSt12__niter_baseIPdET_S1_>:
    __niter_base(_Iterator __it)
 8007b7a:	b480      	push	{r7}
 8007b7c:	b083      	sub	sp, #12
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]
    { return __it; }
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	4618      	mov	r0, r3
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bc80      	pop	{r7}
 8007b8c:	4770      	bx	lr

08007b8e <_ZSt13__copy_move_aILb0EPKdPdET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8007b8e:	b580      	push	{r7, lr}
 8007b90:	b086      	sub	sp, #24
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	60f8      	str	r0, [r7, #12]
 8007b96:	60b9      	str	r1, [r7, #8]
 8007b98:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivially_copyable(_ValueTypeI)
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	75fb      	strb	r3, [r7, #23]
			      _Category>::__copy_m(__first, __last, __result);
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	68b9      	ldr	r1, [r7, #8]
 8007ba2:	68f8      	ldr	r0, [r7, #12]
 8007ba4:	f000 f810 	bl	8007bc8 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIdEEPT_PKS3_S6_S4_>
 8007ba8:	4603      	mov	r3, r0
    }
 8007baa:	4618      	mov	r0, r3
 8007bac:	3718      	adds	r7, #24
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}

08007bb2 <_ZSt12__niter_wrapIPdET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8007bb2:	b480      	push	{r7}
 8007bb4:	b083      	sub	sp, #12
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	6078      	str	r0, [r7, #4]
 8007bba:	6039      	str	r1, [r7, #0]
    { return __res; }
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	370c      	adds	r7, #12
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bc80      	pop	{r7}
 8007bc6:	4770      	bx	lr

08007bc8 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIdEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b086      	sub	sp, #24
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8007bd4:	68ba      	ldr	r2, [r7, #8]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	1ad3      	subs	r3, r2, r3
 8007bda:	10db      	asrs	r3, r3, #3
 8007bdc:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d006      	beq.n	8007bf2 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIdEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	00db      	lsls	r3, r3, #3
 8007be8:	461a      	mov	r2, r3
 8007bea:	68f9      	ldr	r1, [r7, #12]
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f002 fced 	bl	800a5cc <memmove>
	  return __result + _Num;
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	00db      	lsls	r3, r3, #3
 8007bf6:	687a      	ldr	r2, [r7, #4]
 8007bf8:	4413      	add	r3, r2
	}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3718      	adds	r7, #24
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}
 8007c02:	0000      	movs	r0, r0
 8007c04:	0000      	movs	r0, r0
	...

08007c08 <_ZN15Kalman_FiltresiC1Ev>:
#include "Kalman.hpp"
#include <math.h>


Kalman_Filtresi::Kalman_Filtresi()  {
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	4a2d      	ldr	r2, [pc, #180]	; (8007cc8 <_ZN15Kalman_FiltresiC1Ev+0xc0>)
 8007c14:	64da      	str	r2, [r3, #76]	; 0x4c
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	4a2b      	ldr	r2, [pc, #172]	; (8007cc8 <_ZN15Kalman_FiltresiC1Ev+0xc0>)
 8007c1a:	651a      	str	r2, [r3, #80]	; 0x50
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	4a2a      	ldr	r2, [pc, #168]	; (8007cc8 <_ZN15Kalman_FiltresiC1Ev+0xc0>)
 8007c20:	655a      	str	r2, [r3, #84]	; 0x54
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	4a28      	ldr	r2, [pc, #160]	; (8007cc8 <_ZN15Kalman_FiltresiC1Ev+0xc0>)
 8007c26:	659a      	str	r2, [r3, #88]	; 0x58
 8007c28:	6879      	ldr	r1, [r7, #4]
 8007c2a:	a321      	add	r3, pc, #132	; (adr r3, 8007cb0 <_ZN15Kalman_FiltresiC1Ev+0xa8>)
 8007c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c30:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 8007c34:	6879      	ldr	r1, [r7, #4]
 8007c36:	a31e      	add	r3, pc, #120	; (adr r3, 8007cb0 <_ZN15Kalman_FiltresiC1Ev+0xa8>)
 8007c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3c:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
 8007c40:	6879      	ldr	r1, [r7, #4]
 8007c42:	a31d      	add	r3, pc, #116	; (adr r3, 8007cb8 <_ZN15Kalman_FiltresiC1Ev+0xb0>)
 8007c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c48:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 8007c4c:	6879      	ldr	r1, [r7, #4]
 8007c4e:	a31a      	add	r3, pc, #104	; (adr r3, 8007cb8 <_ZN15Kalman_FiltresiC1Ev+0xb0>)
 8007c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c54:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
 8007c58:	6879      	ldr	r1, [r7, #4]
 8007c5a:	a319      	add	r3, pc, #100	; (adr r3, 8007cc0 <_ZN15Kalman_FiltresiC1Ev+0xb8>)
 8007c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c60:	e9c1 2336 	strd	r2, r3, [r1, #216]	; 0xd8
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	4a19      	ldr	r2, [pc, #100]	; (8007ccc <_ZN15Kalman_FiltresiC1Ev+0xc4>)
 8007c68:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007c72:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	f7f8 ffef 	bl	8000c60 <__aeabi_i2f>
 8007c82:	4603      	mov	r3, r0
 8007c84:	4619      	mov	r1, r3
 8007c86:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8007c8a:	f7f9 f8f1 	bl	8000e70 <__aeabi_fdiv>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	4618      	mov	r0, r3
 8007c92:	f7f8 fbc1 	bl	8000418 <__aeabi_f2d>
 8007c96:	4602      	mov	r2, r0
 8007c98:	460b      	mov	r3, r1
 8007c9a:	6879      	ldr	r1, [r7, #4]
 8007c9c:	e9c1 233a 	strd	r2, r3, [r1, #232]	; 0xe8

}
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3708      	adds	r7, #8
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}
 8007caa:	bf00      	nop
 8007cac:	f3af 8000 	nop.w
 8007cb0:	47ae147b 	.word	0x47ae147b
 8007cb4:	3f847ae1 	.word	0x3f847ae1
 8007cb8:	d2f1a9fc 	.word	0xd2f1a9fc
 8007cbc:	3f50624d 	.word	0x3f50624d
 8007cc0:	00000000 	.word	0x00000000
 8007cc4:	40977000 	.word	0x40977000
 8007cc8:	42c80000 	.word	0x42c80000
 8007ccc:	42654ca3 	.word	0x42654ca3

08007cd0 <_ZN15Kalman_Filtresi3RunEPfS0_>:
	y_prev = y;

	return y;
}

void Kalman_Filtresi::Run(float gyro[3], float acc[3]) {
 8007cd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007cd4:	b094      	sub	sp, #80	; 0x50
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007cda:	62b9      	str	r1, [r7, #40]	; 0x28
 8007cdc:	627a      	str	r2, [r7, #36]	; 0x24

  float accX = acc[0]; 
 8007cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	64fb      	str	r3, [r7, #76]	; 0x4c
  float accY = acc[1];
 8007ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	64bb      	str	r3, [r7, #72]	; 0x48
  float accZ = acc[2];
 8007cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	647b      	str	r3, [r7, #68]	; 0x44

  float gyroX = gyro[0]; 
 8007cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	643b      	str	r3, [r7, #64]	; 0x40
  float gyroY = gyro[1];
 8007cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	63fb      	str	r3, [r7, #60]	; 0x3c
  float gyroZ = gyro[2];
 8007cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	63bb      	str	r3, [r7, #56]	; 0x38

    //---IMU KSM----
    //=================================
  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 8007d02:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007d04:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8007d06:	f7f8 ffff 	bl	8000d08 <__aeabi_fmul>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	461c      	mov	r4, r3
 8007d0e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007d10:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8007d12:	f7f8 fff9 	bl	8000d08 <__aeabi_fmul>
 8007d16:	4603      	mov	r3, r0
 8007d18:	4619      	mov	r1, r3
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	f7f8 feec 	bl	8000af8 <__addsf3>
 8007d20:	4603      	mov	r3, r0
 8007d22:	461c      	mov	r4, r3
 8007d24:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007d26:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8007d28:	f7f8 ffee 	bl	8000d08 <__aeabi_fmul>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	4619      	mov	r1, r3
 8007d30:	4620      	mov	r0, r4
 8007d32:	f7f8 fee1 	bl	8000af8 <__addsf3>
 8007d36:	4603      	mov	r3, r0
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f7f9 fb31 	bl	80013a0 <_ZSt4sqrtf>
 8007d3e:	6378      	str	r0, [r7, #52]	; 0x34

  pitch_acc =  asin(accX/acctop)*rad2deg + PITCH_OFFSET;
 8007d40:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007d42:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8007d44:	f7f9 f894 	bl	8000e70 <__aeabi_fdiv>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f7f9 fb10 	bl	8001370 <_ZSt4asinf>
 8007d50:	4602      	mov	r2, r0
 8007d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007d58:	4619      	mov	r1, r3
 8007d5a:	4610      	mov	r0, r2
 8007d5c:	f7f8 ffd4 	bl	8000d08 <__aeabi_fmul>
 8007d60:	4603      	mov	r3, r0
 8007d62:	49c1      	ldr	r1, [pc, #772]	; (8008068 <_ZN15Kalman_Filtresi3RunEPfS0_+0x398>)
 8007d64:	4618      	mov	r0, r3
 8007d66:	f7f8 fec5 	bl	8000af4 <__aeabi_fsub>
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d70:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
  roll_acc  =  asin(accY/acctop)*rad2deg + ROLL_OFFSET;
 8007d74:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007d76:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8007d78:	f7f9 f87a 	bl	8000e70 <__aeabi_fdiv>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f7f9 faf6 	bl	8001370 <_ZSt4asinf>
 8007d84:	4602      	mov	r2, r0
 8007d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	4610      	mov	r0, r2
 8007d90:	f7f8 ffba 	bl	8000d08 <__aeabi_fmul>
 8007d94:	4603      	mov	r3, r0
 8007d96:	49b5      	ldr	r1, [pc, #724]	; (800806c <_ZN15Kalman_Filtresi3RunEPfS0_+0x39c>)
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f7f8 fead 	bl	8000af8 <__addsf3>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	461a      	mov	r2, r3
 8007da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007da4:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

  //pitch_acc = lpf(pitch_acc);
  //roll_acc = lpf(roll_acc);


  pitch_gyro = gyroY * st;
 8007da8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007daa:	f7f8 fb35 	bl	8000418 <__aeabi_f2d>
 8007dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007db0:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007db4:	f7f8 fb88 	bl	80004c8 <__aeabi_dmul>
 8007db8:	4602      	mov	r2, r0
 8007dba:	460b      	mov	r3, r1
 8007dbc:	4610      	mov	r0, r2
 8007dbe:	4619      	mov	r1, r3
 8007dc0:	f7f8 fe44 	bl	8000a4c <__aeabi_d2f>
 8007dc4:	4602      	mov	r2, r0
 8007dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dc8:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
  roll_gyro =  gyroX * st;
 8007dcc:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8007dce:	f7f8 fb23 	bl	8000418 <__aeabi_f2d>
 8007dd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dd4:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007dd8:	f7f8 fb76 	bl	80004c8 <__aeabi_dmul>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	460b      	mov	r3, r1
 8007de0:	4610      	mov	r0, r2
 8007de2:	4619      	mov	r1, r3
 8007de4:	f7f8 fe32 	bl	8000a4c <__aeabi_d2f>
 8007de8:	4602      	mov	r2, r0
 8007dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dec:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    attitude.pitch_acc = pitch_acc;
    attitude.yaw_acc = yaw_acc;
    //printf("\npitc_acc: %.2f", pitch_acc);
  #endif
    
    if(gyro_ready) {
 8007df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007df2:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	f000 8636 	beq.w	8008a68 <_ZN15Kalman_Filtresi3RunEPfS0_+0xd98>

    pitch_comp=(pitch_gyro+pitch_eski)*0.998+pitch_acc*0.002;	//Tmleyen filtre
 8007dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dfe:	f8d3 2138 	ldr.w	r2, [r3, #312]	; 0x138
 8007e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e04:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8007e08:	4619      	mov	r1, r3
 8007e0a:	4610      	mov	r0, r2
 8007e0c:	f7f8 fe74 	bl	8000af8 <__addsf3>
 8007e10:	4603      	mov	r3, r0
 8007e12:	4618      	mov	r0, r3
 8007e14:	f7f8 fb00 	bl	8000418 <__aeabi_f2d>
 8007e18:	a38f      	add	r3, pc, #572	; (adr r3, 8008058 <_ZN15Kalman_Filtresi3RunEPfS0_+0x388>)
 8007e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1e:	f7f8 fb53 	bl	80004c8 <__aeabi_dmul>
 8007e22:	4602      	mov	r2, r0
 8007e24:	460b      	mov	r3, r1
 8007e26:	4614      	mov	r4, r2
 8007e28:	461d      	mov	r5, r3
 8007e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e2c:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8007e30:	4618      	mov	r0, r3
 8007e32:	f7f8 faf1 	bl	8000418 <__aeabi_f2d>
 8007e36:	a38a      	add	r3, pc, #552	; (adr r3, 8008060 <_ZN15Kalman_Filtresi3RunEPfS0_+0x390>)
 8007e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e3c:	f7f8 fb44 	bl	80004c8 <__aeabi_dmul>
 8007e40:	4602      	mov	r2, r0
 8007e42:	460b      	mov	r3, r1
 8007e44:	4620      	mov	r0, r4
 8007e46:	4629      	mov	r1, r5
 8007e48:	f7f8 f988 	bl	800015c <__adddf3>
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	460b      	mov	r3, r1
 8007e50:	4610      	mov	r0, r2
 8007e52:	4619      	mov	r1, r3
 8007e54:	f7f8 fdfa 	bl	8000a4c <__aeabi_d2f>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e5c:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
    roll_comp =(roll_gyro+roll_eski)*0.998+roll_acc*0.002;		//Tmleyen filtre
 8007e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e62:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 8007e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e68:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8007e6c:	4619      	mov	r1, r3
 8007e6e:	4610      	mov	r0, r2
 8007e70:	f7f8 fe42 	bl	8000af8 <__addsf3>
 8007e74:	4603      	mov	r3, r0
 8007e76:	4618      	mov	r0, r3
 8007e78:	f7f8 face 	bl	8000418 <__aeabi_f2d>
 8007e7c:	a376      	add	r3, pc, #472	; (adr r3, 8008058 <_ZN15Kalman_Filtresi3RunEPfS0_+0x388>)
 8007e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e82:	f7f8 fb21 	bl	80004c8 <__aeabi_dmul>
 8007e86:	4602      	mov	r2, r0
 8007e88:	460b      	mov	r3, r1
 8007e8a:	4614      	mov	r4, r2
 8007e8c:	461d      	mov	r5, r3
 8007e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e90:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8007e94:	4618      	mov	r0, r3
 8007e96:	f7f8 fabf 	bl	8000418 <__aeabi_f2d>
 8007e9a:	a371      	add	r3, pc, #452	; (adr r3, 8008060 <_ZN15Kalman_Filtresi3RunEPfS0_+0x390>)
 8007e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea0:	f7f8 fb12 	bl	80004c8 <__aeabi_dmul>
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	460b      	mov	r3, r1
 8007ea8:	4620      	mov	r0, r4
 8007eaa:	4629      	mov	r1, r5
 8007eac:	f7f8 f956 	bl	800015c <__adddf3>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	460b      	mov	r3, r1
 8007eb4:	4610      	mov	r0, r2
 8007eb6:	4619      	mov	r1, r3
 8007eb8:	f7f8 fdc8 	bl	8000a4c <__aeabi_d2f>
 8007ebc:	4602      	mov	r2, r0
 8007ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ec0:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140

    pitch_ekf = pitch_ekf - st*pitch_bias + gyroY*(st) + ((pitch_acc - pitch_ekf + st*pitch_bias - gyroY*(st))*(S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st)))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 8007ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ec6:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f7f8 faa4 	bl	8000418 <__aeabi_f2d>
 8007ed0:	4680      	mov	r8, r0
 8007ed2:	4689      	mov	r9, r1
 8007ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed6:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8007eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f7f8 fa9a 	bl	8000418 <__aeabi_f2d>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	460b      	mov	r3, r1
 8007ee8:	4620      	mov	r0, r4
 8007eea:	4629      	mov	r1, r5
 8007eec:	f7f8 faec 	bl	80004c8 <__aeabi_dmul>
 8007ef0:	4602      	mov	r2, r0
 8007ef2:	460b      	mov	r3, r1
 8007ef4:	4640      	mov	r0, r8
 8007ef6:	4649      	mov	r1, r9
 8007ef8:	f7f8 f92e 	bl	8000158 <__aeabi_dsub>
 8007efc:	4602      	mov	r2, r0
 8007efe:	460b      	mov	r3, r1
 8007f00:	4614      	mov	r4, r2
 8007f02:	461d      	mov	r5, r3
 8007f04:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007f06:	f7f8 fa87 	bl	8000418 <__aeabi_f2d>
 8007f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f0c:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007f10:	f7f8 fada 	bl	80004c8 <__aeabi_dmul>
 8007f14:	4602      	mov	r2, r0
 8007f16:	460b      	mov	r3, r1
 8007f18:	4620      	mov	r0, r4
 8007f1a:	4629      	mov	r1, r5
 8007f1c:	f7f8 f91e 	bl	800015c <__adddf3>
 8007f20:	4602      	mov	r2, r0
 8007f22:	460b      	mov	r3, r1
 8007f24:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8007f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f2a:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 8007f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f30:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8007f34:	4619      	mov	r1, r3
 8007f36:	4610      	mov	r0, r2
 8007f38:	f7f8 fddc 	bl	8000af4 <__aeabi_fsub>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f7f8 fa6a 	bl	8000418 <__aeabi_f2d>
 8007f44:	4680      	mov	r8, r0
 8007f46:	4689      	mov	r9, r1
 8007f48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f4a:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8007f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7f8 fa60 	bl	8000418 <__aeabi_f2d>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	460b      	mov	r3, r1
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	4629      	mov	r1, r5
 8007f60:	f7f8 fab2 	bl	80004c8 <__aeabi_dmul>
 8007f64:	4602      	mov	r2, r0
 8007f66:	460b      	mov	r3, r1
 8007f68:	4640      	mov	r0, r8
 8007f6a:	4649      	mov	r1, r9
 8007f6c:	f7f8 f8f6 	bl	800015c <__adddf3>
 8007f70:	4602      	mov	r2, r0
 8007f72:	460b      	mov	r3, r1
 8007f74:	4614      	mov	r4, r2
 8007f76:	461d      	mov	r5, r3
 8007f78:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007f7a:	f7f8 fa4d 	bl	8000418 <__aeabi_f2d>
 8007f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f80:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007f84:	f7f8 faa0 	bl	80004c8 <__aeabi_dmul>
 8007f88:	4602      	mov	r2, r0
 8007f8a:	460b      	mov	r3, r1
 8007f8c:	4620      	mov	r0, r4
 8007f8e:	4629      	mov	r1, r5
 8007f90:	f7f8 f8e2 	bl	8000158 <__aeabi_dsub>
 8007f94:	4602      	mov	r2, r0
 8007f96:	460b      	mov	r3, r1
 8007f98:	e9c7 2300 	strd	r2, r3, [r7]
 8007f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	f7f8 fa39 	bl	8000418 <__aeabi_f2d>
 8007fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fa8:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8007fac:	f7f8 f8d6 	bl	800015c <__adddf3>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	4614      	mov	r4, r2
 8007fb6:	461d      	mov	r5, r3
 8007fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f7f8 fa2b 	bl	8000418 <__aeabi_f2d>
 8007fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fc4:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8007fc8:	f7f8 fa7e 	bl	80004c8 <__aeabi_dmul>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	460b      	mov	r3, r1
 8007fd0:	4620      	mov	r0, r4
 8007fd2:	4629      	mov	r1, r5
 8007fd4:	f7f8 f8c0 	bl	8000158 <__aeabi_dsub>
 8007fd8:	4602      	mov	r2, r0
 8007fda:	460b      	mov	r3, r1
 8007fdc:	4692      	mov	sl, r2
 8007fde:	469b      	mov	fp, r3
 8007fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fe2:	e9d3 893a 	ldrd	r8, r9, [r3, #232]	; 0xe8
 8007fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fe8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fea:	4618      	mov	r0, r3
 8007fec:	f7f8 fa14 	bl	8000418 <__aeabi_f2d>
 8007ff0:	4604      	mov	r4, r0
 8007ff2:	460d      	mov	r5, r1
 8007ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f7f8 fa0d 	bl	8000418 <__aeabi_f2d>
 8007ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008000:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8008004:	f7f8 fa60 	bl	80004c8 <__aeabi_dmul>
 8008008:	4602      	mov	r2, r0
 800800a:	460b      	mov	r3, r1
 800800c:	4620      	mov	r0, r4
 800800e:	4629      	mov	r1, r5
 8008010:	f7f8 f8a2 	bl	8000158 <__aeabi_dsub>
 8008014:	4602      	mov	r2, r0
 8008016:	460b      	mov	r3, r1
 8008018:	4640      	mov	r0, r8
 800801a:	4649      	mov	r1, r9
 800801c:	f7f8 fa54 	bl	80004c8 <__aeabi_dmul>
 8008020:	4602      	mov	r2, r0
 8008022:	460b      	mov	r3, r1
 8008024:	4650      	mov	r0, sl
 8008026:	4659      	mov	r1, fp
 8008028:	f7f8 f896 	bl	8000158 <__aeabi_dsub>
 800802c:	4602      	mov	r2, r0
 800802e:	460b      	mov	r3, r1
 8008030:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008034:	f7f8 fa48 	bl	80004c8 <__aeabi_dmul>
 8008038:	4602      	mov	r2, r0
 800803a:	460b      	mov	r3, r1
 800803c:	e9c7 2300 	strd	r2, r3, [r7]
 8008040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008042:	e9d3 4536 	ldrd	r4, r5, [r3, #216]	; 0xd8
 8008046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800804a:	4618      	mov	r0, r3
 800804c:	f7f8 f9e4 	bl	8000418 <__aeabi_f2d>
 8008050:	4602      	mov	r2, r0
 8008052:	e00d      	b.n	8008070 <_ZN15Kalman_Filtresi3RunEPfS0_+0x3a0>
 8008054:	f3af 8000 	nop.w
 8008058:	b22d0e56 	.word	0xb22d0e56
 800805c:	3fefef9d 	.word	0x3fefef9d
 8008060:	d2f1a9fc 	.word	0xd2f1a9fc
 8008064:	3f60624d 	.word	0x3f60624d
 8008068:	40c80000 	.word	0x40c80000
 800806c:	40400000 	.word	0x40400000
 8008070:	460b      	mov	r3, r1
 8008072:	4620      	mov	r0, r4
 8008074:	4629      	mov	r1, r5
 8008076:	f7f8 f871 	bl	800015c <__adddf3>
 800807a:	4602      	mov	r2, r0
 800807c:	460b      	mov	r3, r1
 800807e:	4610      	mov	r0, r2
 8008080:	4619      	mov	r1, r3
 8008082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008084:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8008088:	f7f8 f868 	bl	800015c <__adddf3>
 800808c:	4602      	mov	r2, r0
 800808e:	460b      	mov	r3, r1
 8008090:	4614      	mov	r4, r2
 8008092:	461d      	mov	r5, r3
 8008094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008098:	4618      	mov	r0, r3
 800809a:	f7f8 f9bd 	bl	8000418 <__aeabi_f2d>
 800809e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080a0:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80080a4:	f7f8 fa10 	bl	80004c8 <__aeabi_dmul>
 80080a8:	4602      	mov	r2, r0
 80080aa:	460b      	mov	r3, r1
 80080ac:	4620      	mov	r0, r4
 80080ae:	4629      	mov	r1, r5
 80080b0:	f7f8 f852 	bl	8000158 <__aeabi_dsub>
 80080b4:	4602      	mov	r2, r0
 80080b6:	460b      	mov	r3, r1
 80080b8:	4692      	mov	sl, r2
 80080ba:	469b      	mov	fp, r3
 80080bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080be:	e9d3 893a 	ldrd	r8, r9, [r3, #232]	; 0xe8
 80080c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080c6:	4618      	mov	r0, r3
 80080c8:	f7f8 f9a6 	bl	8000418 <__aeabi_f2d>
 80080cc:	4604      	mov	r4, r0
 80080ce:	460d      	mov	r5, r1
 80080d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080d4:	4618      	mov	r0, r3
 80080d6:	f7f8 f99f 	bl	8000418 <__aeabi_f2d>
 80080da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080dc:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80080e0:	f7f8 f9f2 	bl	80004c8 <__aeabi_dmul>
 80080e4:	4602      	mov	r2, r0
 80080e6:	460b      	mov	r3, r1
 80080e8:	4620      	mov	r0, r4
 80080ea:	4629      	mov	r1, r5
 80080ec:	f7f8 f834 	bl	8000158 <__aeabi_dsub>
 80080f0:	4602      	mov	r2, r0
 80080f2:	460b      	mov	r3, r1
 80080f4:	4640      	mov	r0, r8
 80080f6:	4649      	mov	r1, r9
 80080f8:	f7f8 f9e6 	bl	80004c8 <__aeabi_dmul>
 80080fc:	4602      	mov	r2, r0
 80080fe:	460b      	mov	r3, r1
 8008100:	4650      	mov	r0, sl
 8008102:	4659      	mov	r1, fp
 8008104:	f7f8 f828 	bl	8000158 <__aeabi_dsub>
 8008108:	4602      	mov	r2, r0
 800810a:	460b      	mov	r3, r1
 800810c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008110:	f7f8 fb04 	bl	800071c <__aeabi_ddiv>
 8008114:	4602      	mov	r2, r0
 8008116:	460b      	mov	r3, r1
 8008118:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800811c:	f7f8 f81e 	bl	800015c <__adddf3>
 8008120:	4602      	mov	r2, r0
 8008122:	460b      	mov	r3, r1
 8008124:	4610      	mov	r0, r2
 8008126:	4619      	mov	r1, r3
 8008128:	f7f8 fc90 	bl	8000a4c <__aeabi_d2f>
 800812c:	4602      	mov	r2, r0
 800812e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008130:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pitch_bias = pitch_bias + ((S21_pitch + (sb_p) - S22_pitch*(st))*(pitch_acc - pitch_ekf + st*pitch_bias - gyroY*(st)))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 8008134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008138:	4618      	mov	r0, r3
 800813a:	f7f8 f96d 	bl	8000418 <__aeabi_f2d>
 800813e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8008142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008144:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008146:	4618      	mov	r0, r3
 8008148:	f7f8 f966 	bl	8000418 <__aeabi_f2d>
 800814c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800814e:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8008152:	f7f8 f803 	bl	800015c <__adddf3>
 8008156:	4602      	mov	r2, r0
 8008158:	460b      	mov	r3, r1
 800815a:	4614      	mov	r4, r2
 800815c:	461d      	mov	r5, r3
 800815e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008162:	4618      	mov	r0, r3
 8008164:	f7f8 f958 	bl	8000418 <__aeabi_f2d>
 8008168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800816a:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800816e:	f7f8 f9ab 	bl	80004c8 <__aeabi_dmul>
 8008172:	4602      	mov	r2, r0
 8008174:	460b      	mov	r3, r1
 8008176:	4620      	mov	r0, r4
 8008178:	4629      	mov	r1, r5
 800817a:	f7f7 ffed 	bl	8000158 <__aeabi_dsub>
 800817e:	4602      	mov	r2, r0
 8008180:	460b      	mov	r3, r1
 8008182:	4692      	mov	sl, r2
 8008184:	469b      	mov	fp, r3
 8008186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008188:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 800818c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800818e:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8008192:	4619      	mov	r1, r3
 8008194:	4610      	mov	r0, r2
 8008196:	f7f8 fcad 	bl	8000af4 <__aeabi_fsub>
 800819a:	4603      	mov	r3, r0
 800819c:	4618      	mov	r0, r3
 800819e:	f7f8 f93b 	bl	8000418 <__aeabi_f2d>
 80081a2:	4680      	mov	r8, r0
 80081a4:	4689      	mov	r9, r1
 80081a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081a8:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 80081ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081b0:	4618      	mov	r0, r3
 80081b2:	f7f8 f931 	bl	8000418 <__aeabi_f2d>
 80081b6:	4602      	mov	r2, r0
 80081b8:	460b      	mov	r3, r1
 80081ba:	4620      	mov	r0, r4
 80081bc:	4629      	mov	r1, r5
 80081be:	f7f8 f983 	bl	80004c8 <__aeabi_dmul>
 80081c2:	4602      	mov	r2, r0
 80081c4:	460b      	mov	r3, r1
 80081c6:	4640      	mov	r0, r8
 80081c8:	4649      	mov	r1, r9
 80081ca:	f7f7 ffc7 	bl	800015c <__adddf3>
 80081ce:	4602      	mov	r2, r0
 80081d0:	460b      	mov	r3, r1
 80081d2:	4614      	mov	r4, r2
 80081d4:	461d      	mov	r5, r3
 80081d6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80081d8:	f7f8 f91e 	bl	8000418 <__aeabi_f2d>
 80081dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081de:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80081e2:	f7f8 f971 	bl	80004c8 <__aeabi_dmul>
 80081e6:	4602      	mov	r2, r0
 80081e8:	460b      	mov	r3, r1
 80081ea:	4620      	mov	r0, r4
 80081ec:	4629      	mov	r1, r5
 80081ee:	f7f7 ffb3 	bl	8000158 <__aeabi_dsub>
 80081f2:	4602      	mov	r2, r0
 80081f4:	460b      	mov	r3, r1
 80081f6:	4650      	mov	r0, sl
 80081f8:	4659      	mov	r1, fp
 80081fa:	f7f8 f965 	bl	80004c8 <__aeabi_dmul>
 80081fe:	4602      	mov	r2, r0
 8008200:	460b      	mov	r3, r1
 8008202:	e9c7 2300 	strd	r2, r3, [r7]
 8008206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008208:	e9d3 4536 	ldrd	r4, r5, [r3, #216]	; 0xd8
 800820c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800820e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008210:	4618      	mov	r0, r3
 8008212:	f7f8 f901 	bl	8000418 <__aeabi_f2d>
 8008216:	4602      	mov	r2, r0
 8008218:	460b      	mov	r3, r1
 800821a:	4620      	mov	r0, r4
 800821c:	4629      	mov	r1, r5
 800821e:	f7f7 ff9d 	bl	800015c <__adddf3>
 8008222:	4602      	mov	r2, r0
 8008224:	460b      	mov	r3, r1
 8008226:	4610      	mov	r0, r2
 8008228:	4619      	mov	r1, r3
 800822a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800822c:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8008230:	f7f7 ff94 	bl	800015c <__adddf3>
 8008234:	4602      	mov	r2, r0
 8008236:	460b      	mov	r3, r1
 8008238:	4614      	mov	r4, r2
 800823a:	461d      	mov	r5, r3
 800823c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800823e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008240:	4618      	mov	r0, r3
 8008242:	f7f8 f8e9 	bl	8000418 <__aeabi_f2d>
 8008246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008248:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800824c:	f7f8 f93c 	bl	80004c8 <__aeabi_dmul>
 8008250:	4602      	mov	r2, r0
 8008252:	460b      	mov	r3, r1
 8008254:	4620      	mov	r0, r4
 8008256:	4629      	mov	r1, r5
 8008258:	f7f7 ff7e 	bl	8000158 <__aeabi_dsub>
 800825c:	4602      	mov	r2, r0
 800825e:	460b      	mov	r3, r1
 8008260:	4692      	mov	sl, r2
 8008262:	469b      	mov	fp, r3
 8008264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008266:	e9d3 893a 	ldrd	r8, r9, [r3, #232]	; 0xe8
 800826a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800826c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800826e:	4618      	mov	r0, r3
 8008270:	f7f8 f8d2 	bl	8000418 <__aeabi_f2d>
 8008274:	4604      	mov	r4, r0
 8008276:	460d      	mov	r5, r1
 8008278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800827a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800827c:	4618      	mov	r0, r3
 800827e:	f7f8 f8cb 	bl	8000418 <__aeabi_f2d>
 8008282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008284:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8008288:	f7f8 f91e 	bl	80004c8 <__aeabi_dmul>
 800828c:	4602      	mov	r2, r0
 800828e:	460b      	mov	r3, r1
 8008290:	4620      	mov	r0, r4
 8008292:	4629      	mov	r1, r5
 8008294:	f7f7 ff60 	bl	8000158 <__aeabi_dsub>
 8008298:	4602      	mov	r2, r0
 800829a:	460b      	mov	r3, r1
 800829c:	4640      	mov	r0, r8
 800829e:	4649      	mov	r1, r9
 80082a0:	f7f8 f912 	bl	80004c8 <__aeabi_dmul>
 80082a4:	4602      	mov	r2, r0
 80082a6:	460b      	mov	r3, r1
 80082a8:	4650      	mov	r0, sl
 80082aa:	4659      	mov	r1, fp
 80082ac:	f7f7 ff54 	bl	8000158 <__aeabi_dsub>
 80082b0:	4602      	mov	r2, r0
 80082b2:	460b      	mov	r3, r1
 80082b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80082b8:	f7f8 fa30 	bl	800071c <__aeabi_ddiv>
 80082bc:	4602      	mov	r2, r0
 80082be:	460b      	mov	r3, r1
 80082c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80082c4:	f7f7 ff4a 	bl	800015c <__adddf3>
 80082c8:	4602      	mov	r2, r0
 80082ca:	460b      	mov	r3, r1
 80082cc:	4610      	mov	r0, r2
 80082ce:	4619      	mov	r1, r3
 80082d0:	f7f8 fbbc 	bl	8000a4c <__aeabi_d2f>
 80082d4:	4602      	mov	r2, r0
 80082d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082d8:	631a      	str	r2, [r3, #48]	; 0x30

  S11_pitch = -((S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st)) - 1)*(S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 80082da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082de:	4618      	mov	r0, r3
 80082e0:	f7f8 f89a 	bl	8000418 <__aeabi_f2d>
 80082e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082e6:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80082ea:	f7f7 ff37 	bl	800015c <__adddf3>
 80082ee:	4602      	mov	r2, r0
 80082f0:	460b      	mov	r3, r1
 80082f2:	4614      	mov	r4, r2
 80082f4:	461d      	mov	r5, r3
 80082f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082fa:	4618      	mov	r0, r3
 80082fc:	f7f8 f88c 	bl	8000418 <__aeabi_f2d>
 8008300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008302:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8008306:	f7f8 f8df 	bl	80004c8 <__aeabi_dmul>
 800830a:	4602      	mov	r2, r0
 800830c:	460b      	mov	r3, r1
 800830e:	4620      	mov	r0, r4
 8008310:	4629      	mov	r1, r5
 8008312:	f7f7 ff21 	bl	8000158 <__aeabi_dsub>
 8008316:	4602      	mov	r2, r0
 8008318:	460b      	mov	r3, r1
 800831a:	4692      	mov	sl, r2
 800831c:	469b      	mov	fp, r3
 800831e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008320:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8008324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008326:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008328:	4618      	mov	r0, r3
 800832a:	f7f8 f875 	bl	8000418 <__aeabi_f2d>
 800832e:	4680      	mov	r8, r0
 8008330:	4689      	mov	r9, r1
 8008332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008336:	4618      	mov	r0, r3
 8008338:	f7f8 f86e 	bl	8000418 <__aeabi_f2d>
 800833c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800833e:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8008342:	f7f8 f8c1 	bl	80004c8 <__aeabi_dmul>
 8008346:	4602      	mov	r2, r0
 8008348:	460b      	mov	r3, r1
 800834a:	4640      	mov	r0, r8
 800834c:	4649      	mov	r1, r9
 800834e:	f7f7 ff03 	bl	8000158 <__aeabi_dsub>
 8008352:	4602      	mov	r2, r0
 8008354:	460b      	mov	r3, r1
 8008356:	4620      	mov	r0, r4
 8008358:	4629      	mov	r1, r5
 800835a:	f7f8 f8b5 	bl	80004c8 <__aeabi_dmul>
 800835e:	4602      	mov	r2, r0
 8008360:	460b      	mov	r3, r1
 8008362:	4650      	mov	r0, sl
 8008364:	4659      	mov	r1, fp
 8008366:	f7f7 fef7 	bl	8000158 <__aeabi_dsub>
 800836a:	4602      	mov	r2, r0
 800836c:	460b      	mov	r3, r1
 800836e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8008372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008374:	e9d3 4536 	ldrd	r4, r5, [r3, #216]	; 0xd8
 8008378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800837a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800837c:	4618      	mov	r0, r3
 800837e:	f7f8 f84b 	bl	8000418 <__aeabi_f2d>
 8008382:	4602      	mov	r2, r0
 8008384:	460b      	mov	r3, r1
 8008386:	4620      	mov	r0, r4
 8008388:	4629      	mov	r1, r5
 800838a:	f7f7 fee7 	bl	800015c <__adddf3>
 800838e:	4602      	mov	r2, r0
 8008390:	460b      	mov	r3, r1
 8008392:	4610      	mov	r0, r2
 8008394:	4619      	mov	r1, r3
 8008396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008398:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 800839c:	f7f7 fede 	bl	800015c <__adddf3>
 80083a0:	4602      	mov	r2, r0
 80083a2:	460b      	mov	r3, r1
 80083a4:	4614      	mov	r4, r2
 80083a6:	461d      	mov	r5, r3
 80083a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083ac:	4618      	mov	r0, r3
 80083ae:	f7f8 f833 	bl	8000418 <__aeabi_f2d>
 80083b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083b4:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80083b8:	f7f8 f886 	bl	80004c8 <__aeabi_dmul>
 80083bc:	4602      	mov	r2, r0
 80083be:	460b      	mov	r3, r1
 80083c0:	4620      	mov	r0, r4
 80083c2:	4629      	mov	r1, r5
 80083c4:	f7f7 fec8 	bl	8000158 <__aeabi_dsub>
 80083c8:	4602      	mov	r2, r0
 80083ca:	460b      	mov	r3, r1
 80083cc:	4692      	mov	sl, r2
 80083ce:	469b      	mov	fp, r3
 80083d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083d2:	e9d3 893a 	ldrd	r8, r9, [r3, #232]	; 0xe8
 80083d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083da:	4618      	mov	r0, r3
 80083dc:	f7f8 f81c 	bl	8000418 <__aeabi_f2d>
 80083e0:	4604      	mov	r4, r0
 80083e2:	460d      	mov	r5, r1
 80083e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083e8:	4618      	mov	r0, r3
 80083ea:	f7f8 f815 	bl	8000418 <__aeabi_f2d>
 80083ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f0:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80083f4:	f7f8 f868 	bl	80004c8 <__aeabi_dmul>
 80083f8:	4602      	mov	r2, r0
 80083fa:	460b      	mov	r3, r1
 80083fc:	4620      	mov	r0, r4
 80083fe:	4629      	mov	r1, r5
 8008400:	f7f7 feaa 	bl	8000158 <__aeabi_dsub>
 8008404:	4602      	mov	r2, r0
 8008406:	460b      	mov	r3, r1
 8008408:	4640      	mov	r0, r8
 800840a:	4649      	mov	r1, r9
 800840c:	f7f8 f85c 	bl	80004c8 <__aeabi_dmul>
 8008410:	4602      	mov	r2, r0
 8008412:	460b      	mov	r3, r1
 8008414:	4650      	mov	r0, sl
 8008416:	4659      	mov	r1, fp
 8008418:	f7f7 fe9e 	bl	8000158 <__aeabi_dsub>
 800841c:	4602      	mov	r2, r0
 800841e:	460b      	mov	r3, r1
 8008420:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008424:	f7f8 f97a 	bl	800071c <__aeabi_ddiv>
 8008428:	4602      	mov	r2, r0
 800842a:	460b      	mov	r3, r1
 800842c:	4610      	mov	r0, r2
 800842e:	4619      	mov	r1, r3
 8008430:	f04f 0200 	mov.w	r2, #0
 8008434:	4bbc      	ldr	r3, [pc, #752]	; (8008728 <_ZN15Kalman_Filtresi3RunEPfS0_+0xa58>)
 8008436:	f7f7 fe8f 	bl	8000158 <__aeabi_dsub>
 800843a:	4602      	mov	r2, r0
 800843c:	460b      	mov	r3, r1
 800843e:	61ba      	str	r2, [r7, #24]
 8008440:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8008444:	61fb      	str	r3, [r7, #28]
 8008446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800844a:	4618      	mov	r0, r3
 800844c:	f7f7 ffe4 	bl	8000418 <__aeabi_f2d>
 8008450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008452:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8008456:	f7f7 fe81 	bl	800015c <__adddf3>
 800845a:	4602      	mov	r2, r0
 800845c:	460b      	mov	r3, r1
 800845e:	4614      	mov	r4, r2
 8008460:	461d      	mov	r5, r3
 8008462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008466:	4618      	mov	r0, r3
 8008468:	f7f7 ffd6 	bl	8000418 <__aeabi_f2d>
 800846c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800846e:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8008472:	f7f8 f829 	bl	80004c8 <__aeabi_dmul>
 8008476:	4602      	mov	r2, r0
 8008478:	460b      	mov	r3, r1
 800847a:	4620      	mov	r0, r4
 800847c:	4629      	mov	r1, r5
 800847e:	f7f7 fe6b 	bl	8000158 <__aeabi_dsub>
 8008482:	4602      	mov	r2, r0
 8008484:	460b      	mov	r3, r1
 8008486:	4692      	mov	sl, r2
 8008488:	469b      	mov	fp, r3
 800848a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800848c:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8008490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008492:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008494:	4618      	mov	r0, r3
 8008496:	f7f7 ffbf 	bl	8000418 <__aeabi_f2d>
 800849a:	4680      	mov	r8, r0
 800849c:	4689      	mov	r9, r1
 800849e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084a2:	4618      	mov	r0, r3
 80084a4:	f7f7 ffb8 	bl	8000418 <__aeabi_f2d>
 80084a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084aa:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80084ae:	f7f8 f80b 	bl	80004c8 <__aeabi_dmul>
 80084b2:	4602      	mov	r2, r0
 80084b4:	460b      	mov	r3, r1
 80084b6:	4640      	mov	r0, r8
 80084b8:	4649      	mov	r1, r9
 80084ba:	f7f7 fe4d 	bl	8000158 <__aeabi_dsub>
 80084be:	4602      	mov	r2, r0
 80084c0:	460b      	mov	r3, r1
 80084c2:	4620      	mov	r0, r4
 80084c4:	4629      	mov	r1, r5
 80084c6:	f7f7 ffff 	bl	80004c8 <__aeabi_dmul>
 80084ca:	4602      	mov	r2, r0
 80084cc:	460b      	mov	r3, r1
 80084ce:	4650      	mov	r0, sl
 80084d0:	4659      	mov	r1, fp
 80084d2:	f7f7 fe41 	bl	8000158 <__aeabi_dsub>
 80084d6:	4602      	mov	r2, r0
 80084d8:	460b      	mov	r3, r1
 80084da:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80084de:	f7f7 fff3 	bl	80004c8 <__aeabi_dmul>
 80084e2:	4602      	mov	r2, r0
 80084e4:	460b      	mov	r3, r1
 80084e6:	4610      	mov	r0, r2
 80084e8:	4619      	mov	r1, r3
 80084ea:	f7f8 faaf 	bl	8000a4c <__aeabi_d2f>
 80084ee:	4602      	mov	r2, r0
 80084f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084f2:	64da      	str	r2, [r3, #76]	; 0x4c
  S12_pitch = -((S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st)) - 1)*(S12_pitch + (sa_p) - S22_pitch*st);
 80084f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084f8:	4618      	mov	r0, r3
 80084fa:	f7f7 ff8d 	bl	8000418 <__aeabi_f2d>
 80084fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008500:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8008504:	f7f7 fe2a 	bl	800015c <__adddf3>
 8008508:	4602      	mov	r2, r0
 800850a:	460b      	mov	r3, r1
 800850c:	4614      	mov	r4, r2
 800850e:	461d      	mov	r5, r3
 8008510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008514:	4618      	mov	r0, r3
 8008516:	f7f7 ff7f 	bl	8000418 <__aeabi_f2d>
 800851a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800851c:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8008520:	f7f7 ffd2 	bl	80004c8 <__aeabi_dmul>
 8008524:	4602      	mov	r2, r0
 8008526:	460b      	mov	r3, r1
 8008528:	4620      	mov	r0, r4
 800852a:	4629      	mov	r1, r5
 800852c:	f7f7 fe14 	bl	8000158 <__aeabi_dsub>
 8008530:	4602      	mov	r2, r0
 8008532:	460b      	mov	r3, r1
 8008534:	4692      	mov	sl, r2
 8008536:	469b      	mov	fp, r3
 8008538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800853a:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 800853e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008540:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008542:	4618      	mov	r0, r3
 8008544:	f7f7 ff68 	bl	8000418 <__aeabi_f2d>
 8008548:	4680      	mov	r8, r0
 800854a:	4689      	mov	r9, r1
 800854c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800854e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008550:	4618      	mov	r0, r3
 8008552:	f7f7 ff61 	bl	8000418 <__aeabi_f2d>
 8008556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008558:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800855c:	f7f7 ffb4 	bl	80004c8 <__aeabi_dmul>
 8008560:	4602      	mov	r2, r0
 8008562:	460b      	mov	r3, r1
 8008564:	4640      	mov	r0, r8
 8008566:	4649      	mov	r1, r9
 8008568:	f7f7 fdf6 	bl	8000158 <__aeabi_dsub>
 800856c:	4602      	mov	r2, r0
 800856e:	460b      	mov	r3, r1
 8008570:	4620      	mov	r0, r4
 8008572:	4629      	mov	r1, r5
 8008574:	f7f7 ffa8 	bl	80004c8 <__aeabi_dmul>
 8008578:	4602      	mov	r2, r0
 800857a:	460b      	mov	r3, r1
 800857c:	4650      	mov	r0, sl
 800857e:	4659      	mov	r1, fp
 8008580:	f7f7 fdea 	bl	8000158 <__aeabi_dsub>
 8008584:	4602      	mov	r2, r0
 8008586:	460b      	mov	r3, r1
 8008588:	4692      	mov	sl, r2
 800858a:	469b      	mov	fp, r3
 800858c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800858e:	e9d3 4536 	ldrd	r4, r5, [r3, #216]	; 0xd8
 8008592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008596:	4618      	mov	r0, r3
 8008598:	f7f7 ff3e 	bl	8000418 <__aeabi_f2d>
 800859c:	4602      	mov	r2, r0
 800859e:	460b      	mov	r3, r1
 80085a0:	4620      	mov	r0, r4
 80085a2:	4629      	mov	r1, r5
 80085a4:	f7f7 fdda 	bl	800015c <__adddf3>
 80085a8:	4602      	mov	r2, r0
 80085aa:	460b      	mov	r3, r1
 80085ac:	4610      	mov	r0, r2
 80085ae:	4619      	mov	r1, r3
 80085b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085b2:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80085b6:	f7f7 fdd1 	bl	800015c <__adddf3>
 80085ba:	4602      	mov	r2, r0
 80085bc:	460b      	mov	r3, r1
 80085be:	4614      	mov	r4, r2
 80085c0:	461d      	mov	r5, r3
 80085c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085c6:	4618      	mov	r0, r3
 80085c8:	f7f7 ff26 	bl	8000418 <__aeabi_f2d>
 80085cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085ce:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80085d2:	f7f7 ff79 	bl	80004c8 <__aeabi_dmul>
 80085d6:	4602      	mov	r2, r0
 80085d8:	460b      	mov	r3, r1
 80085da:	4620      	mov	r0, r4
 80085dc:	4629      	mov	r1, r5
 80085de:	f7f7 fdbb 	bl	8000158 <__aeabi_dsub>
 80085e2:	4602      	mov	r2, r0
 80085e4:	460b      	mov	r3, r1
 80085e6:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80085ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085ec:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 80085f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085f4:	4618      	mov	r0, r3
 80085f6:	f7f7 ff0f 	bl	8000418 <__aeabi_f2d>
 80085fa:	4680      	mov	r8, r0
 80085fc:	4689      	mov	r9, r1
 80085fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008600:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008602:	4618      	mov	r0, r3
 8008604:	f7f7 ff08 	bl	8000418 <__aeabi_f2d>
 8008608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800860a:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800860e:	f7f7 ff5b 	bl	80004c8 <__aeabi_dmul>
 8008612:	4602      	mov	r2, r0
 8008614:	460b      	mov	r3, r1
 8008616:	4640      	mov	r0, r8
 8008618:	4649      	mov	r1, r9
 800861a:	f7f7 fd9d 	bl	8000158 <__aeabi_dsub>
 800861e:	4602      	mov	r2, r0
 8008620:	460b      	mov	r3, r1
 8008622:	4620      	mov	r0, r4
 8008624:	4629      	mov	r1, r5
 8008626:	f7f7 ff4f 	bl	80004c8 <__aeabi_dmul>
 800862a:	4602      	mov	r2, r0
 800862c:	460b      	mov	r3, r1
 800862e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008632:	f7f7 fd91 	bl	8000158 <__aeabi_dsub>
 8008636:	4602      	mov	r2, r0
 8008638:	460b      	mov	r3, r1
 800863a:	4650      	mov	r0, sl
 800863c:	4659      	mov	r1, fp
 800863e:	f7f8 f86d 	bl	800071c <__aeabi_ddiv>
 8008642:	4602      	mov	r2, r0
 8008644:	460b      	mov	r3, r1
 8008646:	4610      	mov	r0, r2
 8008648:	4619      	mov	r1, r3
 800864a:	f04f 0200 	mov.w	r2, #0
 800864e:	4b36      	ldr	r3, [pc, #216]	; (8008728 <_ZN15Kalman_Filtresi3RunEPfS0_+0xa58>)
 8008650:	f7f7 fd82 	bl	8000158 <__aeabi_dsub>
 8008654:	4602      	mov	r2, r0
 8008656:	460b      	mov	r3, r1
 8008658:	613a      	str	r2, [r7, #16]
 800865a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800865e:	617b      	str	r3, [r7, #20]
 8008660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008662:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008664:	4618      	mov	r0, r3
 8008666:	f7f7 fed7 	bl	8000418 <__aeabi_f2d>
 800866a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800866c:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8008670:	f7f7 fd74 	bl	800015c <__adddf3>
 8008674:	4602      	mov	r2, r0
 8008676:	460b      	mov	r3, r1
 8008678:	4614      	mov	r4, r2
 800867a:	461d      	mov	r5, r3
 800867c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800867e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008680:	4618      	mov	r0, r3
 8008682:	f7f7 fec9 	bl	8000418 <__aeabi_f2d>
 8008686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008688:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800868c:	f7f7 ff1c 	bl	80004c8 <__aeabi_dmul>
 8008690:	4602      	mov	r2, r0
 8008692:	460b      	mov	r3, r1
 8008694:	4620      	mov	r0, r4
 8008696:	4629      	mov	r1, r5
 8008698:	f7f7 fd5e 	bl	8000158 <__aeabi_dsub>
 800869c:	4602      	mov	r2, r0
 800869e:	460b      	mov	r3, r1
 80086a0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80086a4:	f7f7 ff10 	bl	80004c8 <__aeabi_dmul>
 80086a8:	4602      	mov	r2, r0
 80086aa:	460b      	mov	r3, r1
 80086ac:	4610      	mov	r0, r2
 80086ae:	4619      	mov	r1, r3
 80086b0:	f7f8 f9cc 	bl	8000a4c <__aeabi_d2f>
 80086b4:	4602      	mov	r2, r0
 80086b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086b8:	651a      	str	r2, [r3, #80]	; 0x50
  S21_pitch = S21_pitch + (sb_p) - S22_pitch*(st) - ((S21_pitch + (sb_p) - S22_pitch*(st))*(S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st)))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 80086ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086be:	4618      	mov	r0, r3
 80086c0:	f7f7 feaa 	bl	8000418 <__aeabi_f2d>
 80086c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086c6:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80086ca:	f7f7 fd47 	bl	800015c <__adddf3>
 80086ce:	4602      	mov	r2, r0
 80086d0:	460b      	mov	r3, r1
 80086d2:	4614      	mov	r4, r2
 80086d4:	461d      	mov	r5, r3
 80086d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086da:	4618      	mov	r0, r3
 80086dc:	f7f7 fe9c 	bl	8000418 <__aeabi_f2d>
 80086e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086e2:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80086e6:	f7f7 feef 	bl	80004c8 <__aeabi_dmul>
 80086ea:	4602      	mov	r2, r0
 80086ec:	460b      	mov	r3, r1
 80086ee:	4620      	mov	r0, r4
 80086f0:	4629      	mov	r1, r5
 80086f2:	f7f7 fd31 	bl	8000158 <__aeabi_dsub>
 80086f6:	4602      	mov	r2, r0
 80086f8:	460b      	mov	r3, r1
 80086fa:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80086fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008702:	4618      	mov	r0, r3
 8008704:	f7f7 fe88 	bl	8000418 <__aeabi_f2d>
 8008708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800870a:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 800870e:	f7f7 fd25 	bl	800015c <__adddf3>
 8008712:	4602      	mov	r2, r0
 8008714:	460b      	mov	r3, r1
 8008716:	4614      	mov	r4, r2
 8008718:	461d      	mov	r5, r3
 800871a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800871c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800871e:	4618      	mov	r0, r3
 8008720:	f7f7 fe7a 	bl	8000418 <__aeabi_f2d>
 8008724:	e002      	b.n	800872c <_ZN15Kalman_Filtresi3RunEPfS0_+0xa5c>
 8008726:	bf00      	nop
 8008728:	3ff00000 	.word	0x3ff00000
 800872c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800872e:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8008732:	f7f7 fec9 	bl	80004c8 <__aeabi_dmul>
 8008736:	4602      	mov	r2, r0
 8008738:	460b      	mov	r3, r1
 800873a:	4620      	mov	r0, r4
 800873c:	4629      	mov	r1, r5
 800873e:	f7f7 fd0b 	bl	8000158 <__aeabi_dsub>
 8008742:	4602      	mov	r2, r0
 8008744:	460b      	mov	r3, r1
 8008746:	4692      	mov	sl, r2
 8008748:	469b      	mov	fp, r3
 800874a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800874c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800874e:	4618      	mov	r0, r3
 8008750:	f7f7 fe62 	bl	8000418 <__aeabi_f2d>
 8008754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008756:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 800875a:	f7f7 fcff 	bl	800015c <__adddf3>
 800875e:	4602      	mov	r2, r0
 8008760:	460b      	mov	r3, r1
 8008762:	4614      	mov	r4, r2
 8008764:	461d      	mov	r5, r3
 8008766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800876a:	4618      	mov	r0, r3
 800876c:	f7f7 fe54 	bl	8000418 <__aeabi_f2d>
 8008770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008772:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8008776:	f7f7 fea7 	bl	80004c8 <__aeabi_dmul>
 800877a:	4602      	mov	r2, r0
 800877c:	460b      	mov	r3, r1
 800877e:	4620      	mov	r0, r4
 8008780:	4629      	mov	r1, r5
 8008782:	f7f7 fce9 	bl	8000158 <__aeabi_dsub>
 8008786:	4602      	mov	r2, r0
 8008788:	460b      	mov	r3, r1
 800878a:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800878e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008790:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8008794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008796:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008798:	4618      	mov	r0, r3
 800879a:	f7f7 fe3d 	bl	8000418 <__aeabi_f2d>
 800879e:	4680      	mov	r8, r0
 80087a0:	4689      	mov	r9, r1
 80087a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087a6:	4618      	mov	r0, r3
 80087a8:	f7f7 fe36 	bl	8000418 <__aeabi_f2d>
 80087ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087ae:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80087b2:	f7f7 fe89 	bl	80004c8 <__aeabi_dmul>
 80087b6:	4602      	mov	r2, r0
 80087b8:	460b      	mov	r3, r1
 80087ba:	4640      	mov	r0, r8
 80087bc:	4649      	mov	r1, r9
 80087be:	f7f7 fccb 	bl	8000158 <__aeabi_dsub>
 80087c2:	4602      	mov	r2, r0
 80087c4:	460b      	mov	r3, r1
 80087c6:	4620      	mov	r0, r4
 80087c8:	4629      	mov	r1, r5
 80087ca:	f7f7 fe7d 	bl	80004c8 <__aeabi_dmul>
 80087ce:	4602      	mov	r2, r0
 80087d0:	460b      	mov	r3, r1
 80087d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80087d6:	f7f7 fcbf 	bl	8000158 <__aeabi_dsub>
 80087da:	4602      	mov	r2, r0
 80087dc:	460b      	mov	r3, r1
 80087de:	4650      	mov	r0, sl
 80087e0:	4659      	mov	r1, fp
 80087e2:	f7f7 fe71 	bl	80004c8 <__aeabi_dmul>
 80087e6:	4602      	mov	r2, r0
 80087e8:	460b      	mov	r3, r1
 80087ea:	4692      	mov	sl, r2
 80087ec:	469b      	mov	fp, r3
 80087ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087f0:	e9d3 4536 	ldrd	r4, r5, [r3, #216]	; 0xd8
 80087f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087f8:	4618      	mov	r0, r3
 80087fa:	f7f7 fe0d 	bl	8000418 <__aeabi_f2d>
 80087fe:	4602      	mov	r2, r0
 8008800:	460b      	mov	r3, r1
 8008802:	4620      	mov	r0, r4
 8008804:	4629      	mov	r1, r5
 8008806:	f7f7 fca9 	bl	800015c <__adddf3>
 800880a:	4602      	mov	r2, r0
 800880c:	460b      	mov	r3, r1
 800880e:	4610      	mov	r0, r2
 8008810:	4619      	mov	r1, r3
 8008812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008814:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8008818:	f7f7 fca0 	bl	800015c <__adddf3>
 800881c:	4602      	mov	r2, r0
 800881e:	460b      	mov	r3, r1
 8008820:	4614      	mov	r4, r2
 8008822:	461d      	mov	r5, r3
 8008824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008826:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008828:	4618      	mov	r0, r3
 800882a:	f7f7 fdf5 	bl	8000418 <__aeabi_f2d>
 800882e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008830:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8008834:	f7f7 fe48 	bl	80004c8 <__aeabi_dmul>
 8008838:	4602      	mov	r2, r0
 800883a:	460b      	mov	r3, r1
 800883c:	4620      	mov	r0, r4
 800883e:	4629      	mov	r1, r5
 8008840:	f7f7 fc8a 	bl	8000158 <__aeabi_dsub>
 8008844:	4602      	mov	r2, r0
 8008846:	460b      	mov	r3, r1
 8008848:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800884c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800884e:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 8008852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008856:	4618      	mov	r0, r3
 8008858:	f7f7 fdde 	bl	8000418 <__aeabi_f2d>
 800885c:	4680      	mov	r8, r0
 800885e:	4689      	mov	r9, r1
 8008860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008864:	4618      	mov	r0, r3
 8008866:	f7f7 fdd7 	bl	8000418 <__aeabi_f2d>
 800886a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800886c:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8008870:	f7f7 fe2a 	bl	80004c8 <__aeabi_dmul>
 8008874:	4602      	mov	r2, r0
 8008876:	460b      	mov	r3, r1
 8008878:	4640      	mov	r0, r8
 800887a:	4649      	mov	r1, r9
 800887c:	f7f7 fc6c 	bl	8000158 <__aeabi_dsub>
 8008880:	4602      	mov	r2, r0
 8008882:	460b      	mov	r3, r1
 8008884:	4620      	mov	r0, r4
 8008886:	4629      	mov	r1, r5
 8008888:	f7f7 fe1e 	bl	80004c8 <__aeabi_dmul>
 800888c:	4602      	mov	r2, r0
 800888e:	460b      	mov	r3, r1
 8008890:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008894:	f7f7 fc60 	bl	8000158 <__aeabi_dsub>
 8008898:	4602      	mov	r2, r0
 800889a:	460b      	mov	r3, r1
 800889c:	4650      	mov	r0, sl
 800889e:	4659      	mov	r1, fp
 80088a0:	f7f7 ff3c 	bl	800071c <__aeabi_ddiv>
 80088a4:	4602      	mov	r2, r0
 80088a6:	460b      	mov	r3, r1
 80088a8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80088ac:	f7f7 fc54 	bl	8000158 <__aeabi_dsub>
 80088b0:	4602      	mov	r2, r0
 80088b2:	460b      	mov	r3, r1
 80088b4:	4610      	mov	r0, r2
 80088b6:	4619      	mov	r1, r3
 80088b8:	f7f8 f8c8 	bl	8000a4c <__aeabi_d2f>
 80088bc:	4602      	mov	r2, r0
 80088be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088c0:	655a      	str	r2, [r3, #84]	; 0x54
  S22_pitch = S22_pitch + (sb_p) - ((S21_pitch + (sb_p) - S22_pitch*(st))*(S12_pitch + (sa_p) - S22_pitch*st))/(Q + S11_pitch + (sa_p) - S21_pitch*st - (st)*(S12_pitch - S22_pitch*st));
 80088c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088c6:	4618      	mov	r0, r3
 80088c8:	f7f7 fda6 	bl	8000418 <__aeabi_f2d>
 80088cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088ce:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80088d2:	f7f7 fc43 	bl	800015c <__adddf3>
 80088d6:	4602      	mov	r2, r0
 80088d8:	460b      	mov	r3, r1
 80088da:	4692      	mov	sl, r2
 80088dc:	469b      	mov	fp, r3
 80088de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088e2:	4618      	mov	r0, r3
 80088e4:	f7f7 fd98 	bl	8000418 <__aeabi_f2d>
 80088e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088ea:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80088ee:	f7f7 fc35 	bl	800015c <__adddf3>
 80088f2:	4602      	mov	r2, r0
 80088f4:	460b      	mov	r3, r1
 80088f6:	4614      	mov	r4, r2
 80088f8:	461d      	mov	r5, r3
 80088fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088fe:	4618      	mov	r0, r3
 8008900:	f7f7 fd8a 	bl	8000418 <__aeabi_f2d>
 8008904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008906:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800890a:	f7f7 fddd 	bl	80004c8 <__aeabi_dmul>
 800890e:	4602      	mov	r2, r0
 8008910:	460b      	mov	r3, r1
 8008912:	4620      	mov	r0, r4
 8008914:	4629      	mov	r1, r5
 8008916:	f7f7 fc1f 	bl	8000158 <__aeabi_dsub>
 800891a:	4602      	mov	r2, r0
 800891c:	460b      	mov	r3, r1
 800891e:	4614      	mov	r4, r2
 8008920:	461d      	mov	r5, r3
 8008922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008924:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008926:	4618      	mov	r0, r3
 8008928:	f7f7 fd76 	bl	8000418 <__aeabi_f2d>
 800892c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800892e:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8008932:	f7f7 fc13 	bl	800015c <__adddf3>
 8008936:	4602      	mov	r2, r0
 8008938:	460b      	mov	r3, r1
 800893a:	4690      	mov	r8, r2
 800893c:	4699      	mov	r9, r3
 800893e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008942:	4618      	mov	r0, r3
 8008944:	f7f7 fd68 	bl	8000418 <__aeabi_f2d>
 8008948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800894a:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 800894e:	f7f7 fdbb 	bl	80004c8 <__aeabi_dmul>
 8008952:	4602      	mov	r2, r0
 8008954:	460b      	mov	r3, r1
 8008956:	4640      	mov	r0, r8
 8008958:	4649      	mov	r1, r9
 800895a:	f7f7 fbfd 	bl	8000158 <__aeabi_dsub>
 800895e:	4602      	mov	r2, r0
 8008960:	460b      	mov	r3, r1
 8008962:	4620      	mov	r0, r4
 8008964:	4629      	mov	r1, r5
 8008966:	f7f7 fdaf 	bl	80004c8 <__aeabi_dmul>
 800896a:	4602      	mov	r2, r0
 800896c:	460b      	mov	r3, r1
 800896e:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8008972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008974:	e9d3 4536 	ldrd	r4, r5, [r3, #216]	; 0xd8
 8008978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800897a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800897c:	4618      	mov	r0, r3
 800897e:	f7f7 fd4b 	bl	8000418 <__aeabi_f2d>
 8008982:	4602      	mov	r2, r0
 8008984:	460b      	mov	r3, r1
 8008986:	4620      	mov	r0, r4
 8008988:	4629      	mov	r1, r5
 800898a:	f7f7 fbe7 	bl	800015c <__adddf3>
 800898e:	4602      	mov	r2, r0
 8008990:	460b      	mov	r3, r1
 8008992:	4610      	mov	r0, r2
 8008994:	4619      	mov	r1, r3
 8008996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008998:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 800899c:	f7f7 fbde 	bl	800015c <__adddf3>
 80089a0:	4602      	mov	r2, r0
 80089a2:	460b      	mov	r3, r1
 80089a4:	4614      	mov	r4, r2
 80089a6:	461d      	mov	r5, r3
 80089a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089ac:	4618      	mov	r0, r3
 80089ae:	f7f7 fd33 	bl	8000418 <__aeabi_f2d>
 80089b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089b4:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80089b8:	f7f7 fd86 	bl	80004c8 <__aeabi_dmul>
 80089bc:	4602      	mov	r2, r0
 80089be:	460b      	mov	r3, r1
 80089c0:	4620      	mov	r0, r4
 80089c2:	4629      	mov	r1, r5
 80089c4:	f7f7 fbc8 	bl	8000158 <__aeabi_dsub>
 80089c8:	4602      	mov	r2, r0
 80089ca:	460b      	mov	r3, r1
 80089cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80089d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089d2:	e9d3 453a 	ldrd	r4, r5, [r3, #232]	; 0xe8
 80089d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089da:	4618      	mov	r0, r3
 80089dc:	f7f7 fd1c 	bl	8000418 <__aeabi_f2d>
 80089e0:	4680      	mov	r8, r0
 80089e2:	4689      	mov	r9, r1
 80089e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089e8:	4618      	mov	r0, r3
 80089ea:	f7f7 fd15 	bl	8000418 <__aeabi_f2d>
 80089ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089f0:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 80089f4:	f7f7 fd68 	bl	80004c8 <__aeabi_dmul>
 80089f8:	4602      	mov	r2, r0
 80089fa:	460b      	mov	r3, r1
 80089fc:	4640      	mov	r0, r8
 80089fe:	4649      	mov	r1, r9
 8008a00:	f7f7 fbaa 	bl	8000158 <__aeabi_dsub>
 8008a04:	4602      	mov	r2, r0
 8008a06:	460b      	mov	r3, r1
 8008a08:	4620      	mov	r0, r4
 8008a0a:	4629      	mov	r1, r5
 8008a0c:	f7f7 fd5c 	bl	80004c8 <__aeabi_dmul>
 8008a10:	4602      	mov	r2, r0
 8008a12:	460b      	mov	r3, r1
 8008a14:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008a18:	f7f7 fb9e 	bl	8000158 <__aeabi_dsub>
 8008a1c:	4602      	mov	r2, r0
 8008a1e:	460b      	mov	r3, r1
 8008a20:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008a24:	f7f7 fe7a 	bl	800071c <__aeabi_ddiv>
 8008a28:	4602      	mov	r2, r0
 8008a2a:	460b      	mov	r3, r1
 8008a2c:	4650      	mov	r0, sl
 8008a2e:	4659      	mov	r1, fp
 8008a30:	f7f7 fb92 	bl	8000158 <__aeabi_dsub>
 8008a34:	4602      	mov	r2, r0
 8008a36:	460b      	mov	r3, r1
 8008a38:	4610      	mov	r0, r2
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	f7f8 f806 	bl	8000a4c <__aeabi_d2f>
 8008a40:	4602      	mov	r2, r0
 8008a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a44:	659a      	str	r2, [r3, #88]	; 0x58
    pitch_rate = gyroY;
 8008a46:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008a48:	f7f7 fce6 	bl	8000418 <__aeabi_f2d>
 8008a4c:	4602      	mov	r2, r0
 8008a4e:	460b      	mov	r3, r1
 8008a50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a52:	e9c1 2308 	strd	r2, r3, [r1, #32]

	S11_p_yaw = -S11_m_yaw*(Kt11_yaw-1);  S12_p_yaw = -S12_m_yaw*(Kt11_yaw-1);
	S21_p_yaw = S21_m_yaw-S11_m_yaw*Kt21_yaw; S22_p_yaw = S22_m_yaw-S12_m_yaw*Kt21_yaw;

	S11_m_yaw = S11_p_yaw; S12_m_yaw = S12_p_yaw; S21_m_yaw = S21_p_yaw; S22_m_yaw = S22_p_yaw; */
  yaw_rate = gyroZ;
 8008a56:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008a58:	f7f7 fcde 	bl	8000418 <__aeabi_f2d>
 8008a5c:	4602      	mov	r2, r0
 8008a5e:	460b      	mov	r3, r1
 8008a60:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a62:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 8008a66:	e01b      	b.n	8008aa0 <_ZN15Kalman_Filtresi3RunEPfS0_+0xdd0>
    //=================================

    }

    else {
    	roll_ekf = roll_acc;
 8008a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a6a:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
 8008a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a70:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
    	pitch_ekf = pitch_acc;
 8008a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a76:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 8008a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a7c:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

    	roll_comp  = roll_acc;
 8008a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a82:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
 8008a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a88:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    	pitch_comp = pitch_acc;
 8008a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a8e:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 8008a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a94:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c

    	gyro_ready = true;
 8008a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    }

	pitch_eski=pitch_comp;
 8008aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aa2:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 8008aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aa8:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	roll_eski=roll_comp;
 8008aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aae:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 8008ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ab4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

    state.angles[0] = roll_comp;
 8008ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aba:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 8008abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ac0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    state.angles[1] = pitch_comp;
 8008ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ac6:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 8008aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008acc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    state.angles[2] = 0;
 8008ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ad2:	f04f 0200 	mov.w	r2, #0
 8008ad6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

    state.rates[0] = roll_rate;
 8008ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008adc:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8008ae0:	4610      	mov	r0, r2
 8008ae2:	4619      	mov	r1, r3
 8008ae4:	f7f7 ffb2 	bl	8000a4c <__aeabi_d2f>
 8008ae8:	4602      	mov	r2, r0
 8008aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aec:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    state.rates[1] = pitch_rate;
 8008af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008af2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008af6:	4610      	mov	r0, r2
 8008af8:	4619      	mov	r1, r3
 8008afa:	f7f7 ffa7 	bl	8000a4c <__aeabi_d2f>
 8008afe:	4602      	mov	r2, r0
 8008b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b02:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    state.rates[2] = yaw_rate;
 8008b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b08:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8008b0c:	4610      	mov	r0, r2
 8008b0e:	4619      	mov	r1, r3
 8008b10:	f7f7 ff9c 	bl	8000a4c <__aeabi_d2f>
 8008b14:	4602      	mov	r2, r0
 8008b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b18:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

    state.bias[0] = roll_bias;
 8008b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b22:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    state.bias[1] = pitch_bias;
 8008b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b2c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    state.bias[2] = yaw_bias;
 8008b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b36:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124

}
 8008b3a:	bf00      	nop
 8008b3c:	3750      	adds	r7, #80	; 0x50
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008b44 <_ZN15Kalman_FiltresiD1Ev>:

Kalman_Filtresi::~Kalman_Filtresi() {}
 8008b44:	b480      	push	{r7}
 8008b46:	b083      	sub	sp, #12
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	4618      	mov	r0, r3
 8008b50:	370c      	adds	r7, #12
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bc80      	pop	{r7}
 8008b56:	4770      	bx	lr

08008b58 <_ZN13LowPassFilterC1Eff>:

LowPassFilter::LowPassFilter():
	output(0),
	ePow(0){}

LowPassFilter::LowPassFilter(float iCutOffFrequency, float iDeltaTime):
 8008b58:	b5b0      	push	{r4, r5, r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	60f8      	str	r0, [r7, #12]
 8008b60:	60b9      	str	r1, [r7, #8]
 8008b62:	607a      	str	r2, [r7, #4]
	output(0),
	ePow(1-exp(-iDeltaTime * 2 * M_PI * iCutOffFrequency))
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	f04f 0200 	mov.w	r2, #0
 8008b6a:	601a      	str	r2, [r3, #0]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8008b72:	4619      	mov	r1, r3
 8008b74:	4618      	mov	r0, r3
 8008b76:	f7f7 ffbf 	bl	8000af8 <__addsf3>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f7f7 fc4b 	bl	8000418 <__aeabi_f2d>
 8008b82:	a317      	add	r3, pc, #92	; (adr r3, 8008be0 <_ZN13LowPassFilterC1Eff+0x88>)
 8008b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b88:	f7f7 fc9e 	bl	80004c8 <__aeabi_dmul>
 8008b8c:	4602      	mov	r2, r0
 8008b8e:	460b      	mov	r3, r1
 8008b90:	4614      	mov	r4, r2
 8008b92:	461d      	mov	r5, r3
 8008b94:	68b8      	ldr	r0, [r7, #8]
 8008b96:	f7f7 fc3f 	bl	8000418 <__aeabi_f2d>
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	460b      	mov	r3, r1
 8008b9e:	4620      	mov	r0, r4
 8008ba0:	4629      	mov	r1, r5
 8008ba2:	f7f7 fc91 	bl	80004c8 <__aeabi_dmul>
 8008ba6:	4602      	mov	r2, r0
 8008ba8:	460b      	mov	r3, r1
 8008baa:	4610      	mov	r0, r2
 8008bac:	4619      	mov	r1, r3
 8008bae:	f000 fb8f 	bl	80092d0 <exp>
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	460b      	mov	r3, r1
 8008bb6:	f04f 0000 	mov.w	r0, #0
 8008bba:	490b      	ldr	r1, [pc, #44]	; (8008be8 <_ZN13LowPassFilterC1Eff+0x90>)
 8008bbc:	f7f7 facc 	bl	8000158 <__aeabi_dsub>
 8008bc0:	4602      	mov	r2, r0
 8008bc2:	460b      	mov	r3, r1
 8008bc4:	4610      	mov	r0, r2
 8008bc6:	4619      	mov	r1, r3
 8008bc8:	f7f7 ff40 	bl	8000a4c <__aeabi_d2f>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	605a      	str	r2, [r3, #4]
	if(iCutOffFrequency <= 0){
		std::cout << "Warning: A LowPassFilter instance has been configured with 0 Hz as cut-off frequency.";
		ePow = 0;
	}
	#endif
}
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3710      	adds	r7, #16
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bdb0      	pop	{r4, r5, r7, pc}
 8008bdc:	f3af 8000 	nop.w
 8008be0:	54442d18 	.word	0x54442d18
 8008be4:	400921fb 	.word	0x400921fb
 8008be8:	3ff00000 	.word	0x3ff00000

08008bec <_ZN3PIDC1Ev>:
#include "PID.hpp"

PID::PID(): lpf(LP_FILTER_CUT_FREQ,st) {};
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b082      	sub	sp, #8
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	4a13      	ldr	r2, [pc, #76]	; (8008c44 <_ZN3PIDC1Ev+0x58>)
 8008bf8:	601a      	str	r2, [r3, #0]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4a12      	ldr	r2, [pc, #72]	; (8008c48 <_ZN3PIDC1Ev+0x5c>)
 8008bfe:	605a      	str	r2, [r3, #4]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8008c06:	609a      	str	r2, [r3, #8]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	689b      	ldr	r3, [r3, #8]
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	f7f8 f827 	bl	8000c60 <__aeabi_i2f>
 8008c12:	4603      	mov	r3, r0
 8008c14:	4619      	mov	r1, r3
 8008c16:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8008c1a:	f7f8 f929 	bl	8000e70 <__aeabi_fdiv>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	461a      	mov	r2, r3
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	60da      	str	r2, [r3, #12]
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f103 0018 	add.w	r0, r3, #24
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	461a      	mov	r2, r3
 8008c32:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008c36:	f7ff ff8f 	bl	8008b58 <_ZN13LowPassFilterC1Eff>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3708      	adds	r7, #8
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}
 8008c44:	42f00000 	.word	0x42f00000
 8008c48:	c2f00000 	.word	0xc2f00000

08008c4c <_ZN3PID7P_AngleEddd>:

double PID::P_Angle(double alpha_des, double alpha, double Kp_angle) {
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b088      	sub	sp, #32
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	60f8      	str	r0, [r7, #12]
 8008c54:	e9c7 2300 	strd	r2, r3, [r7]
	double P;
	double e = alpha_des - alpha;
 8008c58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008c5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c60:	f7f7 fa7a 	bl	8000158 <__aeabi_dsub>
 8008c64:	4602      	mov	r2, r0
 8008c66:	460b      	mov	r3, r1
 8008c68:	e9c7 2306 	strd	r2, r3, [r7, #24]
	P = Kp_angle*e;
 8008c6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008c70:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8008c74:	f7f7 fc28 	bl	80004c8 <__aeabi_dmul>
 8008c78:	4602      	mov	r2, r0
 8008c7a:	460b      	mov	r3, r1
 8008c7c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return P;
 8008c80:	e9d7 2304 	ldrd	r2, r3, [r7, #16]

}
 8008c84:	4610      	mov	r0, r2
 8008c86:	4619      	mov	r1, r3
 8008c88:	3720      	adds	r7, #32
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	bd80      	pop	{r7, pc}
	...

08008c90 <_ZN3PID7PD_RateEddddd>:


double PID::PD_Rate(double alpha_dot_des, double alpha_dot, double Kp, double Ki, double Kd) {
 8008c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c92:	b089      	sub	sp, #36	; 0x24
 8008c94:	af02      	add	r7, sp, #8
 8008c96:	60f8      	str	r0, [r7, #12]
 8008c98:	e9c7 2300 	strd	r2, r3, [r7]

	e_roll = alpha_dot_des - alpha_dot;
 8008c9c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008ca0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ca4:	f7f7 fa58 	bl	8000158 <__aeabi_dsub>
 8008ca8:	4602      	mov	r2, r0
 8008caa:	460b      	mov	r3, r1
 8008cac:	4610      	mov	r0, r2
 8008cae:	4619      	mov	r1, r3
 8008cb0:	f7f7 fecc 	bl	8000a4c <__aeabi_d2f>
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	621a      	str	r2, [r3, #32]
  double e_roll_int = e_roll;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6a1b      	ldr	r3, [r3, #32]
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f7f7 fbaa 	bl	8000418 <__aeabi_f2d>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	460b      	mov	r3, r1
 8008cc8:	e9c7 2304 	strd	r2, r3, [r7, #16]

  if((int)pd_roll_buf != (int)pd_roll_sat_buf) {
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	691b      	ldr	r3, [r3, #16]
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f7f8 f9f5 	bl	80010c0 <__aeabi_f2iz>
 8008cd6:	4604      	mov	r4, r0
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f7f8 f9ef 	bl	80010c0 <__aeabi_f2iz>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	429c      	cmp	r4, r3
 8008ce6:	d02b      	beq.n	8008d40 <_ZN3PID7PD_RateEddddd+0xb0>
    if(sgn(e_roll) == sgn(pd_roll_sat_buf)) {
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6a1b      	ldr	r3, [r3, #32]
 8008cec:	4618      	mov	r0, r3
 8008cee:	f7f7 fb93 	bl	8000418 <__aeabi_f2d>
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	68f8      	ldr	r0, [r7, #12]
 8008cf8:	f000 f940 	bl	8008f7c <_ZN3PID3sgnEd>
 8008cfc:	4604      	mov	r4, r0
 8008cfe:	460d      	mov	r5, r1
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d04:	4618      	mov	r0, r3
 8008d06:	f7f7 fb87 	bl	8000418 <__aeabi_f2d>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	68f8      	ldr	r0, [r7, #12]
 8008d10:	f000 f934 	bl	8008f7c <_ZN3PID3sgnEd>
 8008d14:	4602      	mov	r2, r0
 8008d16:	460b      	mov	r3, r1
 8008d18:	2101      	movs	r1, #1
 8008d1a:	460e      	mov	r6, r1
 8008d1c:	4620      	mov	r0, r4
 8008d1e:	4629      	mov	r1, r5
 8008d20:	f7f7 fe3a 	bl	8000998 <__aeabi_dcmpeq>
 8008d24:	4603      	mov	r3, r0
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d101      	bne.n	8008d2e <_ZN3PID7PD_RateEddddd+0x9e>
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	461e      	mov	r6, r3
 8008d2e:	b2f3      	uxtb	r3, r6
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d005      	beq.n	8008d40 <_ZN3PID7PD_RateEddddd+0xb0>
      e_roll_int = 0;
 8008d34:	f04f 0200 	mov.w	r2, #0
 8008d38:	f04f 0300 	mov.w	r3, #0
 8008d3c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    }
  }

  	de_filt = N * (Kd * e_roll - de_int);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	6a1b      	ldr	r3, [r3, #32]
 8008d44:	4618      	mov	r0, r3
 8008d46:	f7f7 fb67 	bl	8000418 <__aeabi_f2d>
 8008d4a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008d4e:	f7f7 fbbb 	bl	80004c8 <__aeabi_dmul>
 8008d52:	4602      	mov	r2, r0
 8008d54:	460b      	mov	r3, r1
 8008d56:	4614      	mov	r4, r2
 8008d58:	461d      	mov	r5, r3
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f7f7 fb5a 	bl	8000418 <__aeabi_f2d>
 8008d64:	4602      	mov	r2, r0
 8008d66:	460b      	mov	r3, r1
 8008d68:	4620      	mov	r0, r4
 8008d6a:	4629      	mov	r1, r5
 8008d6c:	f7f7 f9f4 	bl	8000158 <__aeabi_dsub>
 8008d70:	4602      	mov	r2, r0
 8008d72:	460b      	mov	r3, r1
 8008d74:	4610      	mov	r0, r2
 8008d76:	4619      	mov	r1, r3
 8008d78:	f04f 0200 	mov.w	r2, #0
 8008d7c:	4b5c      	ldr	r3, [pc, #368]	; (8008ef0 <_ZN3PID7PD_RateEddddd+0x260>)
 8008d7e:	f7f7 fba3 	bl	80004c8 <__aeabi_dmul>
 8008d82:	4602      	mov	r2, r0
 8008d84:	460b      	mov	r3, r1
 8008d86:	4610      	mov	r0, r2
 8008d88:	4619      	mov	r1, r3
 8008d8a:	f7f7 fe5f 	bl	8000a4c <__aeabi_d2f>
 8008d8e:	4602      	mov	r2, r0
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	645a      	str	r2, [r3, #68]	; 0x44
  	de_int += de_filt*st;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	68db      	ldr	r3, [r3, #12]
 8008da0:	4619      	mov	r1, r3
 8008da2:	4610      	mov	r0, r2
 8008da4:	f7f7 ffb0 	bl	8000d08 <__aeabi_fmul>
 8008da8:	4603      	mov	r3, r0
 8008daa:	4619      	mov	r1, r3
 8008dac:	4620      	mov	r0, r4
 8008dae:	f7f7 fea3 	bl	8000af8 <__addsf3>
 8008db2:	4603      	mov	r3, r0
 8008db4:	461a      	mov	r2, r3
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	649a      	str	r2, [r3, #72]	; 0x48

	de = e_roll - e_eski_roll;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	6a1a      	ldr	r2, [r3, #32]
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dc2:	4619      	mov	r1, r3
 8008dc4:	4610      	mov	r0, r2
 8008dc6:	f7f7 fe95 	bl	8000af4 <__aeabi_fsub>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	461a      	mov	r2, r3
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	641a      	str	r2, [r3, #64]	; 0x40
	e_eski_roll = e_roll;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	6a1a      	ldr	r2, [r3, #32]
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	629a      	str	r2, [r3, #40]	; 0x28

  ie_roll += e_roll_int*st;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dde:	4618      	mov	r0, r3
 8008de0:	f7f7 fb1a 	bl	8000418 <__aeabi_f2d>
 8008de4:	4604      	mov	r4, r0
 8008de6:	460d      	mov	r5, r1
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	68db      	ldr	r3, [r3, #12]
 8008dec:	4618      	mov	r0, r3
 8008dee:	f7f7 fb13 	bl	8000418 <__aeabi_f2d>
 8008df2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008df6:	f7f7 fb67 	bl	80004c8 <__aeabi_dmul>
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	460b      	mov	r3, r1
 8008dfe:	4620      	mov	r0, r4
 8008e00:	4629      	mov	r1, r5
 8008e02:	f7f7 f9ab 	bl	800015c <__adddf3>
 8008e06:	4602      	mov	r2, r0
 8008e08:	460b      	mov	r3, r1
 8008e0a:	4610      	mov	r0, r2
 8008e0c:	4619      	mov	r1, r3
 8008e0e:	f7f7 fe1d 	bl	8000a4c <__aeabi_d2f>
 8008e12:	4602      	mov	r2, r0
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	631a      	str	r2, [r3, #48]	; 0x30

  ie_roll_sat = ie_roll;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	639a      	str	r2, [r3, #56]	; 0x38
	

	P = Kp*e_roll; D = de_filt; I = Ki * ie_roll_sat;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	6a1b      	ldr	r3, [r3, #32]
 8008e24:	4618      	mov	r0, r3
 8008e26:	f7f7 faf7 	bl	8000418 <__aeabi_f2d>
 8008e2a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008e2e:	f7f7 fb4b 	bl	80004c8 <__aeabi_dmul>
 8008e32:	4602      	mov	r2, r0
 8008e34:	460b      	mov	r3, r1
 8008e36:	68f9      	ldr	r1, [r7, #12]
 8008e38:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e40:	4618      	mov	r0, r3
 8008e42:	f7f7 fae9 	bl	8000418 <__aeabi_f2d>
 8008e46:	4602      	mov	r2, r0
 8008e48:	460b      	mov	r3, r1
 8008e4a:	68f9      	ldr	r1, [r7, #12]
 8008e4c:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e54:	4618      	mov	r0, r3
 8008e56:	f7f7 fadf 	bl	8000418 <__aeabi_f2d>
 8008e5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008e5e:	f7f7 fb33 	bl	80004c8 <__aeabi_dmul>
 8008e62:	4602      	mov	r2, r0
 8008e64:	460b      	mov	r3, r1
 8008e66:	68f9      	ldr	r1, [r7, #12]
 8008e68:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	//D = lpf.update(D);
	pd = P + I + D;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8008e78:	f7f7 f970 	bl	800015c <__adddf3>
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	460b      	mov	r3, r1
 8008e80:	4610      	mov	r0, r2
 8008e82:	4619      	mov	r1, r3
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8008e8a:	f7f7 f967 	bl	800015c <__adddf3>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	460b      	mov	r3, r1
 8008e92:	68f9      	ldr	r1, [r7, #12]
 8008e94:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
  	pd_roll_buf = pd;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8008e9e:	4610      	mov	r0, r2
 8008ea0:	4619      	mov	r1, r3
 8008ea2:	f7f7 fdd3 	bl	8000a4c <__aeabi_d2f>
 8008ea6:	4602      	mov	r2, r0
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	611a      	str	r2, [r3, #16]
	pd  = Sat(pd,  300, -300);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8008eb2:	4910      	ldr	r1, [pc, #64]	; (8008ef4 <_ZN3PID7PD_RateEddddd+0x264>)
 8008eb4:	9101      	str	r1, [sp, #4]
 8008eb6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8008eba:	9100      	str	r1, [sp, #0]
 8008ebc:	68f8      	ldr	r0, [r7, #12]
 8008ebe:	f000 f8d5 	bl	800906c <_ZN3PID3SatEdii>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	68f9      	ldr	r1, [r7, #12]
 8008ec8:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	pd_roll_sat_buf = pd;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8008ed2:	4610      	mov	r0, r2
 8008ed4:	4619      	mov	r1, r3
 8008ed6:	f7f7 fdb9 	bl	8000a4c <__aeabi_d2f>
 8008eda:	4602      	mov	r2, r0
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	63da      	str	r2, [r3, #60]	; 0x3c
    return pd;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68

}
 8008ee6:	4610      	mov	r0, r2
 8008ee8:	4619      	mov	r1, r3
 8008eea:	371c      	adds	r7, #28
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ef0:	40240000 	.word	0x40240000
 8008ef4:	fffffed4 	.word	0xfffffed4

08008ef8 <_ZN3PID5resetEv>:

void PID::reset() {
 8008ef8:	b480      	push	{r7}
 8008efa:	b083      	sub	sp, #12
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
	ie_roll_sat = 0;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f04f 0200 	mov.w	r2, #0
 8008f06:	639a      	str	r2, [r3, #56]	; 0x38
	de_filt = 0;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f04f 0200 	mov.w	r2, #0
 8008f0e:	645a      	str	r2, [r3, #68]	; 0x44
	de_int = 0;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f04f 0200 	mov.w	r2, #0
 8008f16:	649a      	str	r2, [r3, #72]	; 0x48
}
 8008f18:	bf00      	nop
 8008f1a:	370c      	adds	r7, #12
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bc80      	pop	{r7}
 8008f20:	4770      	bx	lr

08008f22 <_ZN3PID10P_Rate_YawEddd>:


double PID::P_Rate_Yaw(double alpha_dot_des, double alpha_dot, double Kp) {
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b08a      	sub	sp, #40	; 0x28
 8008f26:	af02      	add	r7, sp, #8
 8008f28:	60f8      	str	r0, [r7, #12]
 8008f2a:	e9c7 2300 	strd	r2, r3, [r7]
	double P;
	double e_yaw = alpha_dot_des - alpha_dot;	
 8008f2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008f32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f36:	f7f7 f90f 	bl	8000158 <__aeabi_dsub>
 8008f3a:	4602      	mov	r2, r0
 8008f3c:	460b      	mov	r3, r1
 8008f3e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	P = Kp*e_yaw;
 8008f42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f46:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8008f4a:	f7f7 fabd 	bl	80004c8 <__aeabi_dmul>
 8008f4e:	4602      	mov	r2, r0
 8008f50:	460b      	mov	r3, r1
 8008f52:	e9c7 2304 	strd	r2, r3, [r7, #16]
	P    = Sat(P,    150, -150);
 8008f56:	f06f 0395 	mvn.w	r3, #149	; 0x95
 8008f5a:	9301      	str	r3, [sp, #4]
 8008f5c:	2396      	movs	r3, #150	; 0x96
 8008f5e:	9300      	str	r3, [sp, #0]
 8008f60:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008f64:	68f8      	ldr	r0, [r7, #12]
 8008f66:	f000 f881 	bl	800906c <_ZN3PID3SatEdii>
 8008f6a:	e9c7 0104 	strd	r0, r1, [r7, #16]

    return P;
 8008f6e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]

}
 8008f72:	4610      	mov	r0, r2
 8008f74:	4619      	mov	r1, r3
 8008f76:	3720      	adds	r7, #32
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <_ZN3PID3sgnEd>:

double PID::sgn(double v) {
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	60f8      	str	r0, [r7, #12]
 8008f84:	e9c7 2300 	strd	r2, r3, [r7]
  if (v < 0) return -1;
 8008f88:	f04f 0200 	mov.w	r2, #0
 8008f8c:	f04f 0300 	mov.w	r3, #0
 8008f90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f94:	f7f7 fd0a 	bl	80009ac <__aeabi_dcmplt>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d003      	beq.n	8008fa6 <_ZN3PID3sgnEd+0x2a>
 8008f9e:	f04f 0200 	mov.w	r2, #0
 8008fa2:	4b0d      	ldr	r3, [pc, #52]	; (8008fd8 <_ZN3PID3sgnEd+0x5c>)
 8008fa4:	e012      	b.n	8008fcc <_ZN3PID3sgnEd+0x50>
  if (v > 0) return 1;
 8008fa6:	f04f 0200 	mov.w	r2, #0
 8008faa:	f04f 0300 	mov.w	r3, #0
 8008fae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fb2:	f7f7 fd19 	bl	80009e8 <__aeabi_dcmpgt>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d003      	beq.n	8008fc4 <_ZN3PID3sgnEd+0x48>
 8008fbc:	f04f 0200 	mov.w	r2, #0
 8008fc0:	4b06      	ldr	r3, [pc, #24]	; (8008fdc <_ZN3PID3sgnEd+0x60>)
 8008fc2:	e003      	b.n	8008fcc <_ZN3PID3sgnEd+0x50>
  return 0;
 8008fc4:	f04f 0200 	mov.w	r2, #0
 8008fc8:	f04f 0300 	mov.w	r3, #0
}
 8008fcc:	4610      	mov	r0, r2
 8008fce:	4619      	mov	r1, r3
 8008fd0:	3710      	adds	r7, #16
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}
 8008fd6:	bf00      	nop
 8008fd8:	bff00000 	.word	0xbff00000
 8008fdc:	3ff00000 	.word	0x3ff00000

08008fe0 <_ZN3PID3SatEdiii>:

 double PID::Sat(double pwm, int max, int min, int thr) {
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b086      	sub	sp, #24
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	60f8      	str	r0, [r7, #12]
 8008fe8:	e9c7 2300 	strd	r2, r3, [r7]
	double pwm_out;

	if(thr > 1020) {
 8008fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fee:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 8008ff2:	dd2c      	ble.n	800904e <_ZN3PID3SatEdiii+0x6e>
		if(pwm > max) {
 8008ff4:	6a38      	ldr	r0, [r7, #32]
 8008ff6:	f7f7 f9fd 	bl	80003f4 <__aeabi_i2d>
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009002:	f7f7 fcf1 	bl	80009e8 <__aeabi_dcmpgt>
 8009006:	4603      	mov	r3, r0
 8009008:	2b00      	cmp	r3, #0
 800900a:	d007      	beq.n	800901c <_ZN3PID3SatEdiii+0x3c>
			pwm_out = max;
 800900c:	6a38      	ldr	r0, [r7, #32]
 800900e:	f7f7 f9f1 	bl	80003f4 <__aeabi_i2d>
 8009012:	4602      	mov	r2, r0
 8009014:	460b      	mov	r3, r1
 8009016:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800901a:	e01d      	b.n	8009058 <_ZN3PID3SatEdiii+0x78>
		}

		else if (pwm < min) {
 800901c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800901e:	f7f7 f9e9 	bl	80003f4 <__aeabi_i2d>
 8009022:	4602      	mov	r2, r0
 8009024:	460b      	mov	r3, r1
 8009026:	e9d7 0100 	ldrd	r0, r1, [r7]
 800902a:	f7f7 fcbf 	bl	80009ac <__aeabi_dcmplt>
 800902e:	4603      	mov	r3, r0
 8009030:	2b00      	cmp	r3, #0
 8009032:	d007      	beq.n	8009044 <_ZN3PID3SatEdiii+0x64>
			pwm_out = min;
 8009034:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009036:	f7f7 f9dd 	bl	80003f4 <__aeabi_i2d>
 800903a:	4602      	mov	r2, r0
 800903c:	460b      	mov	r3, r1
 800903e:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8009042:	e009      	b.n	8009058 <_ZN3PID3SatEdiii+0x78>
		}

		else {
			pwm_out = pwm;
 8009044:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009048:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800904c:	e004      	b.n	8009058 <_ZN3PID3SatEdiii+0x78>


	}

	else {
		pwm_out = 1000;
 800904e:	f04f 0200 	mov.w	r2, #0
 8009052:	4b05      	ldr	r3, [pc, #20]	; (8009068 <_ZN3PID3SatEdiii+0x88>)
 8009054:	e9c7 2304 	strd	r2, r3, [r7, #16]
	}
	return pwm_out;
 8009058:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 800905c:	4610      	mov	r0, r2
 800905e:	4619      	mov	r1, r3
 8009060:	3718      	adds	r7, #24
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}
 8009066:	bf00      	nop
 8009068:	408f4000 	.word	0x408f4000

0800906c <_ZN3PID3SatEdii>:

 double PID::Sat(double pwm, int max, int min) {
 800906c:	b580      	push	{r7, lr}
 800906e:	b086      	sub	sp, #24
 8009070:	af00      	add	r7, sp, #0
 8009072:	60f8      	str	r0, [r7, #12]
 8009074:	e9c7 2300 	strd	r2, r3, [r7]
	double pwm_out;

		if(pwm > max) {
 8009078:	6a38      	ldr	r0, [r7, #32]
 800907a:	f7f7 f9bb 	bl	80003f4 <__aeabi_i2d>
 800907e:	4602      	mov	r2, r0
 8009080:	460b      	mov	r3, r1
 8009082:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009086:	f7f7 fcaf 	bl	80009e8 <__aeabi_dcmpgt>
 800908a:	4603      	mov	r3, r0
 800908c:	2b00      	cmp	r3, #0
 800908e:	d007      	beq.n	80090a0 <_ZN3PID3SatEdii+0x34>
			pwm_out = max;
 8009090:	6a38      	ldr	r0, [r7, #32]
 8009092:	f7f7 f9af 	bl	80003f4 <__aeabi_i2d>
 8009096:	4602      	mov	r2, r0
 8009098:	460b      	mov	r3, r1
 800909a:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800909e:	e017      	b.n	80090d0 <_ZN3PID3SatEdii+0x64>
		}

		else if (pwm < min) {
 80090a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80090a2:	f7f7 f9a7 	bl	80003f4 <__aeabi_i2d>
 80090a6:	4602      	mov	r2, r0
 80090a8:	460b      	mov	r3, r1
 80090aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80090ae:	f7f7 fc7d 	bl	80009ac <__aeabi_dcmplt>
 80090b2:	4603      	mov	r3, r0
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d007      	beq.n	80090c8 <_ZN3PID3SatEdii+0x5c>
			pwm_out = min;
 80090b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80090ba:	f7f7 f99b 	bl	80003f4 <__aeabi_i2d>
 80090be:	4602      	mov	r2, r0
 80090c0:	460b      	mov	r3, r1
 80090c2:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80090c6:	e003      	b.n	80090d0 <_ZN3PID3SatEdii+0x64>
		}

		else {
			pwm_out = pwm;
 80090c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
		}




	return pwm_out;
 80090d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 80090d4:	4610      	mov	r0, r2
 80090d6:	4619      	mov	r1, r3
 80090d8:	3718      	adds	r7, #24
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}

080090de <_ZN3PID7pwm2angEt>:

float PID::pwm2ang(unsigned short int pwm) {
 80090de:	b580      	push	{r7, lr}
 80090e0:	b086      	sub	sp, #24
 80090e2:	af00      	add	r7, sp, #0
 80090e4:	6078      	str	r0, [r7, #4]
 80090e6:	460b      	mov	r3, r1
 80090e8:	807b      	strh	r3, [r7, #2]
	int in_min  = 1000;
 80090ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80090ee:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 80090f0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80090f4:	613b      	str	r3, [r7, #16]
	int out_min = -30;
 80090f6:	f06f 031d 	mvn.w	r3, #29
 80090fa:	60fb      	str	r3, [r7, #12]
	int out_max  = 30;
 80090fc:	231e      	movs	r3, #30
 80090fe:	60bb      	str	r3, [r7, #8]

	return (pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8009100:	887a      	ldrh	r2, [r7, #2]
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	1ad3      	subs	r3, r2, r3
 8009106:	68b9      	ldr	r1, [r7, #8]
 8009108:	68fa      	ldr	r2, [r7, #12]
 800910a:	1a8a      	subs	r2, r1, r2
 800910c:	fb02 f203 	mul.w	r2, r2, r3
 8009110:	6939      	ldr	r1, [r7, #16]
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	1acb      	subs	r3, r1, r3
 8009116:	fb92 f2f3 	sdiv	r2, r2, r3
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	4413      	add	r3, r2
 800911e:	4618      	mov	r0, r3
 8009120:	f7f7 fd9e 	bl	8000c60 <__aeabi_i2f>
 8009124:	4603      	mov	r3, r0
}
 8009126:	4618      	mov	r0, r3
 8009128:	3718      	adds	r7, #24
 800912a:	46bd      	mov	sp, r7
 800912c:	bd80      	pop	{r7, pc}

0800912e <_ZN3PID8pwm2rateEt>:

float PID::pwm2rate(unsigned short int pwm) {
 800912e:	b580      	push	{r7, lr}
 8009130:	b086      	sub	sp, #24
 8009132:	af00      	add	r7, sp, #0
 8009134:	6078      	str	r0, [r7, #4]
 8009136:	460b      	mov	r3, r1
 8009138:	807b      	strh	r3, [r7, #2]
	int in_min  = 1000;
 800913a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800913e:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 8009140:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8009144:	613b      	str	r3, [r7, #16]
	int out_min = -100;
 8009146:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800914a:	60fb      	str	r3, [r7, #12]
	int out_max  = 100;
 800914c:	2364      	movs	r3, #100	; 0x64
 800914e:	60bb      	str	r3, [r7, #8]

	return -1 * ((pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 8009150:	887a      	ldrh	r2, [r7, #2]
 8009152:	697b      	ldr	r3, [r7, #20]
 8009154:	1ad3      	subs	r3, r2, r3
 8009156:	68b9      	ldr	r1, [r7, #8]
 8009158:	68fa      	ldr	r2, [r7, #12]
 800915a:	1a8a      	subs	r2, r1, r2
 800915c:	fb02 f203 	mul.w	r2, r2, r3
 8009160:	6939      	ldr	r1, [r7, #16]
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	1acb      	subs	r3, r1, r3
 8009166:	fb92 f2f3 	sdiv	r2, r2, r3
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	4413      	add	r3, r2
 800916e:	425b      	negs	r3, r3
 8009170:	4618      	mov	r0, r3
 8009172:	f7f7 fd75 	bl	8000c60 <__aeabi_i2f>
 8009176:	4603      	mov	r3, r0
}
 8009178:	4618      	mov	r0, r3
 800917a:	3718      	adds	r7, #24
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}

08009180 <_ZN3PID7pwm2motEti>:

//Convert pwm to motor speed for simulation
float PID::pwm2mot(unsigned short int pwm, int dir) {
 8009180:	b590      	push	{r4, r7, lr}
 8009182:	b089      	sub	sp, #36	; 0x24
 8009184:	af00      	add	r7, sp, #0
 8009186:	60f8      	str	r0, [r7, #12]
 8009188:	460b      	mov	r3, r1
 800918a:	607a      	str	r2, [r7, #4]
 800918c:	817b      	strh	r3, [r7, #10]
	float in_min  = 1000;
 800918e:	4b1d      	ldr	r3, [pc, #116]	; (8009204 <_ZN3PID7pwm2motEti+0x84>)
 8009190:	61fb      	str	r3, [r7, #28]
	float in_max  = 2000;
 8009192:	4b1d      	ldr	r3, [pc, #116]	; (8009208 <_ZN3PID7pwm2motEti+0x88>)
 8009194:	61bb      	str	r3, [r7, #24]
	float out_min = 0;
 8009196:	f04f 0300 	mov.w	r3, #0
 800919a:	617b      	str	r3, [r7, #20]
	float out_max  = 1326;
 800919c:	4b1b      	ldr	r3, [pc, #108]	; (800920c <_ZN3PID7pwm2motEti+0x8c>)
 800919e:	613b      	str	r3, [r7, #16]

	return (float)(dir) * ((float)pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f7f7 fd5d 	bl	8000c60 <__aeabi_i2f>
 80091a6:	4604      	mov	r4, r0
 80091a8:	897b      	ldrh	r3, [r7, #10]
 80091aa:	4618      	mov	r0, r3
 80091ac:	f7f7 fd54 	bl	8000c58 <__aeabi_ui2f>
 80091b0:	4603      	mov	r3, r0
 80091b2:	69f9      	ldr	r1, [r7, #28]
 80091b4:	4618      	mov	r0, r3
 80091b6:	f7f7 fc9d 	bl	8000af4 <__aeabi_fsub>
 80091ba:	4603      	mov	r3, r0
 80091bc:	4619      	mov	r1, r3
 80091be:	4620      	mov	r0, r4
 80091c0:	f7f7 fda2 	bl	8000d08 <__aeabi_fmul>
 80091c4:	4603      	mov	r3, r0
 80091c6:	461c      	mov	r4, r3
 80091c8:	6979      	ldr	r1, [r7, #20]
 80091ca:	6938      	ldr	r0, [r7, #16]
 80091cc:	f7f7 fc92 	bl	8000af4 <__aeabi_fsub>
 80091d0:	4603      	mov	r3, r0
 80091d2:	4619      	mov	r1, r3
 80091d4:	4620      	mov	r0, r4
 80091d6:	f7f7 fd97 	bl	8000d08 <__aeabi_fmul>
 80091da:	4603      	mov	r3, r0
 80091dc:	461c      	mov	r4, r3
 80091de:	69f9      	ldr	r1, [r7, #28]
 80091e0:	69b8      	ldr	r0, [r7, #24]
 80091e2:	f7f7 fc87 	bl	8000af4 <__aeabi_fsub>
 80091e6:	4603      	mov	r3, r0
 80091e8:	4619      	mov	r1, r3
 80091ea:	4620      	mov	r0, r4
 80091ec:	f7f7 fe40 	bl	8000e70 <__aeabi_fdiv>
 80091f0:	4603      	mov	r3, r0
 80091f2:	6979      	ldr	r1, [r7, #20]
 80091f4:	4618      	mov	r0, r3
 80091f6:	f7f7 fc7f 	bl	8000af8 <__addsf3>
 80091fa:	4603      	mov	r3, r0
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	3724      	adds	r7, #36	; 0x24
 8009200:	46bd      	mov	sp, r7
 8009202:	bd90      	pop	{r4, r7, pc}
 8009204:	447a0000 	.word	0x447a0000
 8009208:	44fa0000 	.word	0x44fa0000
 800920c:	44a5c000 	.word	0x44a5c000

08009210 <_ZN3PIDD1Ev>:

PID::~PID() {};
 8009210:	b480      	push	{r7}
 8009212:	b083      	sub	sp, #12
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	4618      	mov	r0, r3
 800921c:	370c      	adds	r7, #12
 800921e:	46bd      	mov	sp, r7
 8009220:	bc80      	pop	{r7}
 8009222:	4770      	bx	lr

08009224 <_ZdlPv>:
 8009224:	f001 b9bc 	b.w	800a5a0 <free>

08009228 <_Znwj>:
 8009228:	2801      	cmp	r0, #1
 800922a:	bf38      	it	cc
 800922c:	2001      	movcc	r0, #1
 800922e:	b510      	push	{r4, lr}
 8009230:	4604      	mov	r4, r0
 8009232:	4620      	mov	r0, r4
 8009234:	f001 f9ac 	bl	800a590 <malloc>
 8009238:	b930      	cbnz	r0, 8009248 <_Znwj+0x20>
 800923a:	f000 f80d 	bl	8009258 <_ZSt15get_new_handlerv>
 800923e:	b908      	cbnz	r0, 8009244 <_Znwj+0x1c>
 8009240:	f001 f974 	bl	800a52c <abort>
 8009244:	4780      	blx	r0
 8009246:	e7f4      	b.n	8009232 <_Znwj+0xa>
 8009248:	bd10      	pop	{r4, pc}

0800924a <_ZSt17__throw_bad_allocv>:
 800924a:	b508      	push	{r3, lr}
 800924c:	f001 f96e 	bl	800a52c <abort>

08009250 <_ZSt20__throw_length_errorPKc>:
 8009250:	b508      	push	{r3, lr}
 8009252:	f001 f96b 	bl	800a52c <abort>
	...

08009258 <_ZSt15get_new_handlerv>:
 8009258:	4b02      	ldr	r3, [pc, #8]	; (8009264 <_ZSt15get_new_handlerv+0xc>)
 800925a:	6818      	ldr	r0, [r3, #0]
 800925c:	f3bf 8f5b 	dmb	ish
 8009260:	4770      	bx	lr
 8009262:	bf00      	nop
 8009264:	20000868 	.word	0x20000868

08009268 <cosf>:
 8009268:	b507      	push	{r0, r1, r2, lr}
 800926a:	4a18      	ldr	r2, [pc, #96]	; (80092cc <cosf+0x64>)
 800926c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8009270:	4293      	cmp	r3, r2
 8009272:	4601      	mov	r1, r0
 8009274:	dc03      	bgt.n	800927e <cosf+0x16>
 8009276:	2100      	movs	r1, #0
 8009278:	f000 fd10 	bl	8009c9c <__kernel_cosf>
 800927c:	e004      	b.n	8009288 <cosf+0x20>
 800927e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009282:	db04      	blt.n	800928e <cosf+0x26>
 8009284:	f7f7 fc36 	bl	8000af4 <__aeabi_fsub>
 8009288:	b003      	add	sp, #12
 800928a:	f85d fb04 	ldr.w	pc, [sp], #4
 800928e:	4669      	mov	r1, sp
 8009290:	f000 fb54 	bl	800993c <__ieee754_rem_pio2f>
 8009294:	f000 0203 	and.w	r2, r0, #3
 8009298:	2a01      	cmp	r2, #1
 800929a:	d005      	beq.n	80092a8 <cosf+0x40>
 800929c:	2a02      	cmp	r2, #2
 800929e:	d00a      	beq.n	80092b6 <cosf+0x4e>
 80092a0:	b972      	cbnz	r2, 80092c0 <cosf+0x58>
 80092a2:	9901      	ldr	r1, [sp, #4]
 80092a4:	9800      	ldr	r0, [sp, #0]
 80092a6:	e7e7      	b.n	8009278 <cosf+0x10>
 80092a8:	9901      	ldr	r1, [sp, #4]
 80092aa:	9800      	ldr	r0, [sp, #0]
 80092ac:	f001 f82c 	bl	800a308 <__kernel_sinf>
 80092b0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80092b4:	e7e8      	b.n	8009288 <cosf+0x20>
 80092b6:	9901      	ldr	r1, [sp, #4]
 80092b8:	9800      	ldr	r0, [sp, #0]
 80092ba:	f000 fcef 	bl	8009c9c <__kernel_cosf>
 80092be:	e7f7      	b.n	80092b0 <cosf+0x48>
 80092c0:	2201      	movs	r2, #1
 80092c2:	9901      	ldr	r1, [sp, #4]
 80092c4:	9800      	ldr	r0, [sp, #0]
 80092c6:	f001 f81f 	bl	800a308 <__kernel_sinf>
 80092ca:	e7dd      	b.n	8009288 <cosf+0x20>
 80092cc:	3f490fd8 	.word	0x3f490fd8

080092d0 <exp>:
 80092d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092d2:	4606      	mov	r6, r0
 80092d4:	460f      	mov	r7, r1
 80092d6:	f000 f883 	bl	80093e0 <__ieee754_exp>
 80092da:	4b1b      	ldr	r3, [pc, #108]	; (8009348 <exp+0x78>)
 80092dc:	4604      	mov	r4, r0
 80092de:	f993 3000 	ldrsb.w	r3, [r3]
 80092e2:	460d      	mov	r5, r1
 80092e4:	3301      	adds	r3, #1
 80092e6:	d012      	beq.n	800930e <exp+0x3e>
 80092e8:	4630      	mov	r0, r6
 80092ea:	4639      	mov	r1, r7
 80092ec:	f001 f882 	bl	800a3f4 <finite>
 80092f0:	b168      	cbz	r0, 800930e <exp+0x3e>
 80092f2:	a311      	add	r3, pc, #68	; (adr r3, 8009338 <exp+0x68>)
 80092f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092f8:	4630      	mov	r0, r6
 80092fa:	4639      	mov	r1, r7
 80092fc:	f7f7 fb74 	bl	80009e8 <__aeabi_dcmpgt>
 8009300:	b140      	cbz	r0, 8009314 <exp+0x44>
 8009302:	f001 f91b 	bl	800a53c <__errno>
 8009306:	2322      	movs	r3, #34	; 0x22
 8009308:	2400      	movs	r4, #0
 800930a:	4d10      	ldr	r5, [pc, #64]	; (800934c <exp+0x7c>)
 800930c:	6003      	str	r3, [r0, #0]
 800930e:	4620      	mov	r0, r4
 8009310:	4629      	mov	r1, r5
 8009312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009314:	4630      	mov	r0, r6
 8009316:	a30a      	add	r3, pc, #40	; (adr r3, 8009340 <exp+0x70>)
 8009318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800931c:	4639      	mov	r1, r7
 800931e:	f7f7 fb45 	bl	80009ac <__aeabi_dcmplt>
 8009322:	2800      	cmp	r0, #0
 8009324:	d0f3      	beq.n	800930e <exp+0x3e>
 8009326:	f001 f909 	bl	800a53c <__errno>
 800932a:	2322      	movs	r3, #34	; 0x22
 800932c:	2400      	movs	r4, #0
 800932e:	2500      	movs	r5, #0
 8009330:	6003      	str	r3, [r0, #0]
 8009332:	e7ec      	b.n	800930e <exp+0x3e>
 8009334:	f3af 8000 	nop.w
 8009338:	fefa39ef 	.word	0xfefa39ef
 800933c:	40862e42 	.word	0x40862e42
 8009340:	d52d3051 	.word	0xd52d3051
 8009344:	c0874910 	.word	0xc0874910
 8009348:	20000009 	.word	0x20000009
 800934c:	7ff00000 	.word	0x7ff00000

08009350 <asinf>:
 8009350:	b538      	push	{r3, r4, r5, lr}
 8009352:	4604      	mov	r4, r0
 8009354:	f000 f9ae 	bl	80096b4 <__ieee754_asinf>
 8009358:	4b0e      	ldr	r3, [pc, #56]	; (8009394 <asinf+0x44>)
 800935a:	4605      	mov	r5, r0
 800935c:	f993 3000 	ldrsb.w	r3, [r3]
 8009360:	3301      	adds	r3, #1
 8009362:	d015      	beq.n	8009390 <asinf+0x40>
 8009364:	4621      	mov	r1, r4
 8009366:	4620      	mov	r0, r4
 8009368:	f7f7 fe94 	bl	8001094 <__aeabi_fcmpun>
 800936c:	b980      	cbnz	r0, 8009390 <asinf+0x40>
 800936e:	4620      	mov	r0, r4
 8009370:	f001 f846 	bl	800a400 <fabsf>
 8009374:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009378:	f7f7 fe82 	bl	8001080 <__aeabi_fcmpgt>
 800937c:	b140      	cbz	r0, 8009390 <asinf+0x40>
 800937e:	f001 f8dd 	bl	800a53c <__errno>
 8009382:	2321      	movs	r3, #33	; 0x21
 8009384:	6003      	str	r3, [r0, #0]
 8009386:	4804      	ldr	r0, [pc, #16]	; (8009398 <asinf+0x48>)
 8009388:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800938c:	f001 b87e 	b.w	800a48c <nanf>
 8009390:	4628      	mov	r0, r5
 8009392:	bd38      	pop	{r3, r4, r5, pc}
 8009394:	20000009 	.word	0x20000009
 8009398:	0800a894 	.word	0x0800a894

0800939c <sqrtf>:
 800939c:	b538      	push	{r3, r4, r5, lr}
 800939e:	4605      	mov	r5, r0
 80093a0:	f000 fc2a 	bl	8009bf8 <__ieee754_sqrtf>
 80093a4:	4b0d      	ldr	r3, [pc, #52]	; (80093dc <sqrtf+0x40>)
 80093a6:	4604      	mov	r4, r0
 80093a8:	f993 3000 	ldrsb.w	r3, [r3]
 80093ac:	3301      	adds	r3, #1
 80093ae:	d012      	beq.n	80093d6 <sqrtf+0x3a>
 80093b0:	4629      	mov	r1, r5
 80093b2:	4628      	mov	r0, r5
 80093b4:	f7f7 fe6e 	bl	8001094 <__aeabi_fcmpun>
 80093b8:	b968      	cbnz	r0, 80093d6 <sqrtf+0x3a>
 80093ba:	2100      	movs	r1, #0
 80093bc:	4628      	mov	r0, r5
 80093be:	f7f7 fe41 	bl	8001044 <__aeabi_fcmplt>
 80093c2:	b140      	cbz	r0, 80093d6 <sqrtf+0x3a>
 80093c4:	f001 f8ba 	bl	800a53c <__errno>
 80093c8:	2321      	movs	r3, #33	; 0x21
 80093ca:	2100      	movs	r1, #0
 80093cc:	6003      	str	r3, [r0, #0]
 80093ce:	4608      	mov	r0, r1
 80093d0:	f7f7 fd4e 	bl	8000e70 <__aeabi_fdiv>
 80093d4:	4604      	mov	r4, r0
 80093d6:	4620      	mov	r0, r4
 80093d8:	bd38      	pop	{r3, r4, r5, pc}
 80093da:	bf00      	nop
 80093dc:	20000009 	.word	0x20000009

080093e0 <__ieee754_exp>:
 80093e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80093e4:	4faa      	ldr	r7, [pc, #680]	; (8009690 <__ieee754_exp+0x2b0>)
 80093e6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80093ea:	42bb      	cmp	r3, r7
 80093ec:	4605      	mov	r5, r0
 80093ee:	460c      	mov	r4, r1
 80093f0:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 80093f4:	d92f      	bls.n	8009456 <__ieee754_exp+0x76>
 80093f6:	4fa7      	ldr	r7, [pc, #668]	; (8009694 <__ieee754_exp+0x2b4>)
 80093f8:	42bb      	cmp	r3, r7
 80093fa:	d911      	bls.n	8009420 <__ieee754_exp+0x40>
 80093fc:	4603      	mov	r3, r0
 80093fe:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8009402:	4313      	orrs	r3, r2
 8009404:	d006      	beq.n	8009414 <__ieee754_exp+0x34>
 8009406:	4602      	mov	r2, r0
 8009408:	460b      	mov	r3, r1
 800940a:	f7f6 fea7 	bl	800015c <__adddf3>
 800940e:	4605      	mov	r5, r0
 8009410:	460c      	mov	r4, r1
 8009412:	e000      	b.n	8009416 <__ieee754_exp+0x36>
 8009414:	b9e6      	cbnz	r6, 8009450 <__ieee754_exp+0x70>
 8009416:	4628      	mov	r0, r5
 8009418:	4621      	mov	r1, r4
 800941a:	b004      	add	sp, #16
 800941c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009420:	a385      	add	r3, pc, #532	; (adr r3, 8009638 <__ieee754_exp+0x258>)
 8009422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009426:	f7f7 fadf 	bl	80009e8 <__aeabi_dcmpgt>
 800942a:	b138      	cbz	r0, 800943c <__ieee754_exp+0x5c>
 800942c:	a384      	add	r3, pc, #528	; (adr r3, 8009640 <__ieee754_exp+0x260>)
 800942e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009432:	4610      	mov	r0, r2
 8009434:	4619      	mov	r1, r3
 8009436:	f7f7 f847 	bl	80004c8 <__aeabi_dmul>
 800943a:	e7e8      	b.n	800940e <__ieee754_exp+0x2e>
 800943c:	4628      	mov	r0, r5
 800943e:	a382      	add	r3, pc, #520	; (adr r3, 8009648 <__ieee754_exp+0x268>)
 8009440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009444:	4621      	mov	r1, r4
 8009446:	f7f7 fab1 	bl	80009ac <__aeabi_dcmplt>
 800944a:	2800      	cmp	r0, #0
 800944c:	f000 8082 	beq.w	8009554 <__ieee754_exp+0x174>
 8009450:	2500      	movs	r5, #0
 8009452:	462c      	mov	r4, r5
 8009454:	e7df      	b.n	8009416 <__ieee754_exp+0x36>
 8009456:	4a90      	ldr	r2, [pc, #576]	; (8009698 <__ieee754_exp+0x2b8>)
 8009458:	4293      	cmp	r3, r2
 800945a:	f240 80a7 	bls.w	80095ac <__ieee754_exp+0x1cc>
 800945e:	4a8f      	ldr	r2, [pc, #572]	; (800969c <__ieee754_exp+0x2bc>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d877      	bhi.n	8009554 <__ieee754_exp+0x174>
 8009464:	4b8e      	ldr	r3, [pc, #568]	; (80096a0 <__ieee754_exp+0x2c0>)
 8009466:	00f4      	lsls	r4, r6, #3
 8009468:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800946c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009470:	f7f6 fe72 	bl	8000158 <__aeabi_dsub>
 8009474:	4680      	mov	r8, r0
 8009476:	4689      	mov	r9, r1
 8009478:	4b8a      	ldr	r3, [pc, #552]	; (80096a4 <__ieee754_exp+0x2c4>)
 800947a:	f1c6 0a01 	rsb	sl, r6, #1
 800947e:	4423      	add	r3, r4
 8009480:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009484:	e9cd 3400 	strd	r3, r4, [sp]
 8009488:	ebaa 0a06 	sub.w	sl, sl, r6
 800948c:	4640      	mov	r0, r8
 800948e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009492:	4649      	mov	r1, r9
 8009494:	f7f6 fe60 	bl	8000158 <__aeabi_dsub>
 8009498:	4605      	mov	r5, r0
 800949a:	460c      	mov	r4, r1
 800949c:	462a      	mov	r2, r5
 800949e:	4623      	mov	r3, r4
 80094a0:	4628      	mov	r0, r5
 80094a2:	4621      	mov	r1, r4
 80094a4:	f7f7 f810 	bl	80004c8 <__aeabi_dmul>
 80094a8:	a369      	add	r3, pc, #420	; (adr r3, 8009650 <__ieee754_exp+0x270>)
 80094aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ae:	4606      	mov	r6, r0
 80094b0:	460f      	mov	r7, r1
 80094b2:	f7f7 f809 	bl	80004c8 <__aeabi_dmul>
 80094b6:	a368      	add	r3, pc, #416	; (adr r3, 8009658 <__ieee754_exp+0x278>)
 80094b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094bc:	f7f6 fe4c 	bl	8000158 <__aeabi_dsub>
 80094c0:	4632      	mov	r2, r6
 80094c2:	463b      	mov	r3, r7
 80094c4:	f7f7 f800 	bl	80004c8 <__aeabi_dmul>
 80094c8:	a365      	add	r3, pc, #404	; (adr r3, 8009660 <__ieee754_exp+0x280>)
 80094ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ce:	f7f6 fe45 	bl	800015c <__adddf3>
 80094d2:	4632      	mov	r2, r6
 80094d4:	463b      	mov	r3, r7
 80094d6:	f7f6 fff7 	bl	80004c8 <__aeabi_dmul>
 80094da:	a363      	add	r3, pc, #396	; (adr r3, 8009668 <__ieee754_exp+0x288>)
 80094dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e0:	f7f6 fe3a 	bl	8000158 <__aeabi_dsub>
 80094e4:	4632      	mov	r2, r6
 80094e6:	463b      	mov	r3, r7
 80094e8:	f7f6 ffee 	bl	80004c8 <__aeabi_dmul>
 80094ec:	a360      	add	r3, pc, #384	; (adr r3, 8009670 <__ieee754_exp+0x290>)
 80094ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f2:	f7f6 fe33 	bl	800015c <__adddf3>
 80094f6:	4632      	mov	r2, r6
 80094f8:	463b      	mov	r3, r7
 80094fa:	f7f6 ffe5 	bl	80004c8 <__aeabi_dmul>
 80094fe:	4602      	mov	r2, r0
 8009500:	460b      	mov	r3, r1
 8009502:	4628      	mov	r0, r5
 8009504:	4621      	mov	r1, r4
 8009506:	f7f6 fe27 	bl	8000158 <__aeabi_dsub>
 800950a:	4602      	mov	r2, r0
 800950c:	460b      	mov	r3, r1
 800950e:	4606      	mov	r6, r0
 8009510:	460f      	mov	r7, r1
 8009512:	4628      	mov	r0, r5
 8009514:	4621      	mov	r1, r4
 8009516:	f7f6 ffd7 	bl	80004c8 <__aeabi_dmul>
 800951a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800951e:	f1ba 0f00 	cmp.w	sl, #0
 8009522:	d15a      	bne.n	80095da <__ieee754_exp+0x1fa>
 8009524:	2200      	movs	r2, #0
 8009526:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800952a:	4630      	mov	r0, r6
 800952c:	4639      	mov	r1, r7
 800952e:	f7f6 fe13 	bl	8000158 <__aeabi_dsub>
 8009532:	4602      	mov	r2, r0
 8009534:	460b      	mov	r3, r1
 8009536:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800953a:	f7f7 f8ef 	bl	800071c <__aeabi_ddiv>
 800953e:	462a      	mov	r2, r5
 8009540:	4623      	mov	r3, r4
 8009542:	f7f6 fe09 	bl	8000158 <__aeabi_dsub>
 8009546:	4602      	mov	r2, r0
 8009548:	460b      	mov	r3, r1
 800954a:	2000      	movs	r0, #0
 800954c:	4956      	ldr	r1, [pc, #344]	; (80096a8 <__ieee754_exp+0x2c8>)
 800954e:	f7f6 fe03 	bl	8000158 <__aeabi_dsub>
 8009552:	e75c      	b.n	800940e <__ieee754_exp+0x2e>
 8009554:	4855      	ldr	r0, [pc, #340]	; (80096ac <__ieee754_exp+0x2cc>)
 8009556:	a348      	add	r3, pc, #288	; (adr r3, 8009678 <__ieee754_exp+0x298>)
 8009558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955c:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 8009560:	4621      	mov	r1, r4
 8009562:	4628      	mov	r0, r5
 8009564:	f7f6 ffb0 	bl	80004c8 <__aeabi_dmul>
 8009568:	e9d6 2300 	ldrd	r2, r3, [r6]
 800956c:	f7f6 fdf6 	bl	800015c <__adddf3>
 8009570:	f7f7 fa44 	bl	80009fc <__aeabi_d2iz>
 8009574:	4682      	mov	sl, r0
 8009576:	f7f6 ff3d 	bl	80003f4 <__aeabi_i2d>
 800957a:	a341      	add	r3, pc, #260	; (adr r3, 8009680 <__ieee754_exp+0x2a0>)
 800957c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009580:	4606      	mov	r6, r0
 8009582:	460f      	mov	r7, r1
 8009584:	f7f6 ffa0 	bl	80004c8 <__aeabi_dmul>
 8009588:	4602      	mov	r2, r0
 800958a:	460b      	mov	r3, r1
 800958c:	4628      	mov	r0, r5
 800958e:	4621      	mov	r1, r4
 8009590:	f7f6 fde2 	bl	8000158 <__aeabi_dsub>
 8009594:	a33c      	add	r3, pc, #240	; (adr r3, 8009688 <__ieee754_exp+0x2a8>)
 8009596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800959a:	4680      	mov	r8, r0
 800959c:	4689      	mov	r9, r1
 800959e:	4630      	mov	r0, r6
 80095a0:	4639      	mov	r1, r7
 80095a2:	f7f6 ff91 	bl	80004c8 <__aeabi_dmul>
 80095a6:	e9cd 0100 	strd	r0, r1, [sp]
 80095aa:	e76f      	b.n	800948c <__ieee754_exp+0xac>
 80095ac:	4a40      	ldr	r2, [pc, #256]	; (80096b0 <__ieee754_exp+0x2d0>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d80e      	bhi.n	80095d0 <__ieee754_exp+0x1f0>
 80095b2:	a323      	add	r3, pc, #140	; (adr r3, 8009640 <__ieee754_exp+0x260>)
 80095b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b8:	f7f6 fdd0 	bl	800015c <__adddf3>
 80095bc:	2200      	movs	r2, #0
 80095be:	4b3a      	ldr	r3, [pc, #232]	; (80096a8 <__ieee754_exp+0x2c8>)
 80095c0:	f7f7 fa12 	bl	80009e8 <__aeabi_dcmpgt>
 80095c4:	b138      	cbz	r0, 80095d6 <__ieee754_exp+0x1f6>
 80095c6:	2200      	movs	r2, #0
 80095c8:	4628      	mov	r0, r5
 80095ca:	4621      	mov	r1, r4
 80095cc:	4b36      	ldr	r3, [pc, #216]	; (80096a8 <__ieee754_exp+0x2c8>)
 80095ce:	e71c      	b.n	800940a <__ieee754_exp+0x2a>
 80095d0:	f04f 0a00 	mov.w	sl, #0
 80095d4:	e762      	b.n	800949c <__ieee754_exp+0xbc>
 80095d6:	4682      	mov	sl, r0
 80095d8:	e760      	b.n	800949c <__ieee754_exp+0xbc>
 80095da:	4632      	mov	r2, r6
 80095dc:	463b      	mov	r3, r7
 80095de:	2000      	movs	r0, #0
 80095e0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80095e4:	f7f6 fdb8 	bl	8000158 <__aeabi_dsub>
 80095e8:	4602      	mov	r2, r0
 80095ea:	460b      	mov	r3, r1
 80095ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095f0:	f7f7 f894 	bl	800071c <__aeabi_ddiv>
 80095f4:	4602      	mov	r2, r0
 80095f6:	460b      	mov	r3, r1
 80095f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095fc:	f7f6 fdac 	bl	8000158 <__aeabi_dsub>
 8009600:	4642      	mov	r2, r8
 8009602:	464b      	mov	r3, r9
 8009604:	f7f6 fda8 	bl	8000158 <__aeabi_dsub>
 8009608:	4602      	mov	r2, r0
 800960a:	460b      	mov	r3, r1
 800960c:	2000      	movs	r0, #0
 800960e:	4926      	ldr	r1, [pc, #152]	; (80096a8 <__ieee754_exp+0x2c8>)
 8009610:	f7f6 fda2 	bl	8000158 <__aeabi_dsub>
 8009614:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8009618:	4592      	cmp	sl, r2
 800961a:	db02      	blt.n	8009622 <__ieee754_exp+0x242>
 800961c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8009620:	e6f5      	b.n	800940e <__ieee754_exp+0x2e>
 8009622:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8009626:	2200      	movs	r2, #0
 8009628:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800962c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8009630:	e701      	b.n	8009436 <__ieee754_exp+0x56>
 8009632:	bf00      	nop
 8009634:	f3af 8000 	nop.w
 8009638:	fefa39ef 	.word	0xfefa39ef
 800963c:	40862e42 	.word	0x40862e42
 8009640:	8800759c 	.word	0x8800759c
 8009644:	7e37e43c 	.word	0x7e37e43c
 8009648:	d52d3051 	.word	0xd52d3051
 800964c:	c0874910 	.word	0xc0874910
 8009650:	72bea4d0 	.word	0x72bea4d0
 8009654:	3e663769 	.word	0x3e663769
 8009658:	c5d26bf1 	.word	0xc5d26bf1
 800965c:	3ebbbd41 	.word	0x3ebbbd41
 8009660:	af25de2c 	.word	0xaf25de2c
 8009664:	3f11566a 	.word	0x3f11566a
 8009668:	16bebd93 	.word	0x16bebd93
 800966c:	3f66c16c 	.word	0x3f66c16c
 8009670:	5555553e 	.word	0x5555553e
 8009674:	3fc55555 	.word	0x3fc55555
 8009678:	652b82fe 	.word	0x652b82fe
 800967c:	3ff71547 	.word	0x3ff71547
 8009680:	fee00000 	.word	0xfee00000
 8009684:	3fe62e42 	.word	0x3fe62e42
 8009688:	35793c76 	.word	0x35793c76
 800968c:	3dea39ef 	.word	0x3dea39ef
 8009690:	40862e41 	.word	0x40862e41
 8009694:	7fefffff 	.word	0x7fefffff
 8009698:	3fd62e42 	.word	0x3fd62e42
 800969c:	3ff0a2b1 	.word	0x3ff0a2b1
 80096a0:	0800a8a8 	.word	0x0800a8a8
 80096a4:	0800a8b8 	.word	0x0800a8b8
 80096a8:	3ff00000 	.word	0x3ff00000
 80096ac:	0800a898 	.word	0x0800a898
 80096b0:	3e2fffff 	.word	0x3e2fffff

080096b4 <__ieee754_asinf>:
 80096b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096b8:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 80096bc:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 80096c0:	4604      	mov	r4, r0
 80096c2:	4605      	mov	r5, r0
 80096c4:	d10c      	bne.n	80096e0 <__ieee754_asinf+0x2c>
 80096c6:	498d      	ldr	r1, [pc, #564]	; (80098fc <__ieee754_asinf+0x248>)
 80096c8:	f7f7 fb1e 	bl	8000d08 <__aeabi_fmul>
 80096cc:	498c      	ldr	r1, [pc, #560]	; (8009900 <__ieee754_asinf+0x24c>)
 80096ce:	4605      	mov	r5, r0
 80096d0:	4620      	mov	r0, r4
 80096d2:	f7f7 fb19 	bl	8000d08 <__aeabi_fmul>
 80096d6:	4601      	mov	r1, r0
 80096d8:	4628      	mov	r0, r5
 80096da:	f7f7 fa0d 	bl	8000af8 <__addsf3>
 80096de:	e006      	b.n	80096ee <__ieee754_asinf+0x3a>
 80096e0:	dd07      	ble.n	80096f2 <__ieee754_asinf+0x3e>
 80096e2:	4601      	mov	r1, r0
 80096e4:	f7f7 fa06 	bl	8000af4 <__aeabi_fsub>
 80096e8:	4601      	mov	r1, r0
 80096ea:	f7f7 fbc1 	bl	8000e70 <__aeabi_fdiv>
 80096ee:	4604      	mov	r4, r0
 80096f0:	e00e      	b.n	8009710 <__ieee754_asinf+0x5c>
 80096f2:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 80096f6:	da58      	bge.n	80097aa <__ieee754_asinf+0xf6>
 80096f8:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 80096fc:	da0b      	bge.n	8009716 <__ieee754_asinf+0x62>
 80096fe:	4981      	ldr	r1, [pc, #516]	; (8009904 <__ieee754_asinf+0x250>)
 8009700:	f7f7 f9fa 	bl	8000af8 <__addsf3>
 8009704:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009708:	f7f7 fcba 	bl	8001080 <__aeabi_fcmpgt>
 800970c:	2800      	cmp	r0, #0
 800970e:	d04c      	beq.n	80097aa <__ieee754_asinf+0xf6>
 8009710:	4620      	mov	r0, r4
 8009712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009716:	4601      	mov	r1, r0
 8009718:	f7f7 faf6 	bl	8000d08 <__aeabi_fmul>
 800971c:	4605      	mov	r5, r0
 800971e:	497a      	ldr	r1, [pc, #488]	; (8009908 <__ieee754_asinf+0x254>)
 8009720:	f7f7 faf2 	bl	8000d08 <__aeabi_fmul>
 8009724:	4979      	ldr	r1, [pc, #484]	; (800990c <__ieee754_asinf+0x258>)
 8009726:	f7f7 f9e7 	bl	8000af8 <__addsf3>
 800972a:	4629      	mov	r1, r5
 800972c:	f7f7 faec 	bl	8000d08 <__aeabi_fmul>
 8009730:	4977      	ldr	r1, [pc, #476]	; (8009910 <__ieee754_asinf+0x25c>)
 8009732:	f7f7 f9df 	bl	8000af4 <__aeabi_fsub>
 8009736:	4629      	mov	r1, r5
 8009738:	f7f7 fae6 	bl	8000d08 <__aeabi_fmul>
 800973c:	4975      	ldr	r1, [pc, #468]	; (8009914 <__ieee754_asinf+0x260>)
 800973e:	f7f7 f9db 	bl	8000af8 <__addsf3>
 8009742:	4629      	mov	r1, r5
 8009744:	f7f7 fae0 	bl	8000d08 <__aeabi_fmul>
 8009748:	4973      	ldr	r1, [pc, #460]	; (8009918 <__ieee754_asinf+0x264>)
 800974a:	f7f7 f9d3 	bl	8000af4 <__aeabi_fsub>
 800974e:	4629      	mov	r1, r5
 8009750:	f7f7 fada 	bl	8000d08 <__aeabi_fmul>
 8009754:	4971      	ldr	r1, [pc, #452]	; (800991c <__ieee754_asinf+0x268>)
 8009756:	f7f7 f9cf 	bl	8000af8 <__addsf3>
 800975a:	4629      	mov	r1, r5
 800975c:	f7f7 fad4 	bl	8000d08 <__aeabi_fmul>
 8009760:	496f      	ldr	r1, [pc, #444]	; (8009920 <__ieee754_asinf+0x26c>)
 8009762:	4606      	mov	r6, r0
 8009764:	4628      	mov	r0, r5
 8009766:	f7f7 facf 	bl	8000d08 <__aeabi_fmul>
 800976a:	496e      	ldr	r1, [pc, #440]	; (8009924 <__ieee754_asinf+0x270>)
 800976c:	f7f7 f9c2 	bl	8000af4 <__aeabi_fsub>
 8009770:	4629      	mov	r1, r5
 8009772:	f7f7 fac9 	bl	8000d08 <__aeabi_fmul>
 8009776:	496c      	ldr	r1, [pc, #432]	; (8009928 <__ieee754_asinf+0x274>)
 8009778:	f7f7 f9be 	bl	8000af8 <__addsf3>
 800977c:	4629      	mov	r1, r5
 800977e:	f7f7 fac3 	bl	8000d08 <__aeabi_fmul>
 8009782:	496a      	ldr	r1, [pc, #424]	; (800992c <__ieee754_asinf+0x278>)
 8009784:	f7f7 f9b6 	bl	8000af4 <__aeabi_fsub>
 8009788:	4629      	mov	r1, r5
 800978a:	f7f7 fabd 	bl	8000d08 <__aeabi_fmul>
 800978e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009792:	f7f7 f9b1 	bl	8000af8 <__addsf3>
 8009796:	4601      	mov	r1, r0
 8009798:	4630      	mov	r0, r6
 800979a:	f7f7 fb69 	bl	8000e70 <__aeabi_fdiv>
 800979e:	4621      	mov	r1, r4
 80097a0:	f7f7 fab2 	bl	8000d08 <__aeabi_fmul>
 80097a4:	4601      	mov	r1, r0
 80097a6:	4620      	mov	r0, r4
 80097a8:	e797      	b.n	80096da <__ieee754_asinf+0x26>
 80097aa:	4620      	mov	r0, r4
 80097ac:	f000 fe28 	bl	800a400 <fabsf>
 80097b0:	4601      	mov	r1, r0
 80097b2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80097b6:	f7f7 f99d 	bl	8000af4 <__aeabi_fsub>
 80097ba:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80097be:	f7f7 faa3 	bl	8000d08 <__aeabi_fmul>
 80097c2:	4606      	mov	r6, r0
 80097c4:	4950      	ldr	r1, [pc, #320]	; (8009908 <__ieee754_asinf+0x254>)
 80097c6:	f7f7 fa9f 	bl	8000d08 <__aeabi_fmul>
 80097ca:	4950      	ldr	r1, [pc, #320]	; (800990c <__ieee754_asinf+0x258>)
 80097cc:	f7f7 f994 	bl	8000af8 <__addsf3>
 80097d0:	4631      	mov	r1, r6
 80097d2:	f7f7 fa99 	bl	8000d08 <__aeabi_fmul>
 80097d6:	494e      	ldr	r1, [pc, #312]	; (8009910 <__ieee754_asinf+0x25c>)
 80097d8:	f7f7 f98c 	bl	8000af4 <__aeabi_fsub>
 80097dc:	4631      	mov	r1, r6
 80097de:	f7f7 fa93 	bl	8000d08 <__aeabi_fmul>
 80097e2:	494c      	ldr	r1, [pc, #304]	; (8009914 <__ieee754_asinf+0x260>)
 80097e4:	f7f7 f988 	bl	8000af8 <__addsf3>
 80097e8:	4631      	mov	r1, r6
 80097ea:	f7f7 fa8d 	bl	8000d08 <__aeabi_fmul>
 80097ee:	494a      	ldr	r1, [pc, #296]	; (8009918 <__ieee754_asinf+0x264>)
 80097f0:	f7f7 f980 	bl	8000af4 <__aeabi_fsub>
 80097f4:	4631      	mov	r1, r6
 80097f6:	f7f7 fa87 	bl	8000d08 <__aeabi_fmul>
 80097fa:	4948      	ldr	r1, [pc, #288]	; (800991c <__ieee754_asinf+0x268>)
 80097fc:	f7f7 f97c 	bl	8000af8 <__addsf3>
 8009800:	4631      	mov	r1, r6
 8009802:	f7f7 fa81 	bl	8000d08 <__aeabi_fmul>
 8009806:	4946      	ldr	r1, [pc, #280]	; (8009920 <__ieee754_asinf+0x26c>)
 8009808:	4681      	mov	r9, r0
 800980a:	4630      	mov	r0, r6
 800980c:	f7f7 fa7c 	bl	8000d08 <__aeabi_fmul>
 8009810:	4944      	ldr	r1, [pc, #272]	; (8009924 <__ieee754_asinf+0x270>)
 8009812:	f7f7 f96f 	bl	8000af4 <__aeabi_fsub>
 8009816:	4631      	mov	r1, r6
 8009818:	f7f7 fa76 	bl	8000d08 <__aeabi_fmul>
 800981c:	4942      	ldr	r1, [pc, #264]	; (8009928 <__ieee754_asinf+0x274>)
 800981e:	f7f7 f96b 	bl	8000af8 <__addsf3>
 8009822:	4631      	mov	r1, r6
 8009824:	f7f7 fa70 	bl	8000d08 <__aeabi_fmul>
 8009828:	4940      	ldr	r1, [pc, #256]	; (800992c <__ieee754_asinf+0x278>)
 800982a:	f7f7 f963 	bl	8000af4 <__aeabi_fsub>
 800982e:	4631      	mov	r1, r6
 8009830:	f7f7 fa6a 	bl	8000d08 <__aeabi_fmul>
 8009834:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009838:	f7f7 f95e 	bl	8000af8 <__addsf3>
 800983c:	4682      	mov	sl, r0
 800983e:	4630      	mov	r0, r6
 8009840:	f000 f9da 	bl	8009bf8 <__ieee754_sqrtf>
 8009844:	4b3a      	ldr	r3, [pc, #232]	; (8009930 <__ieee754_asinf+0x27c>)
 8009846:	4607      	mov	r7, r0
 8009848:	4598      	cmp	r8, r3
 800984a:	dd1a      	ble.n	8009882 <__ieee754_asinf+0x1ce>
 800984c:	4651      	mov	r1, sl
 800984e:	4648      	mov	r0, r9
 8009850:	f7f7 fb0e 	bl	8000e70 <__aeabi_fdiv>
 8009854:	4639      	mov	r1, r7
 8009856:	f7f7 fa57 	bl	8000d08 <__aeabi_fmul>
 800985a:	4639      	mov	r1, r7
 800985c:	f7f7 f94c 	bl	8000af8 <__addsf3>
 8009860:	4601      	mov	r1, r0
 8009862:	f7f7 f949 	bl	8000af8 <__addsf3>
 8009866:	4933      	ldr	r1, [pc, #204]	; (8009934 <__ieee754_asinf+0x280>)
 8009868:	f7f7 f946 	bl	8000af8 <__addsf3>
 800986c:	4601      	mov	r1, r0
 800986e:	4823      	ldr	r0, [pc, #140]	; (80098fc <__ieee754_asinf+0x248>)
 8009870:	f7f7 f940 	bl	8000af4 <__aeabi_fsub>
 8009874:	2d00      	cmp	r5, #0
 8009876:	4604      	mov	r4, r0
 8009878:	f73f af4a 	bgt.w	8009710 <__ieee754_asinf+0x5c>
 800987c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8009880:	e735      	b.n	80096ee <__ieee754_asinf+0x3a>
 8009882:	4601      	mov	r1, r0
 8009884:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 8009888:	f7f7 f936 	bl	8000af8 <__addsf3>
 800988c:	4651      	mov	r1, sl
 800988e:	4604      	mov	r4, r0
 8009890:	4648      	mov	r0, r9
 8009892:	f7f7 faed 	bl	8000e70 <__aeabi_fdiv>
 8009896:	4601      	mov	r1, r0
 8009898:	4620      	mov	r0, r4
 800989a:	f7f7 fa35 	bl	8000d08 <__aeabi_fmul>
 800989e:	f028 080f 	bic.w	r8, r8, #15
 80098a2:	4681      	mov	r9, r0
 80098a4:	4641      	mov	r1, r8
 80098a6:	4640      	mov	r0, r8
 80098a8:	f7f7 fa2e 	bl	8000d08 <__aeabi_fmul>
 80098ac:	4601      	mov	r1, r0
 80098ae:	4630      	mov	r0, r6
 80098b0:	f7f7 f920 	bl	8000af4 <__aeabi_fsub>
 80098b4:	4641      	mov	r1, r8
 80098b6:	4604      	mov	r4, r0
 80098b8:	4638      	mov	r0, r7
 80098ba:	f7f7 f91d 	bl	8000af8 <__addsf3>
 80098be:	4601      	mov	r1, r0
 80098c0:	4620      	mov	r0, r4
 80098c2:	f7f7 fad5 	bl	8000e70 <__aeabi_fdiv>
 80098c6:	4601      	mov	r1, r0
 80098c8:	f7f7 f916 	bl	8000af8 <__addsf3>
 80098cc:	4601      	mov	r1, r0
 80098ce:	480c      	ldr	r0, [pc, #48]	; (8009900 <__ieee754_asinf+0x24c>)
 80098d0:	f7f7 f910 	bl	8000af4 <__aeabi_fsub>
 80098d4:	4601      	mov	r1, r0
 80098d6:	4648      	mov	r0, r9
 80098d8:	f7f7 f90c 	bl	8000af4 <__aeabi_fsub>
 80098dc:	4641      	mov	r1, r8
 80098de:	4604      	mov	r4, r0
 80098e0:	4640      	mov	r0, r8
 80098e2:	f7f7 f909 	bl	8000af8 <__addsf3>
 80098e6:	4601      	mov	r1, r0
 80098e8:	4813      	ldr	r0, [pc, #76]	; (8009938 <__ieee754_asinf+0x284>)
 80098ea:	f7f7 f903 	bl	8000af4 <__aeabi_fsub>
 80098ee:	4601      	mov	r1, r0
 80098f0:	4620      	mov	r0, r4
 80098f2:	f7f7 f8ff 	bl	8000af4 <__aeabi_fsub>
 80098f6:	4601      	mov	r1, r0
 80098f8:	480f      	ldr	r0, [pc, #60]	; (8009938 <__ieee754_asinf+0x284>)
 80098fa:	e7b9      	b.n	8009870 <__ieee754_asinf+0x1bc>
 80098fc:	3fc90fdb 	.word	0x3fc90fdb
 8009900:	b33bbd2e 	.word	0xb33bbd2e
 8009904:	7149f2ca 	.word	0x7149f2ca
 8009908:	3811ef08 	.word	0x3811ef08
 800990c:	3a4f7f04 	.word	0x3a4f7f04
 8009910:	3d241146 	.word	0x3d241146
 8009914:	3e4e0aa8 	.word	0x3e4e0aa8
 8009918:	3ea6b090 	.word	0x3ea6b090
 800991c:	3e2aaaab 	.word	0x3e2aaaab
 8009920:	3d9dc62e 	.word	0x3d9dc62e
 8009924:	3f303361 	.word	0x3f303361
 8009928:	4001572d 	.word	0x4001572d
 800992c:	4019d139 	.word	0x4019d139
 8009930:	3f799999 	.word	0x3f799999
 8009934:	333bbd2e 	.word	0x333bbd2e
 8009938:	3f490fdb 	.word	0x3f490fdb

0800993c <__ieee754_rem_pio2f>:
 800993c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009940:	4aa0      	ldr	r2, [pc, #640]	; (8009bc4 <__ieee754_rem_pio2f+0x288>)
 8009942:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8009946:	4296      	cmp	r6, r2
 8009948:	460c      	mov	r4, r1
 800994a:	4682      	mov	sl, r0
 800994c:	b087      	sub	sp, #28
 800994e:	dc04      	bgt.n	800995a <__ieee754_rem_pio2f+0x1e>
 8009950:	2300      	movs	r3, #0
 8009952:	6008      	str	r0, [r1, #0]
 8009954:	604b      	str	r3, [r1, #4]
 8009956:	2500      	movs	r5, #0
 8009958:	e01a      	b.n	8009990 <__ieee754_rem_pio2f+0x54>
 800995a:	4a9b      	ldr	r2, [pc, #620]	; (8009bc8 <__ieee754_rem_pio2f+0x28c>)
 800995c:	4296      	cmp	r6, r2
 800995e:	dc4b      	bgt.n	80099f8 <__ieee754_rem_pio2f+0xbc>
 8009960:	2800      	cmp	r0, #0
 8009962:	499a      	ldr	r1, [pc, #616]	; (8009bcc <__ieee754_rem_pio2f+0x290>)
 8009964:	4f9a      	ldr	r7, [pc, #616]	; (8009bd0 <__ieee754_rem_pio2f+0x294>)
 8009966:	f026 060f 	bic.w	r6, r6, #15
 800996a:	dd23      	ble.n	80099b4 <__ieee754_rem_pio2f+0x78>
 800996c:	f7f7 f8c2 	bl	8000af4 <__aeabi_fsub>
 8009970:	42be      	cmp	r6, r7
 8009972:	4605      	mov	r5, r0
 8009974:	d010      	beq.n	8009998 <__ieee754_rem_pio2f+0x5c>
 8009976:	4997      	ldr	r1, [pc, #604]	; (8009bd4 <__ieee754_rem_pio2f+0x298>)
 8009978:	f7f7 f8bc 	bl	8000af4 <__aeabi_fsub>
 800997c:	4601      	mov	r1, r0
 800997e:	6020      	str	r0, [r4, #0]
 8009980:	4628      	mov	r0, r5
 8009982:	f7f7 f8b7 	bl	8000af4 <__aeabi_fsub>
 8009986:	4993      	ldr	r1, [pc, #588]	; (8009bd4 <__ieee754_rem_pio2f+0x298>)
 8009988:	f7f7 f8b4 	bl	8000af4 <__aeabi_fsub>
 800998c:	2501      	movs	r5, #1
 800998e:	6060      	str	r0, [r4, #4]
 8009990:	4628      	mov	r0, r5
 8009992:	b007      	add	sp, #28
 8009994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009998:	498f      	ldr	r1, [pc, #572]	; (8009bd8 <__ieee754_rem_pio2f+0x29c>)
 800999a:	f7f7 f8ab 	bl	8000af4 <__aeabi_fsub>
 800999e:	498f      	ldr	r1, [pc, #572]	; (8009bdc <__ieee754_rem_pio2f+0x2a0>)
 80099a0:	4605      	mov	r5, r0
 80099a2:	f7f7 f8a7 	bl	8000af4 <__aeabi_fsub>
 80099a6:	4601      	mov	r1, r0
 80099a8:	6020      	str	r0, [r4, #0]
 80099aa:	4628      	mov	r0, r5
 80099ac:	f7f7 f8a2 	bl	8000af4 <__aeabi_fsub>
 80099b0:	498a      	ldr	r1, [pc, #552]	; (8009bdc <__ieee754_rem_pio2f+0x2a0>)
 80099b2:	e7e9      	b.n	8009988 <__ieee754_rem_pio2f+0x4c>
 80099b4:	f7f7 f8a0 	bl	8000af8 <__addsf3>
 80099b8:	42be      	cmp	r6, r7
 80099ba:	4605      	mov	r5, r0
 80099bc:	d00e      	beq.n	80099dc <__ieee754_rem_pio2f+0xa0>
 80099be:	4985      	ldr	r1, [pc, #532]	; (8009bd4 <__ieee754_rem_pio2f+0x298>)
 80099c0:	f7f7 f89a 	bl	8000af8 <__addsf3>
 80099c4:	4601      	mov	r1, r0
 80099c6:	6020      	str	r0, [r4, #0]
 80099c8:	4628      	mov	r0, r5
 80099ca:	f7f7 f893 	bl	8000af4 <__aeabi_fsub>
 80099ce:	4981      	ldr	r1, [pc, #516]	; (8009bd4 <__ieee754_rem_pio2f+0x298>)
 80099d0:	f7f7 f892 	bl	8000af8 <__addsf3>
 80099d4:	f04f 35ff 	mov.w	r5, #4294967295
 80099d8:	6060      	str	r0, [r4, #4]
 80099da:	e7d9      	b.n	8009990 <__ieee754_rem_pio2f+0x54>
 80099dc:	497e      	ldr	r1, [pc, #504]	; (8009bd8 <__ieee754_rem_pio2f+0x29c>)
 80099de:	f7f7 f88b 	bl	8000af8 <__addsf3>
 80099e2:	497e      	ldr	r1, [pc, #504]	; (8009bdc <__ieee754_rem_pio2f+0x2a0>)
 80099e4:	4605      	mov	r5, r0
 80099e6:	f7f7 f887 	bl	8000af8 <__addsf3>
 80099ea:	4601      	mov	r1, r0
 80099ec:	6020      	str	r0, [r4, #0]
 80099ee:	4628      	mov	r0, r5
 80099f0:	f7f7 f880 	bl	8000af4 <__aeabi_fsub>
 80099f4:	4979      	ldr	r1, [pc, #484]	; (8009bdc <__ieee754_rem_pio2f+0x2a0>)
 80099f6:	e7eb      	b.n	80099d0 <__ieee754_rem_pio2f+0x94>
 80099f8:	4a79      	ldr	r2, [pc, #484]	; (8009be0 <__ieee754_rem_pio2f+0x2a4>)
 80099fa:	4296      	cmp	r6, r2
 80099fc:	f300 8091 	bgt.w	8009b22 <__ieee754_rem_pio2f+0x1e6>
 8009a00:	f000 fcfe 	bl	800a400 <fabsf>
 8009a04:	4977      	ldr	r1, [pc, #476]	; (8009be4 <__ieee754_rem_pio2f+0x2a8>)
 8009a06:	4607      	mov	r7, r0
 8009a08:	f7f7 f97e 	bl	8000d08 <__aeabi_fmul>
 8009a0c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009a10:	f7f7 f872 	bl	8000af8 <__addsf3>
 8009a14:	f7f7 fb54 	bl	80010c0 <__aeabi_f2iz>
 8009a18:	4605      	mov	r5, r0
 8009a1a:	f7f7 f921 	bl	8000c60 <__aeabi_i2f>
 8009a1e:	496b      	ldr	r1, [pc, #428]	; (8009bcc <__ieee754_rem_pio2f+0x290>)
 8009a20:	4681      	mov	r9, r0
 8009a22:	f7f7 f971 	bl	8000d08 <__aeabi_fmul>
 8009a26:	4601      	mov	r1, r0
 8009a28:	4638      	mov	r0, r7
 8009a2a:	f7f7 f863 	bl	8000af4 <__aeabi_fsub>
 8009a2e:	4969      	ldr	r1, [pc, #420]	; (8009bd4 <__ieee754_rem_pio2f+0x298>)
 8009a30:	4680      	mov	r8, r0
 8009a32:	4648      	mov	r0, r9
 8009a34:	f7f7 f968 	bl	8000d08 <__aeabi_fmul>
 8009a38:	2d1f      	cmp	r5, #31
 8009a3a:	4607      	mov	r7, r0
 8009a3c:	dc0c      	bgt.n	8009a58 <__ieee754_rem_pio2f+0x11c>
 8009a3e:	4a6a      	ldr	r2, [pc, #424]	; (8009be8 <__ieee754_rem_pio2f+0x2ac>)
 8009a40:	1e69      	subs	r1, r5, #1
 8009a42:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8009a46:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d004      	beq.n	8009a58 <__ieee754_rem_pio2f+0x11c>
 8009a4e:	4639      	mov	r1, r7
 8009a50:	4640      	mov	r0, r8
 8009a52:	f7f7 f84f 	bl	8000af4 <__aeabi_fsub>
 8009a56:	e00b      	b.n	8009a70 <__ieee754_rem_pio2f+0x134>
 8009a58:	4639      	mov	r1, r7
 8009a5a:	4640      	mov	r0, r8
 8009a5c:	f7f7 f84a 	bl	8000af4 <__aeabi_fsub>
 8009a60:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8009a64:	ea4f 5be6 	mov.w	fp, r6, asr #23
 8009a68:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 8009a6c:	2e08      	cmp	r6, #8
 8009a6e:	dc01      	bgt.n	8009a74 <__ieee754_rem_pio2f+0x138>
 8009a70:	6020      	str	r0, [r4, #0]
 8009a72:	e026      	b.n	8009ac2 <__ieee754_rem_pio2f+0x186>
 8009a74:	4958      	ldr	r1, [pc, #352]	; (8009bd8 <__ieee754_rem_pio2f+0x29c>)
 8009a76:	4648      	mov	r0, r9
 8009a78:	f7f7 f946 	bl	8000d08 <__aeabi_fmul>
 8009a7c:	4607      	mov	r7, r0
 8009a7e:	4601      	mov	r1, r0
 8009a80:	4640      	mov	r0, r8
 8009a82:	f7f7 f837 	bl	8000af4 <__aeabi_fsub>
 8009a86:	4601      	mov	r1, r0
 8009a88:	4606      	mov	r6, r0
 8009a8a:	4640      	mov	r0, r8
 8009a8c:	f7f7 f832 	bl	8000af4 <__aeabi_fsub>
 8009a90:	4639      	mov	r1, r7
 8009a92:	f7f7 f82f 	bl	8000af4 <__aeabi_fsub>
 8009a96:	4607      	mov	r7, r0
 8009a98:	4950      	ldr	r1, [pc, #320]	; (8009bdc <__ieee754_rem_pio2f+0x2a0>)
 8009a9a:	4648      	mov	r0, r9
 8009a9c:	f7f7 f934 	bl	8000d08 <__aeabi_fmul>
 8009aa0:	4639      	mov	r1, r7
 8009aa2:	f7f7 f827 	bl	8000af4 <__aeabi_fsub>
 8009aa6:	4601      	mov	r1, r0
 8009aa8:	4607      	mov	r7, r0
 8009aaa:	4630      	mov	r0, r6
 8009aac:	f7f7 f822 	bl	8000af4 <__aeabi_fsub>
 8009ab0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8009ab4:	ebab 0b03 	sub.w	fp, fp, r3
 8009ab8:	f1bb 0f19 	cmp.w	fp, #25
 8009abc:	dc16      	bgt.n	8009aec <__ieee754_rem_pio2f+0x1b0>
 8009abe:	46b0      	mov	r8, r6
 8009ac0:	6020      	str	r0, [r4, #0]
 8009ac2:	6826      	ldr	r6, [r4, #0]
 8009ac4:	4640      	mov	r0, r8
 8009ac6:	4631      	mov	r1, r6
 8009ac8:	f7f7 f814 	bl	8000af4 <__aeabi_fsub>
 8009acc:	4639      	mov	r1, r7
 8009ace:	f7f7 f811 	bl	8000af4 <__aeabi_fsub>
 8009ad2:	f1ba 0f00 	cmp.w	sl, #0
 8009ad6:	6060      	str	r0, [r4, #4]
 8009ad8:	f6bf af5a 	bge.w	8009990 <__ieee754_rem_pio2f+0x54>
 8009adc:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8009ae0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8009ae4:	6026      	str	r6, [r4, #0]
 8009ae6:	6060      	str	r0, [r4, #4]
 8009ae8:	426d      	negs	r5, r5
 8009aea:	e751      	b.n	8009990 <__ieee754_rem_pio2f+0x54>
 8009aec:	493f      	ldr	r1, [pc, #252]	; (8009bec <__ieee754_rem_pio2f+0x2b0>)
 8009aee:	4648      	mov	r0, r9
 8009af0:	f7f7 f90a 	bl	8000d08 <__aeabi_fmul>
 8009af4:	4607      	mov	r7, r0
 8009af6:	4601      	mov	r1, r0
 8009af8:	4630      	mov	r0, r6
 8009afa:	f7f6 fffb 	bl	8000af4 <__aeabi_fsub>
 8009afe:	4601      	mov	r1, r0
 8009b00:	4680      	mov	r8, r0
 8009b02:	4630      	mov	r0, r6
 8009b04:	f7f6 fff6 	bl	8000af4 <__aeabi_fsub>
 8009b08:	4639      	mov	r1, r7
 8009b0a:	f7f6 fff3 	bl	8000af4 <__aeabi_fsub>
 8009b0e:	4606      	mov	r6, r0
 8009b10:	4937      	ldr	r1, [pc, #220]	; (8009bf0 <__ieee754_rem_pio2f+0x2b4>)
 8009b12:	4648      	mov	r0, r9
 8009b14:	f7f7 f8f8 	bl	8000d08 <__aeabi_fmul>
 8009b18:	4631      	mov	r1, r6
 8009b1a:	f7f6 ffeb 	bl	8000af4 <__aeabi_fsub>
 8009b1e:	4607      	mov	r7, r0
 8009b20:	e795      	b.n	8009a4e <__ieee754_rem_pio2f+0x112>
 8009b22:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8009b26:	db05      	blt.n	8009b34 <__ieee754_rem_pio2f+0x1f8>
 8009b28:	4601      	mov	r1, r0
 8009b2a:	f7f6 ffe3 	bl	8000af4 <__aeabi_fsub>
 8009b2e:	6060      	str	r0, [r4, #4]
 8009b30:	6020      	str	r0, [r4, #0]
 8009b32:	e710      	b.n	8009956 <__ieee754_rem_pio2f+0x1a>
 8009b34:	15f7      	asrs	r7, r6, #23
 8009b36:	3f86      	subs	r7, #134	; 0x86
 8009b38:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	f7f7 fabf 	bl	80010c0 <__aeabi_f2iz>
 8009b42:	f7f7 f88d 	bl	8000c60 <__aeabi_i2f>
 8009b46:	4601      	mov	r1, r0
 8009b48:	9003      	str	r0, [sp, #12]
 8009b4a:	4630      	mov	r0, r6
 8009b4c:	f7f6 ffd2 	bl	8000af4 <__aeabi_fsub>
 8009b50:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8009b54:	f7f7 f8d8 	bl	8000d08 <__aeabi_fmul>
 8009b58:	4606      	mov	r6, r0
 8009b5a:	f7f7 fab1 	bl	80010c0 <__aeabi_f2iz>
 8009b5e:	f7f7 f87f 	bl	8000c60 <__aeabi_i2f>
 8009b62:	4601      	mov	r1, r0
 8009b64:	9004      	str	r0, [sp, #16]
 8009b66:	4605      	mov	r5, r0
 8009b68:	4630      	mov	r0, r6
 8009b6a:	f7f6 ffc3 	bl	8000af4 <__aeabi_fsub>
 8009b6e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8009b72:	f7f7 f8c9 	bl	8000d08 <__aeabi_fmul>
 8009b76:	2100      	movs	r1, #0
 8009b78:	9005      	str	r0, [sp, #20]
 8009b7a:	f7f7 fa59 	bl	8001030 <__aeabi_fcmpeq>
 8009b7e:	b1f0      	cbz	r0, 8009bbe <__ieee754_rem_pio2f+0x282>
 8009b80:	2100      	movs	r1, #0
 8009b82:	4628      	mov	r0, r5
 8009b84:	f7f7 fa54 	bl	8001030 <__aeabi_fcmpeq>
 8009b88:	2800      	cmp	r0, #0
 8009b8a:	bf14      	ite	ne
 8009b8c:	2301      	movne	r3, #1
 8009b8e:	2302      	moveq	r3, #2
 8009b90:	4a18      	ldr	r2, [pc, #96]	; (8009bf4 <__ieee754_rem_pio2f+0x2b8>)
 8009b92:	4621      	mov	r1, r4
 8009b94:	9201      	str	r2, [sp, #4]
 8009b96:	2202      	movs	r2, #2
 8009b98:	a803      	add	r0, sp, #12
 8009b9a:	9200      	str	r2, [sp, #0]
 8009b9c:	463a      	mov	r2, r7
 8009b9e:	f000 f8fd 	bl	8009d9c <__kernel_rem_pio2f>
 8009ba2:	f1ba 0f00 	cmp.w	sl, #0
 8009ba6:	4605      	mov	r5, r0
 8009ba8:	f6bf aef2 	bge.w	8009990 <__ieee754_rem_pio2f+0x54>
 8009bac:	6823      	ldr	r3, [r4, #0]
 8009bae:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009bb2:	6023      	str	r3, [r4, #0]
 8009bb4:	6863      	ldr	r3, [r4, #4]
 8009bb6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009bba:	6063      	str	r3, [r4, #4]
 8009bbc:	e794      	b.n	8009ae8 <__ieee754_rem_pio2f+0x1ac>
 8009bbe:	2303      	movs	r3, #3
 8009bc0:	e7e6      	b.n	8009b90 <__ieee754_rem_pio2f+0x254>
 8009bc2:	bf00      	nop
 8009bc4:	3f490fd8 	.word	0x3f490fd8
 8009bc8:	4016cbe3 	.word	0x4016cbe3
 8009bcc:	3fc90f80 	.word	0x3fc90f80
 8009bd0:	3fc90fd0 	.word	0x3fc90fd0
 8009bd4:	37354443 	.word	0x37354443
 8009bd8:	37354400 	.word	0x37354400
 8009bdc:	2e85a308 	.word	0x2e85a308
 8009be0:	43490f80 	.word	0x43490f80
 8009be4:	3f22f984 	.word	0x3f22f984
 8009be8:	0800a8c8 	.word	0x0800a8c8
 8009bec:	2e85a300 	.word	0x2e85a300
 8009bf0:	248d3132 	.word	0x248d3132
 8009bf4:	0800a948 	.word	0x0800a948

08009bf8 <__ieee754_sqrtf>:
 8009bf8:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8009bfc:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8009c00:	b570      	push	{r4, r5, r6, lr}
 8009c02:	4603      	mov	r3, r0
 8009c04:	4604      	mov	r4, r0
 8009c06:	d309      	bcc.n	8009c1c <__ieee754_sqrtf+0x24>
 8009c08:	4601      	mov	r1, r0
 8009c0a:	f7f7 f87d 	bl	8000d08 <__aeabi_fmul>
 8009c0e:	4601      	mov	r1, r0
 8009c10:	4620      	mov	r0, r4
 8009c12:	f7f6 ff71 	bl	8000af8 <__addsf3>
 8009c16:	4604      	mov	r4, r0
 8009c18:	4620      	mov	r0, r4
 8009c1a:	bd70      	pop	{r4, r5, r6, pc}
 8009c1c:	2a00      	cmp	r2, #0
 8009c1e:	d0fb      	beq.n	8009c18 <__ieee754_sqrtf+0x20>
 8009c20:	2800      	cmp	r0, #0
 8009c22:	da06      	bge.n	8009c32 <__ieee754_sqrtf+0x3a>
 8009c24:	4601      	mov	r1, r0
 8009c26:	f7f6 ff65 	bl	8000af4 <__aeabi_fsub>
 8009c2a:	4601      	mov	r1, r0
 8009c2c:	f7f7 f920 	bl	8000e70 <__aeabi_fdiv>
 8009c30:	e7f1      	b.n	8009c16 <__ieee754_sqrtf+0x1e>
 8009c32:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 8009c36:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8009c3a:	d029      	beq.n	8009c90 <__ieee754_sqrtf+0x98>
 8009c3c:	f3c3 0216 	ubfx	r2, r3, #0, #23
 8009c40:	07cb      	lsls	r3, r1, #31
 8009c42:	f04f 0300 	mov.w	r3, #0
 8009c46:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8009c4a:	f04f 0419 	mov.w	r4, #25
 8009c4e:	461e      	mov	r6, r3
 8009c50:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8009c54:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8009c58:	bf58      	it	pl
 8009c5a:	0052      	lslpl	r2, r2, #1
 8009c5c:	1040      	asrs	r0, r0, #1
 8009c5e:	0052      	lsls	r2, r2, #1
 8009c60:	1875      	adds	r5, r6, r1
 8009c62:	4295      	cmp	r5, r2
 8009c64:	bfde      	ittt	le
 8009c66:	186e      	addle	r6, r5, r1
 8009c68:	1b52      	suble	r2, r2, r5
 8009c6a:	185b      	addle	r3, r3, r1
 8009c6c:	3c01      	subs	r4, #1
 8009c6e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009c72:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009c76:	d1f3      	bne.n	8009c60 <__ieee754_sqrtf+0x68>
 8009c78:	b112      	cbz	r2, 8009c80 <__ieee754_sqrtf+0x88>
 8009c7a:	3301      	adds	r3, #1
 8009c7c:	f023 0301 	bic.w	r3, r3, #1
 8009c80:	105c      	asrs	r4, r3, #1
 8009c82:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8009c86:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 8009c8a:	e7c5      	b.n	8009c18 <__ieee754_sqrtf+0x20>
 8009c8c:	005b      	lsls	r3, r3, #1
 8009c8e:	3201      	adds	r2, #1
 8009c90:	0218      	lsls	r0, r3, #8
 8009c92:	d5fb      	bpl.n	8009c8c <__ieee754_sqrtf+0x94>
 8009c94:	3a01      	subs	r2, #1
 8009c96:	1a89      	subs	r1, r1, r2
 8009c98:	e7d0      	b.n	8009c3c <__ieee754_sqrtf+0x44>
	...

08009c9c <__kernel_cosf>:
 8009c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ca0:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8009ca4:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8009ca8:	4606      	mov	r6, r0
 8009caa:	4688      	mov	r8, r1
 8009cac:	da03      	bge.n	8009cb6 <__kernel_cosf+0x1a>
 8009cae:	f7f7 fa07 	bl	80010c0 <__aeabi_f2iz>
 8009cb2:	2800      	cmp	r0, #0
 8009cb4:	d05c      	beq.n	8009d70 <__kernel_cosf+0xd4>
 8009cb6:	4631      	mov	r1, r6
 8009cb8:	4630      	mov	r0, r6
 8009cba:	f7f7 f825 	bl	8000d08 <__aeabi_fmul>
 8009cbe:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009cc2:	4605      	mov	r5, r0
 8009cc4:	f7f7 f820 	bl	8000d08 <__aeabi_fmul>
 8009cc8:	492b      	ldr	r1, [pc, #172]	; (8009d78 <__kernel_cosf+0xdc>)
 8009cca:	4607      	mov	r7, r0
 8009ccc:	4628      	mov	r0, r5
 8009cce:	f7f7 f81b 	bl	8000d08 <__aeabi_fmul>
 8009cd2:	492a      	ldr	r1, [pc, #168]	; (8009d7c <__kernel_cosf+0xe0>)
 8009cd4:	f7f6 ff10 	bl	8000af8 <__addsf3>
 8009cd8:	4629      	mov	r1, r5
 8009cda:	f7f7 f815 	bl	8000d08 <__aeabi_fmul>
 8009cde:	4928      	ldr	r1, [pc, #160]	; (8009d80 <__kernel_cosf+0xe4>)
 8009ce0:	f7f6 ff08 	bl	8000af4 <__aeabi_fsub>
 8009ce4:	4629      	mov	r1, r5
 8009ce6:	f7f7 f80f 	bl	8000d08 <__aeabi_fmul>
 8009cea:	4926      	ldr	r1, [pc, #152]	; (8009d84 <__kernel_cosf+0xe8>)
 8009cec:	f7f6 ff04 	bl	8000af8 <__addsf3>
 8009cf0:	4629      	mov	r1, r5
 8009cf2:	f7f7 f809 	bl	8000d08 <__aeabi_fmul>
 8009cf6:	4924      	ldr	r1, [pc, #144]	; (8009d88 <__kernel_cosf+0xec>)
 8009cf8:	f7f6 fefc 	bl	8000af4 <__aeabi_fsub>
 8009cfc:	4629      	mov	r1, r5
 8009cfe:	f7f7 f803 	bl	8000d08 <__aeabi_fmul>
 8009d02:	4922      	ldr	r1, [pc, #136]	; (8009d8c <__kernel_cosf+0xf0>)
 8009d04:	f7f6 fef8 	bl	8000af8 <__addsf3>
 8009d08:	4629      	mov	r1, r5
 8009d0a:	f7f6 fffd 	bl	8000d08 <__aeabi_fmul>
 8009d0e:	4629      	mov	r1, r5
 8009d10:	f7f6 fffa 	bl	8000d08 <__aeabi_fmul>
 8009d14:	4641      	mov	r1, r8
 8009d16:	4605      	mov	r5, r0
 8009d18:	4630      	mov	r0, r6
 8009d1a:	f7f6 fff5 	bl	8000d08 <__aeabi_fmul>
 8009d1e:	4601      	mov	r1, r0
 8009d20:	4628      	mov	r0, r5
 8009d22:	f7f6 fee7 	bl	8000af4 <__aeabi_fsub>
 8009d26:	4b1a      	ldr	r3, [pc, #104]	; (8009d90 <__kernel_cosf+0xf4>)
 8009d28:	4605      	mov	r5, r0
 8009d2a:	429c      	cmp	r4, r3
 8009d2c:	dc0a      	bgt.n	8009d44 <__kernel_cosf+0xa8>
 8009d2e:	4601      	mov	r1, r0
 8009d30:	4638      	mov	r0, r7
 8009d32:	f7f6 fedf 	bl	8000af4 <__aeabi_fsub>
 8009d36:	4601      	mov	r1, r0
 8009d38:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009d3c:	f7f6 feda 	bl	8000af4 <__aeabi_fsub>
 8009d40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d44:	4b13      	ldr	r3, [pc, #76]	; (8009d94 <__kernel_cosf+0xf8>)
 8009d46:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009d4a:	429c      	cmp	r4, r3
 8009d4c:	bfcc      	ite	gt
 8009d4e:	4c12      	ldrgt	r4, [pc, #72]	; (8009d98 <__kernel_cosf+0xfc>)
 8009d50:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 8009d54:	4621      	mov	r1, r4
 8009d56:	f7f6 fecd 	bl	8000af4 <__aeabi_fsub>
 8009d5a:	4621      	mov	r1, r4
 8009d5c:	4606      	mov	r6, r0
 8009d5e:	4638      	mov	r0, r7
 8009d60:	f7f6 fec8 	bl	8000af4 <__aeabi_fsub>
 8009d64:	4629      	mov	r1, r5
 8009d66:	f7f6 fec5 	bl	8000af4 <__aeabi_fsub>
 8009d6a:	4601      	mov	r1, r0
 8009d6c:	4630      	mov	r0, r6
 8009d6e:	e7e5      	b.n	8009d3c <__kernel_cosf+0xa0>
 8009d70:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009d74:	e7e4      	b.n	8009d40 <__kernel_cosf+0xa4>
 8009d76:	bf00      	nop
 8009d78:	ad47d74e 	.word	0xad47d74e
 8009d7c:	310f74f6 	.word	0x310f74f6
 8009d80:	3493f27c 	.word	0x3493f27c
 8009d84:	37d00d01 	.word	0x37d00d01
 8009d88:	3ab60b61 	.word	0x3ab60b61
 8009d8c:	3d2aaaab 	.word	0x3d2aaaab
 8009d90:	3e999999 	.word	0x3e999999
 8009d94:	3f480000 	.word	0x3f480000
 8009d98:	3e900000 	.word	0x3e900000

08009d9c <__kernel_rem_pio2f>:
 8009d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009da0:	b0db      	sub	sp, #364	; 0x16c
 8009da2:	9202      	str	r2, [sp, #8]
 8009da4:	9304      	str	r3, [sp, #16]
 8009da6:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8009da8:	4bc5      	ldr	r3, [pc, #788]	; (800a0c0 <__kernel_rem_pio2f+0x324>)
 8009daa:	9005      	str	r0, [sp, #20]
 8009dac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009db0:	9100      	str	r1, [sp, #0]
 8009db2:	9301      	str	r3, [sp, #4]
 8009db4:	9b04      	ldr	r3, [sp, #16]
 8009db6:	3b01      	subs	r3, #1
 8009db8:	9303      	str	r3, [sp, #12]
 8009dba:	9b02      	ldr	r3, [sp, #8]
 8009dbc:	1d1a      	adds	r2, r3, #4
 8009dbe:	f2c0 809b 	blt.w	8009ef8 <__kernel_rem_pio2f+0x15c>
 8009dc2:	1edc      	subs	r4, r3, #3
 8009dc4:	bf48      	it	mi
 8009dc6:	1d1c      	addmi	r4, r3, #4
 8009dc8:	10e4      	asrs	r4, r4, #3
 8009dca:	2500      	movs	r5, #0
 8009dcc:	f04f 0a00 	mov.w	sl, #0
 8009dd0:	1c67      	adds	r7, r4, #1
 8009dd2:	00fb      	lsls	r3, r7, #3
 8009dd4:	9306      	str	r3, [sp, #24]
 8009dd6:	9b02      	ldr	r3, [sp, #8]
 8009dd8:	9a03      	ldr	r2, [sp, #12]
 8009dda:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 8009dde:	9b01      	ldr	r3, [sp, #4]
 8009de0:	1aa6      	subs	r6, r4, r2
 8009de2:	eb03 0802 	add.w	r8, r3, r2
 8009de6:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8009de8:	f10d 0b78 	add.w	fp, sp, #120	; 0x78
 8009dec:	eb03 0986 	add.w	r9, r3, r6, lsl #2
 8009df0:	4545      	cmp	r5, r8
 8009df2:	f340 8083 	ble.w	8009efc <__kernel_rem_pio2f+0x160>
 8009df6:	f04f 0800 	mov.w	r8, #0
 8009dfa:	f04f 0b00 	mov.w	fp, #0
 8009dfe:	9b04      	ldr	r3, [sp, #16]
 8009e00:	aa1e      	add	r2, sp, #120	; 0x78
 8009e02:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8009e06:	ab46      	add	r3, sp, #280	; 0x118
 8009e08:	9a01      	ldr	r2, [sp, #4]
 8009e0a:	4590      	cmp	r8, r2
 8009e0c:	f340 809c 	ble.w	8009f48 <__kernel_rem_pio2f+0x1ac>
 8009e10:	4613      	mov	r3, r2
 8009e12:	aa0a      	add	r2, sp, #40	; 0x28
 8009e14:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009e18:	9308      	str	r3, [sp, #32]
 8009e1a:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8009e1c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009e20:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009e24:	9307      	str	r3, [sp, #28]
 8009e26:	ad0a      	add	r5, sp, #40	; 0x28
 8009e28:	462e      	mov	r6, r5
 8009e2a:	46c3      	mov	fp, r8
 8009e2c:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 8009e30:	ab5a      	add	r3, sp, #360	; 0x168
 8009e32:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8009e36:	f853 4c50 	ldr.w	r4, [r3, #-80]
 8009e3a:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 8009e3e:	f1bb 0f00 	cmp.w	fp, #0
 8009e42:	f300 8086 	bgt.w	8009f52 <__kernel_rem_pio2f+0x1b6>
 8009e46:	4639      	mov	r1, r7
 8009e48:	4620      	mov	r0, r4
 8009e4a:	f000 fb23 	bl	800a494 <scalbnf>
 8009e4e:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8009e52:	4604      	mov	r4, r0
 8009e54:	f7f6 ff58 	bl	8000d08 <__aeabi_fmul>
 8009e58:	f000 fad6 	bl	800a408 <floorf>
 8009e5c:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8009e60:	f7f6 ff52 	bl	8000d08 <__aeabi_fmul>
 8009e64:	4601      	mov	r1, r0
 8009e66:	4620      	mov	r0, r4
 8009e68:	f7f6 fe44 	bl	8000af4 <__aeabi_fsub>
 8009e6c:	4604      	mov	r4, r0
 8009e6e:	f7f7 f927 	bl	80010c0 <__aeabi_f2iz>
 8009e72:	4606      	mov	r6, r0
 8009e74:	f7f6 fef4 	bl	8000c60 <__aeabi_i2f>
 8009e78:	4601      	mov	r1, r0
 8009e7a:	4620      	mov	r0, r4
 8009e7c:	f7f6 fe3a 	bl	8000af4 <__aeabi_fsub>
 8009e80:	2f00      	cmp	r7, #0
 8009e82:	4681      	mov	r9, r0
 8009e84:	f340 8084 	ble.w	8009f90 <__kernel_rem_pio2f+0x1f4>
 8009e88:	f108 32ff 	add.w	r2, r8, #4294967295
 8009e8c:	ab0a      	add	r3, sp, #40	; 0x28
 8009e8e:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8009e92:	f1c7 0108 	rsb	r1, r7, #8
 8009e96:	fa44 f301 	asr.w	r3, r4, r1
 8009e9a:	441e      	add	r6, r3
 8009e9c:	408b      	lsls	r3, r1
 8009e9e:	1ae4      	subs	r4, r4, r3
 8009ea0:	f1c7 0007 	rsb	r0, r7, #7
 8009ea4:	ab0a      	add	r3, sp, #40	; 0x28
 8009ea6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009eaa:	4104      	asrs	r4, r0
 8009eac:	2c00      	cmp	r4, #0
 8009eae:	dd7e      	ble.n	8009fae <__kernel_rem_pio2f+0x212>
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	4692      	mov	sl, r2
 8009eb4:	3601      	adds	r6, #1
 8009eb6:	4590      	cmp	r8, r2
 8009eb8:	f300 80b0 	bgt.w	800a01c <__kernel_rem_pio2f+0x280>
 8009ebc:	2f00      	cmp	r7, #0
 8009ebe:	dd05      	ble.n	8009ecc <__kernel_rem_pio2f+0x130>
 8009ec0:	2f01      	cmp	r7, #1
 8009ec2:	f000 80bd 	beq.w	800a040 <__kernel_rem_pio2f+0x2a4>
 8009ec6:	2f02      	cmp	r7, #2
 8009ec8:	f000 80c5 	beq.w	800a056 <__kernel_rem_pio2f+0x2ba>
 8009ecc:	2c02      	cmp	r4, #2
 8009ece:	d16e      	bne.n	8009fae <__kernel_rem_pio2f+0x212>
 8009ed0:	4649      	mov	r1, r9
 8009ed2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009ed6:	f7f6 fe0d 	bl	8000af4 <__aeabi_fsub>
 8009eda:	4681      	mov	r9, r0
 8009edc:	f1ba 0f00 	cmp.w	sl, #0
 8009ee0:	d065      	beq.n	8009fae <__kernel_rem_pio2f+0x212>
 8009ee2:	4639      	mov	r1, r7
 8009ee4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009ee8:	f000 fad4 	bl	800a494 <scalbnf>
 8009eec:	4601      	mov	r1, r0
 8009eee:	4648      	mov	r0, r9
 8009ef0:	f7f6 fe00 	bl	8000af4 <__aeabi_fsub>
 8009ef4:	4681      	mov	r9, r0
 8009ef6:	e05a      	b.n	8009fae <__kernel_rem_pio2f+0x212>
 8009ef8:	2400      	movs	r4, #0
 8009efa:	e766      	b.n	8009dca <__kernel_rem_pio2f+0x2e>
 8009efc:	42ee      	cmn	r6, r5
 8009efe:	d407      	bmi.n	8009f10 <__kernel_rem_pio2f+0x174>
 8009f00:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8009f04:	f7f6 feac 	bl	8000c60 <__aeabi_i2f>
 8009f08:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 8009f0c:	3501      	adds	r5, #1
 8009f0e:	e76f      	b.n	8009df0 <__kernel_rem_pio2f+0x54>
 8009f10:	4650      	mov	r0, sl
 8009f12:	e7f9      	b.n	8009f08 <__kernel_rem_pio2f+0x16c>
 8009f14:	9b05      	ldr	r3, [sp, #20]
 8009f16:	f8da 1000 	ldr.w	r1, [sl]
 8009f1a:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 8009f1e:	f7f6 fef3 	bl	8000d08 <__aeabi_fmul>
 8009f22:	4601      	mov	r1, r0
 8009f24:	4630      	mov	r0, r6
 8009f26:	f7f6 fde7 	bl	8000af8 <__addsf3>
 8009f2a:	4606      	mov	r6, r0
 8009f2c:	f109 0901 	add.w	r9, r9, #1
 8009f30:	ab46      	add	r3, sp, #280	; 0x118
 8009f32:	9a03      	ldr	r2, [sp, #12]
 8009f34:	f1aa 0a04 	sub.w	sl, sl, #4
 8009f38:	4591      	cmp	r9, r2
 8009f3a:	ddeb      	ble.n	8009f14 <__kernel_rem_pio2f+0x178>
 8009f3c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8009f40:	3504      	adds	r5, #4
 8009f42:	f108 0801 	add.w	r8, r8, #1
 8009f46:	e75f      	b.n	8009e08 <__kernel_rem_pio2f+0x6c>
 8009f48:	46aa      	mov	sl, r5
 8009f4a:	465e      	mov	r6, fp
 8009f4c:	f04f 0900 	mov.w	r9, #0
 8009f50:	e7ef      	b.n	8009f32 <__kernel_rem_pio2f+0x196>
 8009f52:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8009f56:	4620      	mov	r0, r4
 8009f58:	f7f6 fed6 	bl	8000d08 <__aeabi_fmul>
 8009f5c:	f7f7 f8b0 	bl	80010c0 <__aeabi_f2iz>
 8009f60:	f7f6 fe7e 	bl	8000c60 <__aeabi_i2f>
 8009f64:	4649      	mov	r1, r9
 8009f66:	9009      	str	r0, [sp, #36]	; 0x24
 8009f68:	f7f6 fece 	bl	8000d08 <__aeabi_fmul>
 8009f6c:	4601      	mov	r1, r0
 8009f6e:	4620      	mov	r0, r4
 8009f70:	f7f6 fdc0 	bl	8000af4 <__aeabi_fsub>
 8009f74:	f7f7 f8a4 	bl	80010c0 <__aeabi_f2iz>
 8009f78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f7a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009f7e:	f846 0b04 	str.w	r0, [r6], #4
 8009f82:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 8009f86:	4618      	mov	r0, r3
 8009f88:	f7f6 fdb6 	bl	8000af8 <__addsf3>
 8009f8c:	4604      	mov	r4, r0
 8009f8e:	e756      	b.n	8009e3e <__kernel_rem_pio2f+0xa2>
 8009f90:	d106      	bne.n	8009fa0 <__kernel_rem_pio2f+0x204>
 8009f92:	f108 33ff 	add.w	r3, r8, #4294967295
 8009f96:	aa0a      	add	r2, sp, #40	; 0x28
 8009f98:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009f9c:	1224      	asrs	r4, r4, #8
 8009f9e:	e785      	b.n	8009eac <__kernel_rem_pio2f+0x110>
 8009fa0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009fa4:	f7f7 f862 	bl	800106c <__aeabi_fcmpge>
 8009fa8:	4604      	mov	r4, r0
 8009faa:	2800      	cmp	r0, #0
 8009fac:	d134      	bne.n	800a018 <__kernel_rem_pio2f+0x27c>
 8009fae:	2100      	movs	r1, #0
 8009fb0:	4648      	mov	r0, r9
 8009fb2:	f7f7 f83d 	bl	8001030 <__aeabi_fcmpeq>
 8009fb6:	2800      	cmp	r0, #0
 8009fb8:	f000 809a 	beq.w	800a0f0 <__kernel_rem_pio2f+0x354>
 8009fbc:	f108 35ff 	add.w	r5, r8, #4294967295
 8009fc0:	462b      	mov	r3, r5
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	9901      	ldr	r1, [sp, #4]
 8009fc6:	428b      	cmp	r3, r1
 8009fc8:	da4d      	bge.n	800a066 <__kernel_rem_pio2f+0x2ca>
 8009fca:	2a00      	cmp	r2, #0
 8009fcc:	d07c      	beq.n	800a0c8 <__kernel_rem_pio2f+0x32c>
 8009fce:	ab0a      	add	r3, sp, #40	; 0x28
 8009fd0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8009fd4:	3f08      	subs	r7, #8
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	f000 8088 	beq.w	800a0ec <__kernel_rem_pio2f+0x350>
 8009fdc:	4639      	mov	r1, r7
 8009fde:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009fe2:	f000 fa57 	bl	800a494 <scalbnf>
 8009fe6:	46aa      	mov	sl, r5
 8009fe8:	4681      	mov	r9, r0
 8009fea:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 8009fee:	af46      	add	r7, sp, #280	; 0x118
 8009ff0:	f1ba 0f00 	cmp.w	sl, #0
 8009ff4:	f280 80b1 	bge.w	800a15a <__kernel_rem_pio2f+0x3be>
 8009ff8:	46a9      	mov	r9, r5
 8009ffa:	f04f 0a00 	mov.w	sl, #0
 8009ffe:	2200      	movs	r2, #0
 800a000:	f1b9 0f00 	cmp.w	r9, #0
 800a004:	f2c0 80db 	blt.w	800a1be <__kernel_rem_pio2f+0x422>
 800a008:	a946      	add	r1, sp, #280	; 0x118
 800a00a:	4617      	mov	r7, r2
 800a00c:	f04f 0800 	mov.w	r8, #0
 800a010:	4b2c      	ldr	r3, [pc, #176]	; (800a0c4 <__kernel_rem_pio2f+0x328>)
 800a012:	eb01 0b89 	add.w	fp, r1, r9, lsl #2
 800a016:	e0c3      	b.n	800a1a0 <__kernel_rem_pio2f+0x404>
 800a018:	2402      	movs	r4, #2
 800a01a:	e749      	b.n	8009eb0 <__kernel_rem_pio2f+0x114>
 800a01c:	682b      	ldr	r3, [r5, #0]
 800a01e:	f1ba 0f00 	cmp.w	sl, #0
 800a022:	d108      	bne.n	800a036 <__kernel_rem_pio2f+0x29a>
 800a024:	b11b      	cbz	r3, 800a02e <__kernel_rem_pio2f+0x292>
 800a026:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800a02a:	602b      	str	r3, [r5, #0]
 800a02c:	2301      	movs	r3, #1
 800a02e:	469a      	mov	sl, r3
 800a030:	3201      	adds	r2, #1
 800a032:	3504      	adds	r5, #4
 800a034:	e73f      	b.n	8009eb6 <__kernel_rem_pio2f+0x11a>
 800a036:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800a03a:	602b      	str	r3, [r5, #0]
 800a03c:	4653      	mov	r3, sl
 800a03e:	e7f6      	b.n	800a02e <__kernel_rem_pio2f+0x292>
 800a040:	f108 32ff 	add.w	r2, r8, #4294967295
 800a044:	ab0a      	add	r3, sp, #40	; 0x28
 800a046:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a04a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a04e:	a90a      	add	r1, sp, #40	; 0x28
 800a050:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a054:	e73a      	b.n	8009ecc <__kernel_rem_pio2f+0x130>
 800a056:	f108 32ff 	add.w	r2, r8, #4294967295
 800a05a:	ab0a      	add	r3, sp, #40	; 0x28
 800a05c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a060:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a064:	e7f3      	b.n	800a04e <__kernel_rem_pio2f+0x2b2>
 800a066:	a90a      	add	r1, sp, #40	; 0x28
 800a068:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a06c:	3b01      	subs	r3, #1
 800a06e:	430a      	orrs	r2, r1
 800a070:	e7a8      	b.n	8009fc4 <__kernel_rem_pio2f+0x228>
 800a072:	3301      	adds	r3, #1
 800a074:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a078:	2900      	cmp	r1, #0
 800a07a:	d0fa      	beq.n	800a072 <__kernel_rem_pio2f+0x2d6>
 800a07c:	9a04      	ldr	r2, [sp, #16]
 800a07e:	f108 0501 	add.w	r5, r8, #1
 800a082:	eb08 0402 	add.w	r4, r8, r2
 800a086:	aa1e      	add	r2, sp, #120	; 0x78
 800a088:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800a08c:	4498      	add	r8, r3
 800a08e:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 800a092:	45a8      	cmp	r8, r5
 800a094:	f6ff aec7 	blt.w	8009e26 <__kernel_rem_pio2f+0x8a>
 800a098:	9b07      	ldr	r3, [sp, #28]
 800a09a:	46a3      	mov	fp, r4
 800a09c:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a0a0:	f7f6 fdde 	bl	8000c60 <__aeabi_i2f>
 800a0a4:	f04f 0a00 	mov.w	sl, #0
 800a0a8:	2600      	movs	r6, #0
 800a0aa:	f84b 0b04 	str.w	r0, [fp], #4
 800a0ae:	9b03      	ldr	r3, [sp, #12]
 800a0b0:	459a      	cmp	sl, r3
 800a0b2:	dd0c      	ble.n	800a0ce <__kernel_rem_pio2f+0x332>
 800a0b4:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 800a0b8:	465c      	mov	r4, fp
 800a0ba:	3501      	adds	r5, #1
 800a0bc:	e7e9      	b.n	800a092 <__kernel_rem_pio2f+0x2f6>
 800a0be:	bf00      	nop
 800a0c0:	0800ac8c 	.word	0x0800ac8c
 800a0c4:	0800ac60 	.word	0x0800ac60
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	9a08      	ldr	r2, [sp, #32]
 800a0cc:	e7d2      	b.n	800a074 <__kernel_rem_pio2f+0x2d8>
 800a0ce:	9b05      	ldr	r3, [sp, #20]
 800a0d0:	f854 0904 	ldr.w	r0, [r4], #-4
 800a0d4:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800a0d8:	f7f6 fe16 	bl	8000d08 <__aeabi_fmul>
 800a0dc:	4601      	mov	r1, r0
 800a0de:	4630      	mov	r0, r6
 800a0e0:	f7f6 fd0a 	bl	8000af8 <__addsf3>
 800a0e4:	f10a 0a01 	add.w	sl, sl, #1
 800a0e8:	4606      	mov	r6, r0
 800a0ea:	e7e0      	b.n	800a0ae <__kernel_rem_pio2f+0x312>
 800a0ec:	3d01      	subs	r5, #1
 800a0ee:	e76e      	b.n	8009fce <__kernel_rem_pio2f+0x232>
 800a0f0:	9b06      	ldr	r3, [sp, #24]
 800a0f2:	9a02      	ldr	r2, [sp, #8]
 800a0f4:	4648      	mov	r0, r9
 800a0f6:	1a99      	subs	r1, r3, r2
 800a0f8:	f000 f9cc 	bl	800a494 <scalbnf>
 800a0fc:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800a100:	4605      	mov	r5, r0
 800a102:	f7f6 ffb3 	bl	800106c <__aeabi_fcmpge>
 800a106:	b300      	cbz	r0, 800a14a <__kernel_rem_pio2f+0x3ae>
 800a108:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800a10c:	4628      	mov	r0, r5
 800a10e:	f7f6 fdfb 	bl	8000d08 <__aeabi_fmul>
 800a112:	f7f6 ffd5 	bl	80010c0 <__aeabi_f2iz>
 800a116:	f7f6 fda3 	bl	8000c60 <__aeabi_i2f>
 800a11a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800a11e:	4681      	mov	r9, r0
 800a120:	f7f6 fdf2 	bl	8000d08 <__aeabi_fmul>
 800a124:	4601      	mov	r1, r0
 800a126:	4628      	mov	r0, r5
 800a128:	f7f6 fce4 	bl	8000af4 <__aeabi_fsub>
 800a12c:	f7f6 ffc8 	bl	80010c0 <__aeabi_f2iz>
 800a130:	ab0a      	add	r3, sp, #40	; 0x28
 800a132:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a136:	4648      	mov	r0, r9
 800a138:	f7f6 ffc2 	bl	80010c0 <__aeabi_f2iz>
 800a13c:	f108 0501 	add.w	r5, r8, #1
 800a140:	ab0a      	add	r3, sp, #40	; 0x28
 800a142:	3708      	adds	r7, #8
 800a144:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800a148:	e748      	b.n	8009fdc <__kernel_rem_pio2f+0x240>
 800a14a:	4628      	mov	r0, r5
 800a14c:	f7f6 ffb8 	bl	80010c0 <__aeabi_f2iz>
 800a150:	ab0a      	add	r3, sp, #40	; 0x28
 800a152:	4645      	mov	r5, r8
 800a154:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a158:	e740      	b.n	8009fdc <__kernel_rem_pio2f+0x240>
 800a15a:	ab0a      	add	r3, sp, #40	; 0x28
 800a15c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800a160:	f7f6 fd7e 	bl	8000c60 <__aeabi_i2f>
 800a164:	4649      	mov	r1, r9
 800a166:	f7f6 fdcf 	bl	8000d08 <__aeabi_fmul>
 800a16a:	4641      	mov	r1, r8
 800a16c:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 800a170:	4648      	mov	r0, r9
 800a172:	f7f6 fdc9 	bl	8000d08 <__aeabi_fmul>
 800a176:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a17a:	4681      	mov	r9, r0
 800a17c:	e738      	b.n	8009ff0 <__kernel_rem_pio2f+0x254>
 800a17e:	f853 0b04 	ldr.w	r0, [r3], #4
 800a182:	f85b 1b04 	ldr.w	r1, [fp], #4
 800a186:	9203      	str	r2, [sp, #12]
 800a188:	9302      	str	r3, [sp, #8]
 800a18a:	f7f6 fdbd 	bl	8000d08 <__aeabi_fmul>
 800a18e:	4601      	mov	r1, r0
 800a190:	4638      	mov	r0, r7
 800a192:	f7f6 fcb1 	bl	8000af8 <__addsf3>
 800a196:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a19a:	4607      	mov	r7, r0
 800a19c:	f108 0801 	add.w	r8, r8, #1
 800a1a0:	9901      	ldr	r1, [sp, #4]
 800a1a2:	4588      	cmp	r8, r1
 800a1a4:	dc01      	bgt.n	800a1aa <__kernel_rem_pio2f+0x40e>
 800a1a6:	45c2      	cmp	sl, r8
 800a1a8:	dae9      	bge.n	800a17e <__kernel_rem_pio2f+0x3e2>
 800a1aa:	ab5a      	add	r3, sp, #360	; 0x168
 800a1ac:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800a1b0:	f843 7ca0 	str.w	r7, [r3, #-160]
 800a1b4:	f109 39ff 	add.w	r9, r9, #4294967295
 800a1b8:	f10a 0a01 	add.w	sl, sl, #1
 800a1bc:	e720      	b.n	800a000 <__kernel_rem_pio2f+0x264>
 800a1be:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800a1c0:	2b02      	cmp	r3, #2
 800a1c2:	dc07      	bgt.n	800a1d4 <__kernel_rem_pio2f+0x438>
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	dc4d      	bgt.n	800a264 <__kernel_rem_pio2f+0x4c8>
 800a1c8:	d02e      	beq.n	800a228 <__kernel_rem_pio2f+0x48c>
 800a1ca:	f006 0007 	and.w	r0, r6, #7
 800a1ce:	b05b      	add	sp, #364	; 0x16c
 800a1d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1d4:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800a1d6:	2b03      	cmp	r3, #3
 800a1d8:	d1f7      	bne.n	800a1ca <__kernel_rem_pio2f+0x42e>
 800a1da:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 800a1de:	eb0b 0785 	add.w	r7, fp, r5, lsl #2
 800a1e2:	46b8      	mov	r8, r7
 800a1e4:	46aa      	mov	sl, r5
 800a1e6:	f1ba 0f00 	cmp.w	sl, #0
 800a1ea:	dc48      	bgt.n	800a27e <__kernel_rem_pio2f+0x4e2>
 800a1ec:	46a9      	mov	r9, r5
 800a1ee:	f1b9 0f01 	cmp.w	r9, #1
 800a1f2:	dc5f      	bgt.n	800a2b4 <__kernel_rem_pio2f+0x518>
 800a1f4:	2000      	movs	r0, #0
 800a1f6:	2d01      	cmp	r5, #1
 800a1f8:	dc75      	bgt.n	800a2e6 <__kernel_rem_pio2f+0x54a>
 800a1fa:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800a1fc:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800a1fe:	2c00      	cmp	r4, #0
 800a200:	d177      	bne.n	800a2f2 <__kernel_rem_pio2f+0x556>
 800a202:	9900      	ldr	r1, [sp, #0]
 800a204:	600a      	str	r2, [r1, #0]
 800a206:	460a      	mov	r2, r1
 800a208:	604b      	str	r3, [r1, #4]
 800a20a:	6090      	str	r0, [r2, #8]
 800a20c:	e7dd      	b.n	800a1ca <__kernel_rem_pio2f+0x42e>
 800a20e:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 800a212:	f7f6 fc71 	bl	8000af8 <__addsf3>
 800a216:	3d01      	subs	r5, #1
 800a218:	2d00      	cmp	r5, #0
 800a21a:	daf8      	bge.n	800a20e <__kernel_rem_pio2f+0x472>
 800a21c:	b10c      	cbz	r4, 800a222 <__kernel_rem_pio2f+0x486>
 800a21e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800a222:	9b00      	ldr	r3, [sp, #0]
 800a224:	6018      	str	r0, [r3, #0]
 800a226:	e7d0      	b.n	800a1ca <__kernel_rem_pio2f+0x42e>
 800a228:	2000      	movs	r0, #0
 800a22a:	af32      	add	r7, sp, #200	; 0xc8
 800a22c:	e7f4      	b.n	800a218 <__kernel_rem_pio2f+0x47c>
 800a22e:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 800a232:	f7f6 fc61 	bl	8000af8 <__addsf3>
 800a236:	3f01      	subs	r7, #1
 800a238:	2f00      	cmp	r7, #0
 800a23a:	daf8      	bge.n	800a22e <__kernel_rem_pio2f+0x492>
 800a23c:	b1bc      	cbz	r4, 800a26e <__kernel_rem_pio2f+0x4d2>
 800a23e:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 800a242:	9a00      	ldr	r2, [sp, #0]
 800a244:	4601      	mov	r1, r0
 800a246:	6013      	str	r3, [r2, #0]
 800a248:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800a24a:	f7f6 fc53 	bl	8000af4 <__aeabi_fsub>
 800a24e:	2701      	movs	r7, #1
 800a250:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 800a254:	42bd      	cmp	r5, r7
 800a256:	da0c      	bge.n	800a272 <__kernel_rem_pio2f+0x4d6>
 800a258:	b10c      	cbz	r4, 800a25e <__kernel_rem_pio2f+0x4c2>
 800a25a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800a25e:	9b00      	ldr	r3, [sp, #0]
 800a260:	6058      	str	r0, [r3, #4]
 800a262:	e7b2      	b.n	800a1ca <__kernel_rem_pio2f+0x42e>
 800a264:	462f      	mov	r7, r5
 800a266:	2000      	movs	r0, #0
 800a268:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 800a26c:	e7e4      	b.n	800a238 <__kernel_rem_pio2f+0x49c>
 800a26e:	4603      	mov	r3, r0
 800a270:	e7e7      	b.n	800a242 <__kernel_rem_pio2f+0x4a6>
 800a272:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 800a276:	f7f6 fc3f 	bl	8000af8 <__addsf3>
 800a27a:	3701      	adds	r7, #1
 800a27c:	e7ea      	b.n	800a254 <__kernel_rem_pio2f+0x4b8>
 800a27e:	f8d8 3000 	ldr.w	r3, [r8]
 800a282:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800a286:	4619      	mov	r1, r3
 800a288:	4610      	mov	r0, r2
 800a28a:	9302      	str	r3, [sp, #8]
 800a28c:	9201      	str	r2, [sp, #4]
 800a28e:	f7f6 fc33 	bl	8000af8 <__addsf3>
 800a292:	9a01      	ldr	r2, [sp, #4]
 800a294:	4601      	mov	r1, r0
 800a296:	4681      	mov	r9, r0
 800a298:	4610      	mov	r0, r2
 800a29a:	f7f6 fc2b 	bl	8000af4 <__aeabi_fsub>
 800a29e:	9b02      	ldr	r3, [sp, #8]
 800a2a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a2a4:	4619      	mov	r1, r3
 800a2a6:	f7f6 fc27 	bl	8000af8 <__addsf3>
 800a2aa:	f848 0904 	str.w	r0, [r8], #-4
 800a2ae:	f8c8 9000 	str.w	r9, [r8]
 800a2b2:	e798      	b.n	800a1e6 <__kernel_rem_pio2f+0x44a>
 800a2b4:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800a2b8:	f8d7 a000 	ldr.w	sl, [r7]
 800a2bc:	4618      	mov	r0, r3
 800a2be:	4651      	mov	r1, sl
 800a2c0:	9301      	str	r3, [sp, #4]
 800a2c2:	f7f6 fc19 	bl	8000af8 <__addsf3>
 800a2c6:	9b01      	ldr	r3, [sp, #4]
 800a2c8:	4601      	mov	r1, r0
 800a2ca:	4680      	mov	r8, r0
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	f7f6 fc11 	bl	8000af4 <__aeabi_fsub>
 800a2d2:	4651      	mov	r1, sl
 800a2d4:	f7f6 fc10 	bl	8000af8 <__addsf3>
 800a2d8:	f847 0904 	str.w	r0, [r7], #-4
 800a2dc:	f109 39ff 	add.w	r9, r9, #4294967295
 800a2e0:	f8c7 8000 	str.w	r8, [r7]
 800a2e4:	e783      	b.n	800a1ee <__kernel_rem_pio2f+0x452>
 800a2e6:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 800a2ea:	f7f6 fc05 	bl	8000af8 <__addsf3>
 800a2ee:	3d01      	subs	r5, #1
 800a2f0:	e781      	b.n	800a1f6 <__kernel_rem_pio2f+0x45a>
 800a2f2:	9900      	ldr	r1, [sp, #0]
 800a2f4:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800a2f8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a2fc:	600a      	str	r2, [r1, #0]
 800a2fe:	604b      	str	r3, [r1, #4]
 800a300:	460a      	mov	r2, r1
 800a302:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800a306:	e780      	b.n	800a20a <__kernel_rem_pio2f+0x46e>

0800a308 <__kernel_sinf>:
 800a308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a30c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800a310:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800a314:	4604      	mov	r4, r0
 800a316:	460f      	mov	r7, r1
 800a318:	4691      	mov	r9, r2
 800a31a:	da03      	bge.n	800a324 <__kernel_sinf+0x1c>
 800a31c:	f7f6 fed0 	bl	80010c0 <__aeabi_f2iz>
 800a320:	2800      	cmp	r0, #0
 800a322:	d035      	beq.n	800a390 <__kernel_sinf+0x88>
 800a324:	4621      	mov	r1, r4
 800a326:	4620      	mov	r0, r4
 800a328:	f7f6 fcee 	bl	8000d08 <__aeabi_fmul>
 800a32c:	4605      	mov	r5, r0
 800a32e:	4601      	mov	r1, r0
 800a330:	4620      	mov	r0, r4
 800a332:	f7f6 fce9 	bl	8000d08 <__aeabi_fmul>
 800a336:	4929      	ldr	r1, [pc, #164]	; (800a3dc <__kernel_sinf+0xd4>)
 800a338:	4606      	mov	r6, r0
 800a33a:	4628      	mov	r0, r5
 800a33c:	f7f6 fce4 	bl	8000d08 <__aeabi_fmul>
 800a340:	4927      	ldr	r1, [pc, #156]	; (800a3e0 <__kernel_sinf+0xd8>)
 800a342:	f7f6 fbd7 	bl	8000af4 <__aeabi_fsub>
 800a346:	4629      	mov	r1, r5
 800a348:	f7f6 fcde 	bl	8000d08 <__aeabi_fmul>
 800a34c:	4925      	ldr	r1, [pc, #148]	; (800a3e4 <__kernel_sinf+0xdc>)
 800a34e:	f7f6 fbd3 	bl	8000af8 <__addsf3>
 800a352:	4629      	mov	r1, r5
 800a354:	f7f6 fcd8 	bl	8000d08 <__aeabi_fmul>
 800a358:	4923      	ldr	r1, [pc, #140]	; (800a3e8 <__kernel_sinf+0xe0>)
 800a35a:	f7f6 fbcb 	bl	8000af4 <__aeabi_fsub>
 800a35e:	4629      	mov	r1, r5
 800a360:	f7f6 fcd2 	bl	8000d08 <__aeabi_fmul>
 800a364:	4921      	ldr	r1, [pc, #132]	; (800a3ec <__kernel_sinf+0xe4>)
 800a366:	f7f6 fbc7 	bl	8000af8 <__addsf3>
 800a36a:	4680      	mov	r8, r0
 800a36c:	f1b9 0f00 	cmp.w	r9, #0
 800a370:	d111      	bne.n	800a396 <__kernel_sinf+0x8e>
 800a372:	4601      	mov	r1, r0
 800a374:	4628      	mov	r0, r5
 800a376:	f7f6 fcc7 	bl	8000d08 <__aeabi_fmul>
 800a37a:	491d      	ldr	r1, [pc, #116]	; (800a3f0 <__kernel_sinf+0xe8>)
 800a37c:	f7f6 fbba 	bl	8000af4 <__aeabi_fsub>
 800a380:	4631      	mov	r1, r6
 800a382:	f7f6 fcc1 	bl	8000d08 <__aeabi_fmul>
 800a386:	4601      	mov	r1, r0
 800a388:	4620      	mov	r0, r4
 800a38a:	f7f6 fbb5 	bl	8000af8 <__addsf3>
 800a38e:	4604      	mov	r4, r0
 800a390:	4620      	mov	r0, r4
 800a392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a396:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800a39a:	4638      	mov	r0, r7
 800a39c:	f7f6 fcb4 	bl	8000d08 <__aeabi_fmul>
 800a3a0:	4641      	mov	r1, r8
 800a3a2:	4681      	mov	r9, r0
 800a3a4:	4630      	mov	r0, r6
 800a3a6:	f7f6 fcaf 	bl	8000d08 <__aeabi_fmul>
 800a3aa:	4601      	mov	r1, r0
 800a3ac:	4648      	mov	r0, r9
 800a3ae:	f7f6 fba1 	bl	8000af4 <__aeabi_fsub>
 800a3b2:	4629      	mov	r1, r5
 800a3b4:	f7f6 fca8 	bl	8000d08 <__aeabi_fmul>
 800a3b8:	4639      	mov	r1, r7
 800a3ba:	f7f6 fb9b 	bl	8000af4 <__aeabi_fsub>
 800a3be:	490c      	ldr	r1, [pc, #48]	; (800a3f0 <__kernel_sinf+0xe8>)
 800a3c0:	4605      	mov	r5, r0
 800a3c2:	4630      	mov	r0, r6
 800a3c4:	f7f6 fca0 	bl	8000d08 <__aeabi_fmul>
 800a3c8:	4601      	mov	r1, r0
 800a3ca:	4628      	mov	r0, r5
 800a3cc:	f7f6 fb94 	bl	8000af8 <__addsf3>
 800a3d0:	4601      	mov	r1, r0
 800a3d2:	4620      	mov	r0, r4
 800a3d4:	f7f6 fb8e 	bl	8000af4 <__aeabi_fsub>
 800a3d8:	e7d9      	b.n	800a38e <__kernel_sinf+0x86>
 800a3da:	bf00      	nop
 800a3dc:	2f2ec9d3 	.word	0x2f2ec9d3
 800a3e0:	32d72f34 	.word	0x32d72f34
 800a3e4:	3638ef1b 	.word	0x3638ef1b
 800a3e8:	39500d01 	.word	0x39500d01
 800a3ec:	3c088889 	.word	0x3c088889
 800a3f0:	3e2aaaab 	.word	0x3e2aaaab

0800a3f4 <finite>:
 800a3f4:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800a3f8:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a3fc:	0fc0      	lsrs	r0, r0, #31
 800a3fe:	4770      	bx	lr

0800a400 <fabsf>:
 800a400:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a404:	4770      	bx	lr
	...

0800a408 <floorf>:
 800a408:	b570      	push	{r4, r5, r6, lr}
 800a40a:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800a40e:	3d7f      	subs	r5, #127	; 0x7f
 800a410:	2d16      	cmp	r5, #22
 800a412:	4601      	mov	r1, r0
 800a414:	4604      	mov	r4, r0
 800a416:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800a41a:	dc26      	bgt.n	800a46a <floorf+0x62>
 800a41c:	2d00      	cmp	r5, #0
 800a41e:	da0e      	bge.n	800a43e <floorf+0x36>
 800a420:	4917      	ldr	r1, [pc, #92]	; (800a480 <floorf+0x78>)
 800a422:	f7f6 fb69 	bl	8000af8 <__addsf3>
 800a426:	2100      	movs	r1, #0
 800a428:	f7f6 fe2a 	bl	8001080 <__aeabi_fcmpgt>
 800a42c:	b128      	cbz	r0, 800a43a <floorf+0x32>
 800a42e:	2c00      	cmp	r4, #0
 800a430:	da23      	bge.n	800a47a <floorf+0x72>
 800a432:	4b14      	ldr	r3, [pc, #80]	; (800a484 <floorf+0x7c>)
 800a434:	2e00      	cmp	r6, #0
 800a436:	bf18      	it	ne
 800a438:	461c      	movne	r4, r3
 800a43a:	4621      	mov	r1, r4
 800a43c:	e01b      	b.n	800a476 <floorf+0x6e>
 800a43e:	4e12      	ldr	r6, [pc, #72]	; (800a488 <floorf+0x80>)
 800a440:	412e      	asrs	r6, r5
 800a442:	4230      	tst	r0, r6
 800a444:	d017      	beq.n	800a476 <floorf+0x6e>
 800a446:	490e      	ldr	r1, [pc, #56]	; (800a480 <floorf+0x78>)
 800a448:	f7f6 fb56 	bl	8000af8 <__addsf3>
 800a44c:	2100      	movs	r1, #0
 800a44e:	f7f6 fe17 	bl	8001080 <__aeabi_fcmpgt>
 800a452:	2800      	cmp	r0, #0
 800a454:	d0f1      	beq.n	800a43a <floorf+0x32>
 800a456:	2c00      	cmp	r4, #0
 800a458:	bfbe      	ittt	lt
 800a45a:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 800a45e:	fa43 f505 	asrlt.w	r5, r3, r5
 800a462:	1964      	addlt	r4, r4, r5
 800a464:	ea24 0406 	bic.w	r4, r4, r6
 800a468:	e7e7      	b.n	800a43a <floorf+0x32>
 800a46a:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800a46e:	d302      	bcc.n	800a476 <floorf+0x6e>
 800a470:	f7f6 fb42 	bl	8000af8 <__addsf3>
 800a474:	4601      	mov	r1, r0
 800a476:	4608      	mov	r0, r1
 800a478:	bd70      	pop	{r4, r5, r6, pc}
 800a47a:	2400      	movs	r4, #0
 800a47c:	e7dd      	b.n	800a43a <floorf+0x32>
 800a47e:	bf00      	nop
 800a480:	7149f2ca 	.word	0x7149f2ca
 800a484:	bf800000 	.word	0xbf800000
 800a488:	007fffff 	.word	0x007fffff

0800a48c <nanf>:
 800a48c:	4800      	ldr	r0, [pc, #0]	; (800a490 <nanf+0x4>)
 800a48e:	4770      	bx	lr
 800a490:	7fc00000 	.word	0x7fc00000

0800a494 <scalbnf>:
 800a494:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800a498:	b538      	push	{r3, r4, r5, lr}
 800a49a:	4603      	mov	r3, r0
 800a49c:	460d      	mov	r5, r1
 800a49e:	4604      	mov	r4, r0
 800a4a0:	d02a      	beq.n	800a4f8 <scalbnf+0x64>
 800a4a2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800a4a6:	d304      	bcc.n	800a4b2 <scalbnf+0x1e>
 800a4a8:	4601      	mov	r1, r0
 800a4aa:	f7f6 fb25 	bl	8000af8 <__addsf3>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	e022      	b.n	800a4f8 <scalbnf+0x64>
 800a4b2:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 800a4b6:	d117      	bne.n	800a4e8 <scalbnf+0x54>
 800a4b8:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800a4bc:	f7f6 fc24 	bl	8000d08 <__aeabi_fmul>
 800a4c0:	4a17      	ldr	r2, [pc, #92]	; (800a520 <scalbnf+0x8c>)
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	4295      	cmp	r5, r2
 800a4c6:	db0b      	blt.n	800a4e0 <scalbnf+0x4c>
 800a4c8:	4604      	mov	r4, r0
 800a4ca:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800a4ce:	3a19      	subs	r2, #25
 800a4d0:	442a      	add	r2, r5
 800a4d2:	2afe      	cmp	r2, #254	; 0xfe
 800a4d4:	dd0a      	ble.n	800a4ec <scalbnf+0x58>
 800a4d6:	4913      	ldr	r1, [pc, #76]	; (800a524 <scalbnf+0x90>)
 800a4d8:	4618      	mov	r0, r3
 800a4da:	f361 001e 	bfi	r0, r1, #0, #31
 800a4de:	e000      	b.n	800a4e2 <scalbnf+0x4e>
 800a4e0:	4911      	ldr	r1, [pc, #68]	; (800a528 <scalbnf+0x94>)
 800a4e2:	f7f6 fc11 	bl	8000d08 <__aeabi_fmul>
 800a4e6:	e7e2      	b.n	800a4ae <scalbnf+0x1a>
 800a4e8:	0dd2      	lsrs	r2, r2, #23
 800a4ea:	e7f1      	b.n	800a4d0 <scalbnf+0x3c>
 800a4ec:	2a00      	cmp	r2, #0
 800a4ee:	dd05      	ble.n	800a4fc <scalbnf+0x68>
 800a4f0:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 800a4f4:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	bd38      	pop	{r3, r4, r5, pc}
 800a4fc:	f112 0f16 	cmn.w	r2, #22
 800a500:	da05      	bge.n	800a50e <scalbnf+0x7a>
 800a502:	f24c 3250 	movw	r2, #50000	; 0xc350
 800a506:	4295      	cmp	r5, r2
 800a508:	dce5      	bgt.n	800a4d6 <scalbnf+0x42>
 800a50a:	4907      	ldr	r1, [pc, #28]	; (800a528 <scalbnf+0x94>)
 800a50c:	e7e4      	b.n	800a4d8 <scalbnf+0x44>
 800a50e:	3219      	adds	r2, #25
 800a510:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800a514:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800a518:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 800a51c:	e7e1      	b.n	800a4e2 <scalbnf+0x4e>
 800a51e:	bf00      	nop
 800a520:	ffff3cb0 	.word	0xffff3cb0
 800a524:	7149f2ca 	.word	0x7149f2ca
 800a528:	0da24260 	.word	0x0da24260

0800a52c <abort>:
 800a52c:	2006      	movs	r0, #6
 800a52e:	b508      	push	{r3, lr}
 800a530:	f000 f94c 	bl	800a7cc <raise>
 800a534:	2001      	movs	r0, #1
 800a536:	f7f8 fc88 	bl	8002e4a <_exit>
	...

0800a53c <__errno>:
 800a53c:	4b01      	ldr	r3, [pc, #4]	; (800a544 <__errno+0x8>)
 800a53e:	6818      	ldr	r0, [r3, #0]
 800a540:	4770      	bx	lr
 800a542:	bf00      	nop
 800a544:	2000000c 	.word	0x2000000c

0800a548 <__libc_init_array>:
 800a548:	b570      	push	{r4, r5, r6, lr}
 800a54a:	2600      	movs	r6, #0
 800a54c:	4d0c      	ldr	r5, [pc, #48]	; (800a580 <__libc_init_array+0x38>)
 800a54e:	4c0d      	ldr	r4, [pc, #52]	; (800a584 <__libc_init_array+0x3c>)
 800a550:	1b64      	subs	r4, r4, r5
 800a552:	10a4      	asrs	r4, r4, #2
 800a554:	42a6      	cmp	r6, r4
 800a556:	d109      	bne.n	800a56c <__libc_init_array+0x24>
 800a558:	f000 f962 	bl	800a820 <_init>
 800a55c:	2600      	movs	r6, #0
 800a55e:	4d0a      	ldr	r5, [pc, #40]	; (800a588 <__libc_init_array+0x40>)
 800a560:	4c0a      	ldr	r4, [pc, #40]	; (800a58c <__libc_init_array+0x44>)
 800a562:	1b64      	subs	r4, r4, r5
 800a564:	10a4      	asrs	r4, r4, #2
 800a566:	42a6      	cmp	r6, r4
 800a568:	d105      	bne.n	800a576 <__libc_init_array+0x2e>
 800a56a:	bd70      	pop	{r4, r5, r6, pc}
 800a56c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a570:	4798      	blx	r3
 800a572:	3601      	adds	r6, #1
 800a574:	e7ee      	b.n	800a554 <__libc_init_array+0xc>
 800a576:	f855 3b04 	ldr.w	r3, [r5], #4
 800a57a:	4798      	blx	r3
 800a57c:	3601      	adds	r6, #1
 800a57e:	e7f2      	b.n	800a566 <__libc_init_array+0x1e>
 800a580:	0800acf8 	.word	0x0800acf8
 800a584:	0800acf8 	.word	0x0800acf8
 800a588:	0800acf8 	.word	0x0800acf8
 800a58c:	0800ad00 	.word	0x0800ad00

0800a590 <malloc>:
 800a590:	4b02      	ldr	r3, [pc, #8]	; (800a59c <malloc+0xc>)
 800a592:	4601      	mov	r1, r0
 800a594:	6818      	ldr	r0, [r3, #0]
 800a596:	f000 b887 	b.w	800a6a8 <_malloc_r>
 800a59a:	bf00      	nop
 800a59c:	2000000c 	.word	0x2000000c

0800a5a0 <free>:
 800a5a0:	4b02      	ldr	r3, [pc, #8]	; (800a5ac <free+0xc>)
 800a5a2:	4601      	mov	r1, r0
 800a5a4:	6818      	ldr	r0, [r3, #0]
 800a5a6:	f000 b833 	b.w	800a610 <_free_r>
 800a5aa:	bf00      	nop
 800a5ac:	2000000c 	.word	0x2000000c

0800a5b0 <memcpy>:
 800a5b0:	440a      	add	r2, r1
 800a5b2:	4291      	cmp	r1, r2
 800a5b4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a5b8:	d100      	bne.n	800a5bc <memcpy+0xc>
 800a5ba:	4770      	bx	lr
 800a5bc:	b510      	push	{r4, lr}
 800a5be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5c2:	4291      	cmp	r1, r2
 800a5c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a5c8:	d1f9      	bne.n	800a5be <memcpy+0xe>
 800a5ca:	bd10      	pop	{r4, pc}

0800a5cc <memmove>:
 800a5cc:	4288      	cmp	r0, r1
 800a5ce:	b510      	push	{r4, lr}
 800a5d0:	eb01 0402 	add.w	r4, r1, r2
 800a5d4:	d902      	bls.n	800a5dc <memmove+0x10>
 800a5d6:	4284      	cmp	r4, r0
 800a5d8:	4623      	mov	r3, r4
 800a5da:	d807      	bhi.n	800a5ec <memmove+0x20>
 800a5dc:	1e43      	subs	r3, r0, #1
 800a5de:	42a1      	cmp	r1, r4
 800a5e0:	d008      	beq.n	800a5f4 <memmove+0x28>
 800a5e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a5ea:	e7f8      	b.n	800a5de <memmove+0x12>
 800a5ec:	4601      	mov	r1, r0
 800a5ee:	4402      	add	r2, r0
 800a5f0:	428a      	cmp	r2, r1
 800a5f2:	d100      	bne.n	800a5f6 <memmove+0x2a>
 800a5f4:	bd10      	pop	{r4, pc}
 800a5f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a5fe:	e7f7      	b.n	800a5f0 <memmove+0x24>

0800a600 <memset>:
 800a600:	4603      	mov	r3, r0
 800a602:	4402      	add	r2, r0
 800a604:	4293      	cmp	r3, r2
 800a606:	d100      	bne.n	800a60a <memset+0xa>
 800a608:	4770      	bx	lr
 800a60a:	f803 1b01 	strb.w	r1, [r3], #1
 800a60e:	e7f9      	b.n	800a604 <memset+0x4>

0800a610 <_free_r>:
 800a610:	b538      	push	{r3, r4, r5, lr}
 800a612:	4605      	mov	r5, r0
 800a614:	2900      	cmp	r1, #0
 800a616:	d043      	beq.n	800a6a0 <_free_r+0x90>
 800a618:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a61c:	1f0c      	subs	r4, r1, #4
 800a61e:	2b00      	cmp	r3, #0
 800a620:	bfb8      	it	lt
 800a622:	18e4      	addlt	r4, r4, r3
 800a624:	f000 f8f0 	bl	800a808 <__malloc_lock>
 800a628:	4a1e      	ldr	r2, [pc, #120]	; (800a6a4 <_free_r+0x94>)
 800a62a:	6813      	ldr	r3, [r2, #0]
 800a62c:	4610      	mov	r0, r2
 800a62e:	b933      	cbnz	r3, 800a63e <_free_r+0x2e>
 800a630:	6063      	str	r3, [r4, #4]
 800a632:	6014      	str	r4, [r2, #0]
 800a634:	4628      	mov	r0, r5
 800a636:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a63a:	f000 b8eb 	b.w	800a814 <__malloc_unlock>
 800a63e:	42a3      	cmp	r3, r4
 800a640:	d90a      	bls.n	800a658 <_free_r+0x48>
 800a642:	6821      	ldr	r1, [r4, #0]
 800a644:	1862      	adds	r2, r4, r1
 800a646:	4293      	cmp	r3, r2
 800a648:	bf01      	itttt	eq
 800a64a:	681a      	ldreq	r2, [r3, #0]
 800a64c:	685b      	ldreq	r3, [r3, #4]
 800a64e:	1852      	addeq	r2, r2, r1
 800a650:	6022      	streq	r2, [r4, #0]
 800a652:	6063      	str	r3, [r4, #4]
 800a654:	6004      	str	r4, [r0, #0]
 800a656:	e7ed      	b.n	800a634 <_free_r+0x24>
 800a658:	461a      	mov	r2, r3
 800a65a:	685b      	ldr	r3, [r3, #4]
 800a65c:	b10b      	cbz	r3, 800a662 <_free_r+0x52>
 800a65e:	42a3      	cmp	r3, r4
 800a660:	d9fa      	bls.n	800a658 <_free_r+0x48>
 800a662:	6811      	ldr	r1, [r2, #0]
 800a664:	1850      	adds	r0, r2, r1
 800a666:	42a0      	cmp	r0, r4
 800a668:	d10b      	bne.n	800a682 <_free_r+0x72>
 800a66a:	6820      	ldr	r0, [r4, #0]
 800a66c:	4401      	add	r1, r0
 800a66e:	1850      	adds	r0, r2, r1
 800a670:	4283      	cmp	r3, r0
 800a672:	6011      	str	r1, [r2, #0]
 800a674:	d1de      	bne.n	800a634 <_free_r+0x24>
 800a676:	6818      	ldr	r0, [r3, #0]
 800a678:	685b      	ldr	r3, [r3, #4]
 800a67a:	4401      	add	r1, r0
 800a67c:	6011      	str	r1, [r2, #0]
 800a67e:	6053      	str	r3, [r2, #4]
 800a680:	e7d8      	b.n	800a634 <_free_r+0x24>
 800a682:	d902      	bls.n	800a68a <_free_r+0x7a>
 800a684:	230c      	movs	r3, #12
 800a686:	602b      	str	r3, [r5, #0]
 800a688:	e7d4      	b.n	800a634 <_free_r+0x24>
 800a68a:	6820      	ldr	r0, [r4, #0]
 800a68c:	1821      	adds	r1, r4, r0
 800a68e:	428b      	cmp	r3, r1
 800a690:	bf01      	itttt	eq
 800a692:	6819      	ldreq	r1, [r3, #0]
 800a694:	685b      	ldreq	r3, [r3, #4]
 800a696:	1809      	addeq	r1, r1, r0
 800a698:	6021      	streq	r1, [r4, #0]
 800a69a:	6063      	str	r3, [r4, #4]
 800a69c:	6054      	str	r4, [r2, #4]
 800a69e:	e7c9      	b.n	800a634 <_free_r+0x24>
 800a6a0:	bd38      	pop	{r3, r4, r5, pc}
 800a6a2:	bf00      	nop
 800a6a4:	2000086c 	.word	0x2000086c

0800a6a8 <_malloc_r>:
 800a6a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6aa:	1ccd      	adds	r5, r1, #3
 800a6ac:	f025 0503 	bic.w	r5, r5, #3
 800a6b0:	3508      	adds	r5, #8
 800a6b2:	2d0c      	cmp	r5, #12
 800a6b4:	bf38      	it	cc
 800a6b6:	250c      	movcc	r5, #12
 800a6b8:	2d00      	cmp	r5, #0
 800a6ba:	4606      	mov	r6, r0
 800a6bc:	db01      	blt.n	800a6c2 <_malloc_r+0x1a>
 800a6be:	42a9      	cmp	r1, r5
 800a6c0:	d903      	bls.n	800a6ca <_malloc_r+0x22>
 800a6c2:	230c      	movs	r3, #12
 800a6c4:	6033      	str	r3, [r6, #0]
 800a6c6:	2000      	movs	r0, #0
 800a6c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a6ca:	f000 f89d 	bl	800a808 <__malloc_lock>
 800a6ce:	4921      	ldr	r1, [pc, #132]	; (800a754 <_malloc_r+0xac>)
 800a6d0:	680a      	ldr	r2, [r1, #0]
 800a6d2:	4614      	mov	r4, r2
 800a6d4:	b99c      	cbnz	r4, 800a6fe <_malloc_r+0x56>
 800a6d6:	4f20      	ldr	r7, [pc, #128]	; (800a758 <_malloc_r+0xb0>)
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	b923      	cbnz	r3, 800a6e6 <_malloc_r+0x3e>
 800a6dc:	4621      	mov	r1, r4
 800a6de:	4630      	mov	r0, r6
 800a6e0:	f000 f83c 	bl	800a75c <_sbrk_r>
 800a6e4:	6038      	str	r0, [r7, #0]
 800a6e6:	4629      	mov	r1, r5
 800a6e8:	4630      	mov	r0, r6
 800a6ea:	f000 f837 	bl	800a75c <_sbrk_r>
 800a6ee:	1c43      	adds	r3, r0, #1
 800a6f0:	d123      	bne.n	800a73a <_malloc_r+0x92>
 800a6f2:	230c      	movs	r3, #12
 800a6f4:	4630      	mov	r0, r6
 800a6f6:	6033      	str	r3, [r6, #0]
 800a6f8:	f000 f88c 	bl	800a814 <__malloc_unlock>
 800a6fc:	e7e3      	b.n	800a6c6 <_malloc_r+0x1e>
 800a6fe:	6823      	ldr	r3, [r4, #0]
 800a700:	1b5b      	subs	r3, r3, r5
 800a702:	d417      	bmi.n	800a734 <_malloc_r+0x8c>
 800a704:	2b0b      	cmp	r3, #11
 800a706:	d903      	bls.n	800a710 <_malloc_r+0x68>
 800a708:	6023      	str	r3, [r4, #0]
 800a70a:	441c      	add	r4, r3
 800a70c:	6025      	str	r5, [r4, #0]
 800a70e:	e004      	b.n	800a71a <_malloc_r+0x72>
 800a710:	6863      	ldr	r3, [r4, #4]
 800a712:	42a2      	cmp	r2, r4
 800a714:	bf0c      	ite	eq
 800a716:	600b      	streq	r3, [r1, #0]
 800a718:	6053      	strne	r3, [r2, #4]
 800a71a:	4630      	mov	r0, r6
 800a71c:	f000 f87a 	bl	800a814 <__malloc_unlock>
 800a720:	f104 000b 	add.w	r0, r4, #11
 800a724:	1d23      	adds	r3, r4, #4
 800a726:	f020 0007 	bic.w	r0, r0, #7
 800a72a:	1ac2      	subs	r2, r0, r3
 800a72c:	d0cc      	beq.n	800a6c8 <_malloc_r+0x20>
 800a72e:	1a1b      	subs	r3, r3, r0
 800a730:	50a3      	str	r3, [r4, r2]
 800a732:	e7c9      	b.n	800a6c8 <_malloc_r+0x20>
 800a734:	4622      	mov	r2, r4
 800a736:	6864      	ldr	r4, [r4, #4]
 800a738:	e7cc      	b.n	800a6d4 <_malloc_r+0x2c>
 800a73a:	1cc4      	adds	r4, r0, #3
 800a73c:	f024 0403 	bic.w	r4, r4, #3
 800a740:	42a0      	cmp	r0, r4
 800a742:	d0e3      	beq.n	800a70c <_malloc_r+0x64>
 800a744:	1a21      	subs	r1, r4, r0
 800a746:	4630      	mov	r0, r6
 800a748:	f000 f808 	bl	800a75c <_sbrk_r>
 800a74c:	3001      	adds	r0, #1
 800a74e:	d1dd      	bne.n	800a70c <_malloc_r+0x64>
 800a750:	e7cf      	b.n	800a6f2 <_malloc_r+0x4a>
 800a752:	bf00      	nop
 800a754:	2000086c 	.word	0x2000086c
 800a758:	20000870 	.word	0x20000870

0800a75c <_sbrk_r>:
 800a75c:	b538      	push	{r3, r4, r5, lr}
 800a75e:	2300      	movs	r3, #0
 800a760:	4d05      	ldr	r5, [pc, #20]	; (800a778 <_sbrk_r+0x1c>)
 800a762:	4604      	mov	r4, r0
 800a764:	4608      	mov	r0, r1
 800a766:	602b      	str	r3, [r5, #0]
 800a768:	f7f8 fb7a 	bl	8002e60 <_sbrk>
 800a76c:	1c43      	adds	r3, r0, #1
 800a76e:	d102      	bne.n	800a776 <_sbrk_r+0x1a>
 800a770:	682b      	ldr	r3, [r5, #0]
 800a772:	b103      	cbz	r3, 800a776 <_sbrk_r+0x1a>
 800a774:	6023      	str	r3, [r4, #0]
 800a776:	bd38      	pop	{r3, r4, r5, pc}
 800a778:	20000884 	.word	0x20000884

0800a77c <_raise_r>:
 800a77c:	291f      	cmp	r1, #31
 800a77e:	b538      	push	{r3, r4, r5, lr}
 800a780:	4604      	mov	r4, r0
 800a782:	460d      	mov	r5, r1
 800a784:	d904      	bls.n	800a790 <_raise_r+0x14>
 800a786:	2316      	movs	r3, #22
 800a788:	6003      	str	r3, [r0, #0]
 800a78a:	f04f 30ff 	mov.w	r0, #4294967295
 800a78e:	bd38      	pop	{r3, r4, r5, pc}
 800a790:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a792:	b112      	cbz	r2, 800a79a <_raise_r+0x1e>
 800a794:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a798:	b94b      	cbnz	r3, 800a7ae <_raise_r+0x32>
 800a79a:	4620      	mov	r0, r4
 800a79c:	f000 f830 	bl	800a800 <_getpid_r>
 800a7a0:	462a      	mov	r2, r5
 800a7a2:	4601      	mov	r1, r0
 800a7a4:	4620      	mov	r0, r4
 800a7a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7aa:	f000 b817 	b.w	800a7dc <_kill_r>
 800a7ae:	2b01      	cmp	r3, #1
 800a7b0:	d00a      	beq.n	800a7c8 <_raise_r+0x4c>
 800a7b2:	1c59      	adds	r1, r3, #1
 800a7b4:	d103      	bne.n	800a7be <_raise_r+0x42>
 800a7b6:	2316      	movs	r3, #22
 800a7b8:	6003      	str	r3, [r0, #0]
 800a7ba:	2001      	movs	r0, #1
 800a7bc:	e7e7      	b.n	800a78e <_raise_r+0x12>
 800a7be:	2400      	movs	r4, #0
 800a7c0:	4628      	mov	r0, r5
 800a7c2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a7c6:	4798      	blx	r3
 800a7c8:	2000      	movs	r0, #0
 800a7ca:	e7e0      	b.n	800a78e <_raise_r+0x12>

0800a7cc <raise>:
 800a7cc:	4b02      	ldr	r3, [pc, #8]	; (800a7d8 <raise+0xc>)
 800a7ce:	4601      	mov	r1, r0
 800a7d0:	6818      	ldr	r0, [r3, #0]
 800a7d2:	f7ff bfd3 	b.w	800a77c <_raise_r>
 800a7d6:	bf00      	nop
 800a7d8:	2000000c 	.word	0x2000000c

0800a7dc <_kill_r>:
 800a7dc:	b538      	push	{r3, r4, r5, lr}
 800a7de:	2300      	movs	r3, #0
 800a7e0:	4d06      	ldr	r5, [pc, #24]	; (800a7fc <_kill_r+0x20>)
 800a7e2:	4604      	mov	r4, r0
 800a7e4:	4608      	mov	r0, r1
 800a7e6:	4611      	mov	r1, r2
 800a7e8:	602b      	str	r3, [r5, #0]
 800a7ea:	f7f8 fb1e 	bl	8002e2a <_kill>
 800a7ee:	1c43      	adds	r3, r0, #1
 800a7f0:	d102      	bne.n	800a7f8 <_kill_r+0x1c>
 800a7f2:	682b      	ldr	r3, [r5, #0]
 800a7f4:	b103      	cbz	r3, 800a7f8 <_kill_r+0x1c>
 800a7f6:	6023      	str	r3, [r4, #0]
 800a7f8:	bd38      	pop	{r3, r4, r5, pc}
 800a7fa:	bf00      	nop
 800a7fc:	20000884 	.word	0x20000884

0800a800 <_getpid_r>:
 800a800:	f7f8 bb0c 	b.w	8002e1c <_getpid>

0800a804 <__retarget_lock_acquire_recursive>:
 800a804:	4770      	bx	lr

0800a806 <__retarget_lock_release_recursive>:
 800a806:	4770      	bx	lr

0800a808 <__malloc_lock>:
 800a808:	4801      	ldr	r0, [pc, #4]	; (800a810 <__malloc_lock+0x8>)
 800a80a:	f7ff bffb 	b.w	800a804 <__retarget_lock_acquire_recursive>
 800a80e:	bf00      	nop
 800a810:	2000087c 	.word	0x2000087c

0800a814 <__malloc_unlock>:
 800a814:	4801      	ldr	r0, [pc, #4]	; (800a81c <__malloc_unlock+0x8>)
 800a816:	f7ff bff6 	b.w	800a806 <__retarget_lock_release_recursive>
 800a81a:	bf00      	nop
 800a81c:	2000087c 	.word	0x2000087c

0800a820 <_init>:
 800a820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a822:	bf00      	nop
 800a824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a826:	bc08      	pop	{r3}
 800a828:	469e      	mov	lr, r3
 800a82a:	4770      	bx	lr

0800a82c <_fini>:
 800a82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a82e:	bf00      	nop
 800a830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a832:	bc08      	pop	{r3}
 800a834:	469e      	mov	lr, r3
 800a836:	4770      	bx	lr
