<profile>

<section name = "Vivado HLS Report for 'effect_delay'" level="0">
<item name = "Date">Mon Feb 10 01:21:31 2020
</item>
<item name = "Version">2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)</item>
<item name = "Project">pynq_dsp_hls</item>
<item name = "Solution">pynq_dsp_hls</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 7.000, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">5, 35, 5, 35, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1059, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 7, 1095, 1711, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 425, -</column>
<column name="Register">-, -, 1044, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, 2, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="pynq_dsp_hls_faddbkb_U1">pynq_dsp_hls_faddbkb, 0, 2, 306, 418, 0</column>
<column name="pynq_dsp_hls_faddbkb_U2">pynq_dsp_hls_faddbkb, 0, 2, 306, 418, 0</column>
<column name="pynq_dsp_hls_fmulcud_U3">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_uitodEe_U4">pynq_dsp_hls_uitodEe, 0, 0, 340, 554, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln103_fu_720_p2">+, 0, 0, 41, 34, 34</column>
<column name="add_ln104_fu_735_p2">+, 0, 0, 41, 34, 34</column>
<column name="add_ln107_fu_755_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln339_fu_575_p2">+, 0, 0, 15, 8, 9</column>
<column name="add_ln90_fu_476_p2">+, 0, 0, 41, 34, 34</column>
<column name="add_ln91_1_fu_529_p2">+, 0, 0, 41, 34, 34</column>
<column name="add_ln91_fu_519_p2">+, 0, 0, 40, 1, 33</column>
<column name="add_ln92_fu_501_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln97_fu_679_p2">+, 0, 0, 32, 32, 32</column>
<column name="ret_V_fu_452_p2">+, 0, 0, 39, 3, 32</column>
<column name="sub_ln1311_fu_589_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln97_1_fu_675_p2">-, 0, 0, 32, 32, 32</column>
<column name="sub_ln97_fu_685_p2">-, 0, 0, 39, 32, 32</column>
<column name="grp_fu_301_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln879_fu_447_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln887_1_fu_750_p2">icmp, 0, 0, 21, 33, 33</column>
<column name="icmp_ln887_fu_495_p2">icmp, 0, 0, 21, 33, 33</column>
<column name="icmp_ln97_fu_670_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln98_fu_698_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="r_V_fu_629_p2">lshr, 0, 0, 73, 25, 25</column>
<column name="ap_block_state13_io">or, 0, 0, 2, 1, 1</column>
<column name="or_ln71_fu_318_p2">or, 0, 0, 6, 6, 1</column>
<column name="or_ln72_fu_333_p2">or, 0, 0, 6, 6, 2</column>
<column name="or_ln73_fu_347_p2">or, 0, 0, 6, 6, 2</column>
<column name="or_ln74_fu_371_p2">or, 0, 0, 6, 6, 3</column>
<column name="or_ln75_fu_389_p2">or, 0, 0, 6, 6, 3</column>
<column name="or_ln76_fu_403_p2">or, 0, 0, 6, 6, 3</column>
<column name="currentPeriod_fu_690_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln107_fu_761_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln92_fu_507_p3">select, 0, 0, 32, 1, 32</column>
<column name="ush_fu_598_p3">select, 0, 0, 9, 1, 9</column>
<column name="val_V_fu_663_p3">select, 0, 0, 32, 1, 32</column>
<column name="r_V_1_fu_635_p2">shl, 0, 0, 243, 79, 79</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="agg_result_l_write_a_reg_264">9, 2, 32, 64</column>
<column name="agg_result_r_write_a_reg_275">9, 2, 32, 64</column>
<column name="ap_NS_fsm">165, 37, 1, 37</column>
<column name="ap_phi_mux_agg_result_l_write_a_phi_fu_267_p6">9, 2, 32, 64</column>
<column name="ap_phi_mux_agg_result_r_write_a_phi_fu_278_p6">9, 2, 32, 64</column>
<column name="ap_return_0">9, 2, 32, 64</column>
<column name="ap_return_1">9, 2, 32, 64</column>
<column name="config_r_address0">41, 8, 5, 40</column>
<column name="config_r_d0">21, 4, 32, 128</column>
<column name="extMemPtr_V_blk_n_AR">9, 2, 1, 2</column>
<column name="extMemPtr_V_blk_n_AW">9, 2, 1, 2</column>
<column name="extMemPtr_V_blk_n_B">9, 2, 1, 2</column>
<column name="extMemPtr_V_blk_n_R">9, 2, 1, 2</column>
<column name="extMemPtr_V_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_294_p0">15, 3, 32, 96</column>
<column name="grp_fu_294_p1">21, 4, 32, 128</column>
<column name="i_op_assign_2_reg_241">9, 2, 32, 64</column>
<column name="i_op_assign_3_reg_252">9, 2, 32, 64</column>
<column name="m_axi_extMemPtr_V_ARADDR">15, 3, 32, 96</column>
<column name="m_axi_extMemPtr_V_AWADDR">15, 3, 32, 96</column>
<column name="m_axi_extMemPtr_V_WDATA">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="agg_result_l_write_a_reg_264">32, 0, 32, 0</column>
<column name="agg_result_r_write_a_reg_275">32, 0, 32, 0</column>
<column name="ap_CS_fsm">36, 0, 36, 0</column>
<column name="ap_return_0_preg">32, 0, 32, 0</column>
<column name="ap_return_1_preg">32, 0, 32, 0</column>
<column name="auxRawL_V_reg_992">32, 0, 32, 0</column>
<column name="auxRawR_V_reg_997">32, 0, 32, 0</column>
<column name="dst_l_reg_1012">32, 0, 32, 0</column>
<column name="dst_r_reg_1017">32, 0, 32, 0</column>
<column name="extMemPtr_V_addr_1_reg_943">32, 0, 32, 0</column>
<column name="extMemPtr_V_addr_2_reg_980">32, 0, 32, 0</column>
<column name="extMemPtr_V_addr_3_reg_986">32, 0, 32, 0</column>
<column name="extMemPtr_V_addr_reg_920">32, 0, 32, 0</column>
<column name="i_op_assign_2_reg_241">32, 0, 32, 0</column>
<column name="i_op_assign_3_reg_252">32, 0, 32, 0</column>
<column name="icmp_ln879_reg_884">1, 0, 1, 0</column>
<column name="icmp_ln891_reg_893">1, 0, 1, 0</column>
<column name="icmp_ln98_reg_976">1, 0, 1, 0</column>
<column name="isNeg_reg_965">1, 0, 1, 0</column>
<column name="maxIndex_V_reg_878">31, 0, 32, 1</column>
<column name="memAddr_reg_809">32, 0, 32, 0</column>
<column name="memSize_reg_820">32, 0, 32, 0</column>
<column name="periodRatio_reg_873">31, 0, 32, 1</column>
<column name="rdIndex_reg_863">2, 0, 5, 3</column>
<column name="reg_306">32, 0, 32, 0</column>
<column name="ret_V_reg_905">32, 0, 32, 0</column>
<column name="select_ln92_reg_931">32, 0, 32, 0</column>
<column name="sext_ln1354_reg_926">33, 0, 33, 0</column>
<column name="tmp_16_reg_790">3, 0, 6, 3</column>
<column name="tmp_V_1_reg_960">23, 0, 23, 0</column>
<column name="tmp_V_reg_954">8, 0, 8, 0</column>
<column name="tmp_reg_949">32, 0, 32, 0</column>
<column name="trunc_ln368_reg_837">31, 0, 31, 0</column>
<column name="ush_reg_970">9, 0, 9, 0</column>
<column name="val_assign_9_reg_826">31, 0, 31, 0</column>
<column name="volRatio_reg_868">31, 0, 32, 1</column>
<column name="wrIndex_load_reg_888">32, 0, 32, 0</column>
<column name="wrIndex_reg_858">2, 0, 5, 3</column>
<column name="zext_ln90_1_reg_910">32, 0, 34, 2</column>
<column name="zext_ln90_3_reg_915">32, 0, 34, 2</column>
<column name="zext_ln91_reg_938">33, 0, 34, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, effect_delay, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, effect_delay, return value</column>
<column name="inData_l">in, 32, ap_none, inData_l, scalar</column>
<column name="inData_r">in, 32, ap_none, inData_r, scalar</column>
<column name="config_r_address0">out, 5, ap_memory, config_r, array</column>
<column name="config_r_ce0">out, 1, ap_memory, config_r, array</column>
<column name="config_r_we0">out, 1, ap_memory, config_r, array</column>
<column name="config_r_d0">out, 32, ap_memory, config_r, array</column>
<column name="config_r_q0">in, 32, ap_memory, config_r, array</column>
<column name="config_offset">in, 3, ap_none, config_offset, scalar</column>
<column name="m_axi_extMemPtr_V_AWVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWADDR">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWLEN">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWSIZE">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWBURST">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWLOCK">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWCACHE">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWPROT">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWQOS">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWREGION">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WDATA">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WSTRB">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WLAST">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARADDR">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARLEN">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARSIZE">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARBURST">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARLOCK">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARCACHE">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARPROT">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARQOS">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARREGION">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RVALID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RREADY">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RDATA">in, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RLAST">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RUSER">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RRESP">in, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BVALID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BREADY">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BRESP">in, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BUSER">in, 1, m_axi, extMemPtr_V, pointer</column>
</table>
</item>
</section>
</profile>
