
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={3,imm}                                Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={3,imm}                                        IMem-Read(S8,S6,S2)
	S10= IMem.Out=>IR.In                                        Premise(F5)
	S11= IR.In={3,imm}                                          Path(S9,S10)
	S12= CtrlPC=0                                               Premise(F6)
	S13= CtrlPCInc=1                                            Premise(F7)
	S14= PC[Out]=addr+4                                         PC-Inc(S1,S12,S13)
	S15= PC[CIA]=addr                                           PC-Inc(S1,S12,S13)
	S16= CtrlIMem=0                                             Premise(F8)
	S17= IMem[{pid,addr}]={3,imm}                               IMem-Hold(S2,S16)
	S18= CtrlASIDIn=0                                           Premise(F9)
	S19= CtrlCP0=0                                              Premise(F10)
	S20= CP0[ASID]=pid                                          CP0-Hold(S0,S19)
	S21= CtrlEPCIn=0                                            Premise(F11)
	S22= CtrlExCodeIn=0                                         Premise(F12)
	S23= CtrlIR=1                                               Premise(F13)
	S24= [IR]={3,imm}                                           IR-Write(S11,S23)
	S25= CtrlGPR=0                                              Premise(F14)

ID	S26= PC.Out=addr+4                                          PC-Out(S14)
	S27= PC.CIA=addr                                            PC-Out(S15)
	S28= PC.CIA31_28=addr[31:28]                                PC-Out(S15)
	S29= CP0.ASID=pid                                           CP0-Read-ASID(S20)
	S30= IR.Out={3,imm}                                         IR-Out(S24)
	S31= IR.Out31_26=3                                          IR-Out(S24)
	S32= IR.Out25_0=imm                                         IR-Out(S24)
	S33= IR.Out31_26=>CU.Op                                     Premise(F15)
	S34= CU.Op=3                                                Path(S31,S33)
	S35= PC.CIA31_28=>ADDREXT.PCpart                            Premise(F16)
	S36= ADDREXT.PCpart=addr[31:28]                             Path(S28,S35)
	S37= IR.Out25_0=>ADDREXT.In                                 Premise(F17)
	S38= ADDREXT.In=imm                                         Path(S32,S37)
	S39= ADDREXT.Out={addr[31:28],imm,2'b0}                     ADDREXT-EXT(S36,S38)
	S40= ADDREXT.Out=>PC.In                                     Premise(F18)
	S41= PC.In={addr[31:28],imm,2'b0}                           Path(S39,S40)
	S42= GPR.WReg=5'd31                                         Premise(F19)
	S43= PC.Out=>GPR.WData                                      Premise(F20)
	S44= GPR.WData=addr+4                                       Path(S26,S43)
	S45= CtrlPC=1                                               Premise(F21)
	S46= CtrlPCInc=0                                            Premise(F22)
	S47= PC[CIA]=addr                                           PC-Hold(S15,S46)
	S48= PC[Out]={addr[31:28],imm,2'b0}                         PC-Write(S41,S45,S46)
	S49= CtrlIMem=0                                             Premise(F23)
	S50= IMem[{pid,addr}]={3,imm}                               IMem-Hold(S17,S49)
	S51= CtrlASIDIn=0                                           Premise(F24)
	S52= CtrlCP0=0                                              Premise(F25)
	S53= CP0[ASID]=pid                                          CP0-Hold(S20,S52)
	S54= CtrlEPCIn=0                                            Premise(F26)
	S55= CtrlExCodeIn=0                                         Premise(F27)
	S56= CtrlIR=0                                               Premise(F28)
	S57= [IR]={3,imm}                                           IR-Hold(S24,S56)
	S58= CtrlGPR=1                                              Premise(F29)
	S59= GPR[5'd31]=addr+4                                      GPR-Write(S42,S44,S58)

EX	S60= PC.CIA=addr                                            PC-Out(S47)
	S61= PC.CIA31_28=addr[31:28]                                PC-Out(S47)
	S62= PC.Out={addr[31:28],imm,2'b0}                          PC-Out(S48)
	S63= CP0.ASID=pid                                           CP0-Read-ASID(S53)
	S64= IR.Out={3,imm}                                         IR-Out(S57)
	S65= IR.Out31_26=3                                          IR-Out(S57)
	S66= IR.Out25_0=imm                                         IR-Out(S57)
	S67= CtrlPC=0                                               Premise(F30)
	S68= CtrlPCInc=0                                            Premise(F31)
	S69= PC[CIA]=addr                                           PC-Hold(S47,S68)
	S70= PC[Out]={addr[31:28],imm,2'b0}                         PC-Hold(S48,S67,S68)
	S71= CtrlIMem=0                                             Premise(F32)
	S72= IMem[{pid,addr}]={3,imm}                               IMem-Hold(S50,S71)
	S73= CtrlASIDIn=0                                           Premise(F33)
	S74= CtrlCP0=0                                              Premise(F34)
	S75= CP0[ASID]=pid                                          CP0-Hold(S53,S74)
	S76= CtrlEPCIn=0                                            Premise(F35)
	S77= CtrlExCodeIn=0                                         Premise(F36)
	S78= CtrlIR=0                                               Premise(F37)
	S79= [IR]={3,imm}                                           IR-Hold(S57,S78)
	S80= CtrlGPR=0                                              Premise(F38)
	S81= GPR[5'd31]=addr+4                                      GPR-Hold(S59,S80)

MEM	S82= PC.CIA=addr                                            PC-Out(S69)
	S83= PC.CIA31_28=addr[31:28]                                PC-Out(S69)
	S84= PC.Out={addr[31:28],imm,2'b0}                          PC-Out(S70)
	S85= CP0.ASID=pid                                           CP0-Read-ASID(S75)
	S86= IR.Out={3,imm}                                         IR-Out(S79)
	S87= IR.Out31_26=3                                          IR-Out(S79)
	S88= IR.Out25_0=imm                                         IR-Out(S79)
	S89= CtrlPC=0                                               Premise(F39)
	S90= CtrlPCInc=0                                            Premise(F40)
	S91= PC[CIA]=addr                                           PC-Hold(S69,S90)
	S92= PC[Out]={addr[31:28],imm,2'b0}                         PC-Hold(S70,S89,S90)
	S93= CtrlIMem=0                                             Premise(F41)
	S94= IMem[{pid,addr}]={3,imm}                               IMem-Hold(S72,S93)
	S95= CtrlASIDIn=0                                           Premise(F42)
	S96= CtrlCP0=0                                              Premise(F43)
	S97= CP0[ASID]=pid                                          CP0-Hold(S75,S96)
	S98= CtrlEPCIn=0                                            Premise(F44)
	S99= CtrlExCodeIn=0                                         Premise(F45)
	S100= CtrlIR=0                                              Premise(F46)
	S101= [IR]={3,imm}                                          IR-Hold(S79,S100)
	S102= CtrlGPR=0                                             Premise(F47)
	S103= GPR[5'd31]=addr+4                                     GPR-Hold(S81,S102)

WB	S104= PC.CIA=addr                                           PC-Out(S91)
	S105= PC.CIA31_28=addr[31:28]                               PC-Out(S91)
	S106= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S92)
	S107= CP0.ASID=pid                                          CP0-Read-ASID(S97)
	S108= IR.Out={3,imm}                                        IR-Out(S101)
	S109= IR.Out31_26=3                                         IR-Out(S101)
	S110= IR.Out25_0=imm                                        IR-Out(S101)
	S111= CtrlPC=0                                              Premise(F48)
	S112= CtrlPCInc=0                                           Premise(F49)
	S113= PC[CIA]=addr                                          PC-Hold(S91,S112)
	S114= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S92,S111,S112)
	S115= CtrlIMem=0                                            Premise(F50)
	S116= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S94,S115)
	S117= CtrlASIDIn=0                                          Premise(F51)
	S118= CtrlCP0=0                                             Premise(F52)
	S119= CP0[ASID]=pid                                         CP0-Hold(S97,S118)
	S120= CtrlEPCIn=0                                           Premise(F53)
	S121= CtrlExCodeIn=0                                        Premise(F54)
	S122= CtrlIR=0                                              Premise(F55)
	S123= [IR]={3,imm}                                          IR-Hold(S101,S122)
	S124= CtrlGPR=0                                             Premise(F56)
	S125= GPR[5'd31]=addr+4                                     GPR-Hold(S103,S124)

POST	S113= PC[CIA]=addr                                          PC-Hold(S91,S112)
	S114= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S92,S111,S112)
	S116= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S94,S115)
	S119= CP0[ASID]=pid                                         CP0-Hold(S97,S118)
	S123= [IR]={3,imm}                                          IR-Hold(S101,S122)
	S125= GPR[5'd31]=addr+4                                     GPR-Hold(S103,S124)

