PPA Report for triggered_timer.v (Module: triggered_timer)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 64
FF Count: 37
IO Count: 68
Cell Count: 256

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 593.82 MHz
Reg-to-Reg Critical Path Delay: 1.452 ns

POWER METRICS:
-------------
Total Power Consumption: 0.477 W
