`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 27 2021 14:53:51 KST (Jan 27 2021 05:53:51 UTC)

module cache_Add2i9s10_4(in1, out1);
  input [9:0] in1;
  output [10:0] out1;
  wire [9:0] in1;
  wire [10:0] out1;
  wire add_21_2_n_0, add_21_2_n_1, add_21_2_n_4, add_21_2_n_5,
       add_21_2_n_7, add_21_2_n_8, add_21_2_n_9, add_21_2_n_11;
  wire add_21_2_n_12, add_21_2_n_14;
  INVX1 g7(.A (in1[0]), .Y (out1[0]));
  XNOR2X1 add_21_2_g219(.A (in1[9]), .B (add_21_2_n_14), .Y (out1[9]));
  AND2XL add_21_2_g220(.A (in1[9]), .B (add_21_2_n_14), .Y (out1[10]));
  XNOR2X1 add_21_2_g221(.A (in1[7]), .B (add_21_2_n_12), .Y (out1[7]));
  XNOR2X1 add_21_2_g222(.A (in1[5]), .B (add_21_2_n_8), .Y (out1[5]));
  XNOR2X1 add_21_2_g223(.A (in1[8]), .B (add_21_2_n_11), .Y (out1[8]));
  NAND2BX1 add_21_2_g224(.AN (add_21_2_n_11), .B (in1[8]), .Y
       (add_21_2_n_14));
  XOR2XL add_21_2_g225(.A (in1[6]), .B (add_21_2_n_9), .Y (out1[6]));
  NAND2X1 add_21_2_g226(.A (in1[6]), .B (add_21_2_n_9), .Y
       (add_21_2_n_12));
  NAND4XL add_21_2_g227(.A (in1[7]), .B (in1[6]), .C (add_21_2_n_0), .D
       (add_21_2_n_5), .Y (add_21_2_n_11));
  MXI2XL add_21_2_g228(.A (add_21_2_n_7), .B (add_21_2_n_5), .S0
       (in1[4]), .Y (out1[4]));
  NOR2BX1 add_21_2_g229(.AN (add_21_2_n_0), .B (add_21_2_n_7), .Y
       (add_21_2_n_9));
  NAND2X1 add_21_2_g230(.A (in1[4]), .B (add_21_2_n_5), .Y
       (add_21_2_n_8));
  INVX1 add_21_2_g231(.A (add_21_2_n_5), .Y (add_21_2_n_7));
  OAI2BB1X1 add_21_2_g232(.A0N (in1[3]), .A1N (add_21_2_n_4), .B0
       (add_21_2_n_5), .Y (out1[3]));
  OR2X1 add_21_2_g233(.A (in1[3]), .B (add_21_2_n_4), .Y
       (add_21_2_n_5));
  ADDHX1 add_21_2_g234(.A (in1[2]), .B (add_21_2_n_1), .CO
       (add_21_2_n_4), .S (out1[2]));
  ADDHX1 add_21_2_g235(.A (in1[1]), .B (in1[0]), .CO (add_21_2_n_1), .S
       (out1[1]));
  AND2XL add_21_2_g236(.A (in1[5]), .B (in1[4]), .Y (add_21_2_n_0));
endmodule


