module decoder2_4(s,out1,out2,out3,out4);
input [1:0]s;
output reg out1,out2,out3,out4;
always @(s)
begin
out1=1'b1;
out2=1'b1;
out3=1'b1;
out4=1'b1;
	case(s)
	2'b00:out1=1'b0;
	2'b01:out2=1'b0;
	2'b10:out3=1'b0;
	2'b11:out4=1'b0;
	endcase
end
endmodule
	