info x 37 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 shifter_16bit
term mark 34 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 1 0 164 8 13 0 0 sinstd_logic_vector
var add 2 15 0 164 9 15 0 0 Binstd_logic_vector
var add 3 15 0 164 10 13 0 0 Goutstd_logic_vector
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 81 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 00
cell fill 1 2 0 0 0 0 0 0 01
cell fill 1 4 0 0 0 0 0 0 10
cell fill 1 6 0 0 0 0 0 0 11
cell fill 1 8 0 0 0 0 0 0 00
cell fill 1 10 0 0 0 0 0 0 01
cell fill 1 12 0 0 0 0 0 0 10
cell fill 1 14 0 0 0 0 0 0 11
cell fill 2 0 0 0 0 0 0 0 0000000000000010
cell fill 2 2 0 0 0 0 0 0 0000000000000100
cell fill 2 4 0 0 0 0 0 0 0000000000001000
cell fill 2 6 0 0 0 0 0 0 0000000000010000
cell fill 2 8 0 0 0 0 0 0 0000000000100000
cell fill 2 10 0 0 0 0 0 0 0000000001000000
cell fill 2 12 0 0 0 0 0 0 0000000010000000
cell fill 2 14 0 0 0 0 0 0 0000000100000000
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 3331249408 29636627 6 0 0 0 0 shifter_16bit.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 220 5 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = shifter_16bit.vhd
Wed May 12 12:25:19 2004
type info 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
