Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jan  5 11:37:35 2023
| Host         : DESKTOP-1RVA572 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Multiplier_on_board_timing_summary_routed.rpt -pb Multiplier_on_board_timing_summary_routed.pb -rpx Multiplier_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : Multiplier_on_board
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.088        0.000                      0                  164        0.179        0.000                      0                  164        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.088        0.000                      0                  164        0.179        0.000                      0                  164        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 deb_start/CLEARED_BTN_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/M/tmp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.407ns  (logic 0.583ns (24.217%)  route 1.824ns (75.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633    10.185    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/CLEARED_BTN_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  deb_start/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           1.001    11.645    deb_start/start_clear
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.824    12.592    multiplier/M/reset00_out
    SLICE_X0Y17          FDRE                                         r  multiplier/M/tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514    14.886    multiplier/M/CLK
    SLICE_X0Y17          FDRE                                         r  multiplier/M/tmp_reg[0]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    14.680    multiplier/M/tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 deb_start/CLEARED_BTN_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/M/tmp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.407ns  (logic 0.583ns (24.217%)  route 1.824ns (75.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633    10.185    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/CLEARED_BTN_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  deb_start/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           1.001    11.645    deb_start/start_clear
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.824    12.592    multiplier/M/reset00_out
    SLICE_X0Y17          FDRE                                         r  multiplier/M/tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514    14.886    multiplier/M/CLK
    SLICE_X0Y17          FDRE                                         r  multiplier/M/tmp_reg[2]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X0Y17          FDRE (Setup_fdre_C_R)       -0.429    14.680    multiplier/M/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 deb_start/CLEARED_BTN_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/Q__0/tmp_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.382ns  (logic 0.583ns (24.480%)  route 1.799ns (75.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633    10.185    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/CLEARED_BTN_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  deb_start/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           1.001    11.645    deb_start/start_clear
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.798    12.566    multiplier/Q__0/reset00_out
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.888    multiplier/Q__0/CLK
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[0]_lopt_replica/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.682    multiplier/Q__0/tmp_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 deb_start/CLEARED_BTN_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/Q__0/tmp_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.382ns  (logic 0.583ns (24.480%)  route 1.799ns (75.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633    10.185    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/CLEARED_BTN_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  deb_start/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           1.001    11.645    deb_start/start_clear
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.798    12.566    multiplier/Q__0/reset00_out
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.888    multiplier/Q__0/CLK
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[1]_lopt_replica/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.682    multiplier/Q__0/tmp_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 deb_start/CLEARED_BTN_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/Q__0/tmp_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.382ns  (logic 0.583ns (24.480%)  route 1.799ns (75.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633    10.185    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/CLEARED_BTN_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  deb_start/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           1.001    11.645    deb_start/start_clear
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.798    12.566    multiplier/Q__0/reset00_out
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.888    multiplier/Q__0/CLK
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[2]_lopt_replica/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.682    multiplier/Q__0/tmp_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 deb_start/CLEARED_BTN_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/Q__0/tmp_reg[4]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.382ns  (logic 0.583ns (24.480%)  route 1.799ns (75.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633    10.185    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/CLEARED_BTN_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  deb_start/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           1.001    11.645    deb_start/start_clear
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.798    12.566    multiplier/Q__0/reset00_out
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.888    multiplier/Q__0/CLK
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[4]_lopt_replica/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.682    multiplier/Q__0/tmp_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 deb_start/CLEARED_BTN_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/tmp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.377ns  (logic 0.583ns (24.525%)  route 1.794ns (75.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633    10.185    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/CLEARED_BTN_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  deb_start/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           1.001    11.645    deb_start/start_clear
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.793    12.562    multiplier/A/reset00_out
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.888    multiplier/A/CLK
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[1]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.429    14.682    multiplier/A/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 deb_start/CLEARED_BTN_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/tmp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.377ns  (logic 0.583ns (24.525%)  route 1.794ns (75.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633    10.185    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/CLEARED_BTN_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  deb_start/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           1.001    11.645    deb_start/start_clear
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.793    12.562    multiplier/A/reset00_out
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.888    multiplier/A/CLK
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[2]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.429    14.682    multiplier/A/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 deb_start/CLEARED_BTN_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/tmp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.377ns  (logic 0.583ns (24.525%)  route 1.794ns (75.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633    10.185    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/CLEARED_BTN_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  deb_start/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           1.001    11.645    deb_start/start_clear
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.793    12.562    multiplier/A/reset00_out
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.888    multiplier/A/CLK
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[3]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.429    14.682    multiplier/A/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 deb_start/CLEARED_BTN_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/M/tmp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.190ns  (logic 0.583ns (26.623%)  route 1.607ns (73.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns = ( 10.185 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633    10.185    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/CLEARED_BTN_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.459    10.644 r  deb_start/CLEARED_BTN_reg/Q
                         net (fo=5, routed)           1.001    11.645    deb_start/start_clear
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.606    12.375    multiplier/M/reset00_out
    SLICE_X2Y13          FDRE                                         r  multiplier/M/tmp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.517    14.889    multiplier/M/CLK
    SLICE_X2Y13          FDRE                                         r  multiplier/M/tmp_reg[6]/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X2Y13          FDRE (Setup_fdre_C_R)       -0.524    14.588    multiplier/M/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -12.375    
  -------------------------------------------------------------------
                         slack                                  2.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 multiplier/controllo/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/controllo/FSM_onehot_curr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.506    multiplier/controllo/CLK
    SLICE_X1Y13          FDRE                                         r  multiplier/controllo/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  multiplier/controllo/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=1, routed)           0.113     1.760    multiplier/controllo/FSM_onehot_curr_state_reg_n_0_[2]
    SLICE_X1Y13          FDRE                                         r  multiplier/controllo/FSM_onehot_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     2.021    multiplier/controllo/CLK
    SLICE_X1Y13          FDRE                                         r  multiplier/controllo/FSM_onehot_curr_state_reg[3]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.075     1.581    multiplier/controllo/FSM_onehot_curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 multiplier/contatore/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/contatore/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.506    multiplier/contatore/CLK
    SLICE_X1Y14          FDRE                                         r  multiplier/contatore/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.128     1.634 r  multiplier/contatore/c_reg[2]/Q
                         net (fo=5, routed)           0.069     1.704    multiplier/contatore/sig_counter[2]
    SLICE_X1Y14          LUT5 (Prop_lut5_I1_O)        0.099     1.803 r  multiplier/contatore/c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    multiplier/contatore/c[0]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  multiplier/contatore/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     2.021    multiplier/contatore/CLK
    SLICE_X1Y14          FDRE                                         r  multiplier/contatore/c_reg[0]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.092     1.598    multiplier/contatore/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 multiplier/contatore/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/controllo/FSM_onehot_curr_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.157%)  route 0.139ns (42.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.506    multiplier/contatore/CLK
    SLICE_X1Y14          FDRE                                         r  multiplier/contatore/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  multiplier/contatore/c_reg[0]/Q
                         net (fo=5, routed)           0.139     1.787    multiplier/contatore/sig_counter[0]
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  multiplier/contatore/FSM_onehot_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    multiplier/controllo/FSM_onehot_curr_state_reg[2]_0[0]
    SLICE_X1Y13          FDSE                                         r  multiplier/controllo/FSM_onehot_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     2.021    multiplier/controllo/CLK
    SLICE_X1Y13          FDSE                                         r  multiplier/controllo/FSM_onehot_curr_state_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X1Y13          FDSE (Hold_fdse_C_D)         0.091     1.612    multiplier/controllo/FSM_onehot_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 multiplier/M/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.734%)  route 0.160ns (46.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.592     1.505    multiplier/M/CLK
    SLICE_X1Y16          FDRE                                         r  multiplier/M/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  multiplier/M/tmp_reg[3]/Q
                         net (fo=5, routed)           0.160     1.807    multiplier/A/tmp_reg[5]_0[3]
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  multiplier/A/tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    multiplier/A/tmp[3]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.862     2.020    multiplier/A/CLK
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[3]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.092     1.612    multiplier/A/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 multiplier/M/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.735%)  route 0.167ns (47.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.504    multiplier/M/CLK
    SLICE_X0Y17          FDRE                                         r  multiplier/M/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  multiplier/M/tmp_reg[0]/Q
                         net (fo=2, routed)           0.167     1.812    multiplier/A/tmp_reg[5]_0[0]
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  multiplier/A/tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    multiplier/A/tmp[0]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  multiplier/A/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.861     2.019    multiplier/A/CLK
    SLICE_X0Y16          FDRE                                         r  multiplier/A/tmp_reg[0]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.091     1.610    multiplier/A/tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 deb_start/FSM_sequential_btn_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_start/debouncer.cont_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.405ns  (logic 0.195ns (48.200%)  route 0.210ns (51.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 7.022 - 5.000 ) 
    Source Clock Delay      (SCD):    1.505ns = ( 6.505 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.592     6.505    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/FSM_sequential_btn_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.146     6.651 r  deb_start/FSM_sequential_btn_state_reg[1]/Q
                         net (fo=36, routed)          0.210     6.861    deb_start/btn_state[1]
    SLICE_X3Y12          LUT4 (Prop_lut4_I3_O)        0.049     6.910 r  deb_start/debouncer.cont[17]_i_1/O
                         net (fo=1, routed)           0.000     6.910    deb_start/cont[17]
    SLICE_X3Y12          FDRE                                         r  deb_start/debouncer.cont_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     7.022    deb_start/CLK
    SLICE_X3Y12          FDRE                                         r  deb_start/debouncer.cont_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.543    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.114     6.657    deb_start/debouncer.cont_reg[17]
  -------------------------------------------------------------------
                         required time                         -6.657    
                         arrival time                           6.910    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 multiplier/A/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/A/tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.786%)  route 0.160ns (46.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.506    multiplier/A/CLK
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  multiplier/A/tmp_reg[2]/Q
                         net (fo=5, routed)           0.160     1.807    multiplier/A/Q[2]
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.852 r  multiplier/A/tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    multiplier/A/tmp[1]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.862     2.020    multiplier/A/CLK
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[1]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.091     1.597    multiplier/A/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 deb_start/FSM_sequential_btn_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_start/FSM_sequential_btn_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.354ns  (logic 0.232ns (65.490%)  route 0.122ns (34.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 7.020 - 5.000 ) 
    Source Clock Delay      (SCD):    1.505ns = ( 6.505 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.592     6.505    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/FSM_sequential_btn_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.133     6.638 r  deb_start/FSM_sequential_btn_state_reg[0]/Q
                         net (fo=36, routed)          0.122     6.761    deb_start/btn_state[0]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.099     6.860 r  deb_start/FSM_sequential_btn_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.860    deb_start/FSM_sequential_btn_state[1]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  deb_start/FSM_sequential_btn_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.862     7.020    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/FSM_sequential_btn_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.505    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.099     6.604    deb_start/FSM_sequential_btn_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.604    
                         arrival time                           6.860    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 multiplier/contatore/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier/contatore/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.506    multiplier/contatore/CLK
    SLICE_X1Y14          FDRE                                         r  multiplier/contatore/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  multiplier/contatore/c_reg[1]/Q
                         net (fo=5, routed)           0.179     1.827    multiplier/contatore/sig_counter[1]
    SLICE_X1Y14          LUT5 (Prop_lut5_I1_O)        0.042     1.869 r  multiplier/contatore/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    multiplier/contatore/c[2]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  multiplier/contatore/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     2.021    multiplier/contatore/CLK
    SLICE_X1Y14          FDRE                                         r  multiplier/contatore/c_reg[2]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.107     1.613    multiplier/contatore/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_start/FSM_sequential_btn_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_start/debouncer.cont_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.401ns  (logic 0.191ns (47.683%)  route 0.210ns (52.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 7.022 - 5.000 ) 
    Source Clock Delay      (SCD):    1.505ns = ( 6.505 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.592     6.505    deb_start/CLK
    SLICE_X4Y12          FDRE                                         r  deb_start/FSM_sequential_btn_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.146     6.651 r  deb_start/FSM_sequential_btn_state_reg[1]/Q
                         net (fo=36, routed)          0.210     6.861    deb_start/btn_state[1]
    SLICE_X3Y12          LUT4 (Prop_lut4_I3_O)        0.045     6.906 r  deb_start/debouncer.cont[14]_i_1/O
                         net (fo=1, routed)           0.000     6.906    deb_start/cont[14]
    SLICE_X3Y12          FDRE                                         r  deb_start/debouncer.cont_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     7.022    deb_start/CLK
    SLICE_X3Y12          FDRE                                         r  deb_start/debouncer.cont_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.543    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.099     6.642    deb_start/debouncer.cont_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.642    
                         arrival time                           6.906    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12     deb_start/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12     deb_start/FSM_sequential_btn_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12     deb_start/FSM_sequential_btn_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9      deb_start/debouncer.cont_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12     deb_start/debouncer.cont_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11     deb_start/debouncer.cont_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11     deb_start/debouncer.cont_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12     deb_start/debouncer.cont_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12     deb_start/debouncer.cont_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12     deb_start/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12     deb_start/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12     deb_start/FSM_sequential_btn_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12     deb_start/FSM_sequential_btn_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12     deb_start/FSM_sequential_btn_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12     deb_start/FSM_sequential_btn_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9      deb_start/debouncer.cont_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9      deb_start/debouncer.cont_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12     deb_start/debouncer.cont_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12     deb_start/debouncer.cont_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12     deb_start/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12     deb_start/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12     deb_start/FSM_sequential_btn_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12     deb_start/FSM_sequential_btn_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12     deb_start/FSM_sequential_btn_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12     deb_start/FSM_sequential_btn_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9      deb_start/debouncer.cont_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9      deb_start/debouncer.cont_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12     deb_start/debouncer.cont_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12     deb_start/debouncer.cont_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 multiplier/Q__0/tmp_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.441ns  (logic 3.989ns (53.607%)  route 3.452ns (46.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.185    multiplier/Q__0/CLK
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  multiplier/Q__0/tmp_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.452     9.093    lopt_2
    J13                  OBUF (Prop_obuf_I_O)         3.533    12.626 r  output[2]_INST_0/O
                         net (fo=0)                   0.000    12.626    output[2]
    J13                                                               r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/Q__0/tmp_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.878ns  (logic 3.999ns (58.138%)  route 2.879ns (41.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.185    multiplier/Q__0/CLK
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  multiplier/Q__0/tmp_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.879     8.520    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         3.543    12.063 r  output[1]_INST_0/O
                         net (fo=0)                   0.000    12.063    output[1]
    K15                                                               r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/Q__0/tmp_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.783ns  (logic 3.980ns (58.680%)  route 2.803ns (41.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.185    multiplier/Q__0/CLK
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  multiplier/Q__0/tmp_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.803     8.443    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.524    11.967 r  output[0]_INST_0/O
                         net (fo=0)                   0.000    11.967    output[0]
    H17                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/Q__0/tmp_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.500ns  (logic 4.000ns (61.542%)  route 2.500ns (38.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.185    multiplier/Q__0/CLK
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  multiplier/Q__0/tmp_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.500     8.141    lopt_4
    R18                  OBUF (Prop_obuf_I_O)         3.544    11.685 r  output[4]_INST_0/O
                         net (fo=0)                   0.000    11.685    output[4]
    R18                                                               r  output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/Q__0/tmp_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 3.982ns (61.606%)  route 2.482ns (38.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.636     5.188    multiplier/Q__0/CLK
    SLICE_X0Y12          FDRE                                         r  multiplier/Q__0/tmp_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  multiplier/Q__0/tmp_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.482     8.126    lopt_3
    N14                  OBUF (Prop_obuf_I_O)         3.526    11.652 r  output[3]_INST_0/O
                         net (fo=0)                   0.000    11.652    output[3]
    N14                                                               r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/A/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.037ns  (logic 3.990ns (66.096%)  route 2.047ns (33.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.635     5.187    multiplier/A/CLK
    SLICE_X0Y14          FDRE                                         r  multiplier/A/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  multiplier/A/tmp_reg[5]/Q
                         net (fo=5, routed)           2.047     7.690    output_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.534    11.224 r  output[13]_INST_0/O
                         net (fo=0)                   0.000    11.224    output[13]
    V14                                                               r  output[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/Q__0/tmp_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.004ns  (logic 4.134ns (68.852%)  route 1.870ns (31.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.636     5.188    multiplier/Q__0/CLK
    SLICE_X0Y12          FDRE                                         r  multiplier/Q__0/tmp_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.419     5.607 r  multiplier/Q__0/tmp_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.870     7.477    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         3.715    11.192 r  output[6]_INST_0/O
                         net (fo=0)                   0.000    11.192    output[6]
    U17                                                               r  output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/A/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.930ns  (logic 3.991ns (67.294%)  route 1.940ns (32.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.185    multiplier/A/CLK
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  multiplier/A/tmp_reg[2]/Q
                         net (fo=5, routed)           1.940     7.580    output_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.535    11.115 r  output[10]_INST_0/O
                         net (fo=0)                   0.000    11.115    output[10]
    U14                                                               r  output[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/A/tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.923ns  (logic 4.017ns (67.828%)  route 1.905ns (32.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.635     5.187    multiplier/A/CLK
    SLICE_X0Y13          FDRE                                         r  multiplier/A/tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  multiplier/A/tmp_reg[6]/Q
                         net (fo=4, routed)           1.905     7.548    output_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.561    11.109 r  output[14]_INST_0/O
                         net (fo=0)                   0.000    11.109    output[14]
    V12                                                               r  output[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/A/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 3.992ns (67.769%)  route 1.899ns (32.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.185    multiplier/A/CLK
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  multiplier/A/tmp_reg[1]/Q
                         net (fo=6, routed)           1.899     7.540    output_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.536    11.076 r  output[9]_INST_0/O
                         net (fo=0)                   0.000    11.076    output[9]
    T15                                                               r  output[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 multiplier/A/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.388ns (80.035%)  route 0.346ns (19.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.592     1.505    multiplier/A/CLK
    SLICE_X0Y16          FDRE                                         r  multiplier/A/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  multiplier/A/tmp_reg[0]/Q
                         net (fo=4, routed)           0.346     1.993    output_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.247     3.240 r  output[8]_INST_0/O
                         net (fo=0)                   0.000     3.240    output[8]
    V16                                                               r  output[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/Q__0/tmp_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.417ns (81.446%)  route 0.323ns (18.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.507    multiplier/Q__0/CLK
    SLICE_X0Y12          FDRE                                         r  multiplier/Q__0/tmp_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  multiplier/Q__0/tmp_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.958    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         1.289     3.247 r  output[5]_INST_0/O
                         net (fo=0)                   0.000     3.247    output[5]
    V17                                                               r  output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/Q__0/tmp_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.419ns (80.381%)  route 0.346ns (19.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.507    multiplier/Q__0/CLK
    SLICE_X1Y12          FDRE                                         r  multiplier/Q__0/tmp_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  multiplier/Q__0/tmp_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.346     1.982    lopt_7
    U16                  OBUF (Prop_obuf_I_O)         1.291     3.273 r  output[7]_INST_0/O
                         net (fo=0)                   0.000     3.273    output[7]
    U16                                                               r  output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/A/tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.389ns (78.565%)  route 0.379ns (21.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.506    multiplier/A/CLK
    SLICE_X0Y14          FDRE                                         r  multiplier/A/tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  multiplier/A/tmp_reg[4]/Q
                         net (fo=5, routed)           0.379     2.026    output_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.248     3.274 r  output[12]_INST_0/O
                         net (fo=0)                   0.000     3.274    output[12]
    V15                                                               r  output[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/A/tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.389ns (77.698%)  route 0.399ns (22.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.506    multiplier/A/CLK
    SLICE_X0Y13          FDRE                                         r  multiplier/A/tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  multiplier/A/tmp_reg[7]/Q
                         net (fo=4, routed)           0.399     2.046    output_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.248     3.295 r  output[15]_INST_0/O
                         net (fo=0)                   0.000     3.295    output[15]
    V11                                                               r  output[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/A/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.375ns (76.575%)  route 0.421ns (23.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.506    multiplier/A/CLK
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  multiplier/A/tmp_reg[3]/Q
                         net (fo=7, routed)           0.421     2.068    output_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.234     3.302 r  output[11]_INST_0/O
                         net (fo=0)                   0.000     3.302    output[11]
    T16                                                               r  output[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/A/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.378ns (75.026%)  route 0.459ns (24.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.506    multiplier/A/CLK
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  multiplier/A/tmp_reg[1]/Q
                         net (fo=6, routed)           0.459     2.106    output_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.237     3.343 r  output[9]_INST_0/O
                         net (fo=0)                   0.000     3.343    output[9]
    T15                                                               r  output[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/A/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.377ns (74.727%)  route 0.466ns (25.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.506    multiplier/A/CLK
    SLICE_X1Y15          FDRE                                         r  multiplier/A/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  multiplier/A/tmp_reg[2]/Q
                         net (fo=5, routed)           0.466     2.113    output_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.236     3.349 r  output[10]_INST_0/O
                         net (fo=0)                   0.000     3.349    output[10]
    U14                                                               r  output[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/Q__0/tmp_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.421ns (77.148%)  route 0.421ns (22.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.507    multiplier/Q__0/CLK
    SLICE_X0Y12          FDRE                                         r  multiplier/Q__0/tmp_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  multiplier/Q__0/tmp_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.421     2.056    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         1.293     3.350 r  output[6]_INST_0/O
                         net (fo=0)                   0.000     3.350    output[6]
    U17                                                               r  output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/A/tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.403ns (75.899%)  route 0.445ns (24.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.506    multiplier/A/CLK
    SLICE_X0Y13          FDRE                                         r  multiplier/A/tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  multiplier/A/tmp_reg[6]/Q
                         net (fo=4, routed)           0.445     2.093    output_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.262     3.354 r  output[14]_INST_0/O
                         net (fo=0)                   0.000     3.354    output[14]
    V12                                                               r  output[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input2[4]
                            (input port)
  Destination:            multiplier/Q__0/tmp_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.923ns  (logic 1.619ns (23.391%)  route 5.304ns (76.609%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  input2[4] (IN)
                         net (fo=0)                   0.000     0.000    input2[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  input2_IBUF[4]_inst/O
                         net (fo=1, routed)           4.369     5.837    multiplier/controllo/input2_IBUF[4]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.152     5.989 r  multiplier/controllo/tmp[4]_i_1__0/O
                         net (fo=2, routed)           0.934     6.923    multiplier/Q__0/D[4]
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516     4.888    multiplier/Q__0/CLK
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 input2[4]
                            (input port)
  Destination:            multiplier/Q__0/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.734ns  (logic 1.619ns (24.047%)  route 5.115ns (75.953%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  input2[4] (IN)
                         net (fo=0)                   0.000     0.000    input2[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  input2_IBUF[4]_inst/O
                         net (fo=1, routed)           4.369     5.837    multiplier/controllo/input2_IBUF[4]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.152     5.989 r  multiplier/controllo/tmp[4]_i_1__0/O
                         net (fo=2, routed)           0.745     6.734    multiplier/Q__0/D[4]
    SLICE_X0Y12          FDRE                                         r  multiplier/Q__0/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.518     4.890    multiplier/Q__0/CLK
    SLICE_X0Y12          FDRE                                         r  multiplier/Q__0/tmp_reg[4]/C

Slack:                    inf
  Source:                 input2[1]
                            (input port)
  Destination:            multiplier/Q__0/tmp_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.334ns  (logic 1.096ns (20.552%)  route 4.237ns (79.448%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input2[1] (IN)
                         net (fo=0)                   0.000     0.000    input2[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  input2_IBUF[1]_inst/O
                         net (fo=1, routed)           3.761     4.705    multiplier/controllo/input2_IBUF[1]
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.152     4.857 r  multiplier/controllo/tmp[1]_i_1__0/O
                         net (fo=2, routed)           0.477     5.334    multiplier/Q__0/D[1]
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516     4.888    multiplier/Q__0/CLK
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 input2[0]
                            (input port)
  Destination:            multiplier/Q__0/tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.076ns (20.377%)  route 4.205ns (79.623%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  input2[0] (IN)
                         net (fo=0)                   0.000     0.000    input2[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  input2_IBUF[0]_inst/O
                         net (fo=1, routed)           3.458     4.410    multiplier/controllo/input2_IBUF[0]
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.534 r  multiplier/controllo/tmp[0]_i_1__0/O
                         net (fo=2, routed)           0.747     5.281    multiplier/Q__0/D[0]
    SLICE_X2Y14          FDRE                                         r  multiplier/Q__0/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.517     4.889    multiplier/Q__0/CLK
    SLICE_X2Y14          FDRE                                         r  multiplier/Q__0/tmp_reg[0]/C

Slack:                    inf
  Source:                 input2[0]
                            (input port)
  Destination:            multiplier/Q__0/tmp_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 1.076ns (20.811%)  route 4.095ns (79.189%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  input2[0] (IN)
                         net (fo=0)                   0.000     0.000    input2[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  input2_IBUF[0]_inst/O
                         net (fo=1, routed)           3.458     4.410    multiplier/controllo/input2_IBUF[0]
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.534 r  multiplier/controllo/tmp[0]_i_1__0/O
                         net (fo=2, routed)           0.637     5.171    multiplier/Q__0/D[0]
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516     4.888    multiplier/Q__0/CLK
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            multiplier/M/tmp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.039ns  (logic 1.603ns (31.815%)  route 3.436ns (68.185%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.612     4.091    deb_start/SR[0]
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.124     4.215 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.824     5.039    multiplier/M/reset00_out
    SLICE_X0Y17          FDRE                                         r  multiplier/M/tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514     4.886    multiplier/M/CLK
    SLICE_X0Y17          FDRE                                         r  multiplier/M/tmp_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            multiplier/M/tmp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.039ns  (logic 1.603ns (31.815%)  route 3.436ns (68.185%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.612     4.091    deb_start/SR[0]
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.124     4.215 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.824     5.039    multiplier/M/reset00_out
    SLICE_X0Y17          FDRE                                         r  multiplier/M/tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.514     4.886    multiplier/M/CLK
    SLICE_X0Y17          FDRE                                         r  multiplier/M/tmp_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            multiplier/contatore/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.034ns  (logic 1.753ns (34.827%)  route 3.281ns (65.173%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  reset_IBUF_inst/O
                         net (fo=7, routed)           2.612     4.091    deb_start/SR[0]
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.124     4.215 f  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.668     4.884    multiplier/contatore/reset00_out
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.150     5.034 r  multiplier/contatore/c[2]_i_1/O
                         net (fo=1, routed)           0.000     5.034    multiplier/contatore/c[2]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  multiplier/contatore/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.517     4.889    multiplier/contatore/CLK
    SLICE_X1Y14          FDRE                                         r  multiplier/contatore/c_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            multiplier/Q__0/tmp_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.013ns  (logic 1.603ns (31.979%)  route 3.410ns (68.021%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.612     4.091    deb_start/SR[0]
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.124     4.215 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.798     5.013    multiplier/Q__0/reset00_out
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516     4.888    multiplier/Q__0/CLK
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            multiplier/Q__0/tmp_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.013ns  (logic 1.603ns (31.979%)  route 3.410ns (68.021%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.612     4.091    deb_start/SR[0]
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.124     4.215 r  deb_start/tmp[7]_i_1__0/O
                         net (fo=35, routed)          0.798     5.013    multiplier/Q__0/reset00_out
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516     4.888    multiplier/Q__0/CLK
    SLICE_X0Y15          FDRE                                         r  multiplier/Q__0/tmp_reg[1]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input1[3]
                            (input port)
  Destination:            multiplier/M/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.237ns (35.751%)  route 0.425ns (64.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  input1[3] (IN)
                         net (fo=0)                   0.000     0.000    input1[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  input1_IBUF[3]_inst/O
                         net (fo=1, routed)           0.425     0.662    multiplier/M/D[3]
    SLICE_X1Y16          FDRE                                         r  multiplier/M/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.861     2.019    multiplier/M/CLK
    SLICE_X1Y16          FDRE                                         r  multiplier/M/tmp_reg[3]/C

Slack:                    inf
  Source:                 input1[6]
                            (input port)
  Destination:            multiplier/M/tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.249ns (34.635%)  route 0.471ns (65.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  input1[6] (IN)
                         net (fo=0)                   0.000     0.000    input1[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  input1_IBUF[6]_inst/O
                         net (fo=1, routed)           0.471     0.720    multiplier/M/D[6]
    SLICE_X2Y13          FDRE                                         r  multiplier/M/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     2.021    multiplier/M/CLK
    SLICE_X2Y13          FDRE                                         r  multiplier/M/tmp_reg[6]/C

Slack:                    inf
  Source:                 input1[4]
                            (input port)
  Destination:            multiplier/M/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.242ns (31.575%)  route 0.524ns (68.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  input1[4] (IN)
                         net (fo=0)                   0.000     0.000    input1[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  input1_IBUF[4]_inst/O
                         net (fo=1, routed)           0.524     0.766    multiplier/M/D[4]
    SLICE_X1Y16          FDRE                                         r  multiplier/M/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.861     2.019    multiplier/M/CLK
    SLICE_X1Y16          FDRE                                         r  multiplier/M/tmp_reg[4]/C

Slack:                    inf
  Source:                 input2[3]
                            (input port)
  Destination:            multiplier/Q__0/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.294ns (38.056%)  route 0.478ns (61.944%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  input2[3] (IN)
                         net (fo=0)                   0.000     0.000    input2[3]
    T13                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  input2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.478     0.727    multiplier/controllo/input2_IBUF[3]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.045     0.772 r  multiplier/controllo/tmp[3]_i_1__0/O
                         net (fo=2, routed)           0.000     0.772    multiplier/Q__0/D[3]
    SLICE_X0Y12          FDRE                                         r  multiplier/Q__0/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     2.022    multiplier/Q__0/CLK
    SLICE_X0Y12          FDRE                                         r  multiplier/Q__0/tmp_reg[3]/C

Slack:                    inf
  Source:                 input2[5]
                            (input port)
  Destination:            multiplier/Q__0/tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.322ns (37.907%)  route 0.527ns (62.093%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  input2[5] (IN)
                         net (fo=0)                   0.000     0.000    input2[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  input2_IBUF[5]_inst/O
                         net (fo=1, routed)           0.456     0.733    multiplier/controllo/input2_IBUF[5]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.045     0.778 r  multiplier/controllo/tmp[5]_i_1__0/O
                         net (fo=2, routed)           0.071     0.849    multiplier/Q__0/D[5]
    SLICE_X0Y12          FDRE                                         r  multiplier/Q__0/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     2.022    multiplier/Q__0/CLK
    SLICE_X0Y12          FDRE                                         r  multiplier/Q__0/tmp_reg[5]/C

Slack:                    inf
  Source:                 input1[2]
                            (input port)
  Destination:            multiplier/M/tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.238ns (26.552%)  route 0.658ns (73.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  input1[2] (IN)
                         net (fo=0)                   0.000     0.000    input1[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  input1_IBUF[2]_inst/O
                         net (fo=1, routed)           0.658     0.896    multiplier/M/D[2]
    SLICE_X0Y17          FDRE                                         r  multiplier/M/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     2.018    multiplier/M/CLK
    SLICE_X0Y17          FDRE                                         r  multiplier/M/tmp_reg[2]/C

Slack:                    inf
  Source:                 input1[5]
                            (input port)
  Destination:            multiplier/M/tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.259ns (28.760%)  route 0.641ns (71.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  input1[5] (IN)
                         net (fo=0)                   0.000     0.000    input1[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  input1_IBUF[5]_inst/O
                         net (fo=1, routed)           0.641     0.900    multiplier/M/D[5]
    SLICE_X1Y16          FDRE                                         r  multiplier/M/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.861     2.019    multiplier/M/CLK
    SLICE_X1Y16          FDRE                                         r  multiplier/M/tmp_reg[5]/C

Slack:                    inf
  Source:                 input2[5]
                            (input port)
  Destination:            multiplier/Q__0/tmp_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.322ns (33.569%)  route 0.637ns (66.431%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  input2[5] (IN)
                         net (fo=0)                   0.000     0.000    input2[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  input2_IBUF[5]_inst/O
                         net (fo=1, routed)           0.456     0.733    multiplier/controllo/input2_IBUF[5]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.045     0.778 r  multiplier/controllo/tmp[5]_i_1__0/O
                         net (fo=2, routed)           0.181     0.959    multiplier/Q__0/D[5]
    SLICE_X0Y12          FDRE                                         r  multiplier/Q__0/tmp_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     2.022    multiplier/Q__0/CLK
    SLICE_X0Y12          FDRE                                         r  multiplier/Q__0/tmp_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            deb_start/debouncer.cont_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.283ns (29.125%)  route 0.690ns (70.875%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  start_IBUF_inst/O
                         net (fo=36, routed)          0.690     0.928    deb_start/start_IBUF
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.045     0.973 r  deb_start/debouncer.cont[19]_i_1/O
                         net (fo=1, routed)           0.000     0.973    deb_start/cont[19]
    SLICE_X3Y13          FDRE                                         r  deb_start/debouncer.cont_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     7.021    deb_start/CLK
    SLICE_X3Y13          FDRE                                         r  deb_start/debouncer.cont_reg[19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            deb_start/debouncer.cont_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.286ns (29.343%)  route 0.690ns (70.657%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  start_IBUF_inst/O
                         net (fo=36, routed)          0.690     0.928    deb_start/start_IBUF
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.048     0.976 r  deb_start/debouncer.cont[20]_i_1/O
                         net (fo=1, routed)           0.000     0.976    deb_start/cont[20]
    SLICE_X3Y13          FDRE                                         r  deb_start/debouncer.cont_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     7.021    deb_start/CLK
    SLICE_X3Y13          FDRE                                         r  deb_start/debouncer.cont_reg[20]/C  (IS_INVERTED)





