In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//liblldCommon.a_gcc_-O2:

Args.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld4args13getCGOptLevelEi>:
   0:	cmp	w0, #0x3
   4:	b.eq	14 <_ZN3lld4args13getCGOptLevelEi+0x14>  // b.none
   8:	cmp	w0, #0x2
   c:	mov	w0, #0x2                   	// #2
  10:	b.gt	18 <_ZN3lld4args13getCGOptLevelEi+0x18>
  14:	ret
  18:	stp	x29, x30, [sp, #-16]!
  1c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
  20:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
  24:	mov	x29, sp
  28:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
  2c:	add	x3, x3, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x0, x0, #0x0
  38:	mov	w2, #0x19                  	// #25
  3c:	bl	0 <__assert_fail>

0000000000000040 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl>:
  40:	stp	x29, x30, [sp, #-176]!
  44:	mov	x29, sp
  48:	stp	x23, x24, [sp, #48]
  4c:	mov	x23, x0
  50:	add	x24, sp, #0x98
  54:	stp	x19, x20, [sp, #16]
  58:	mov	x20, x2
  5c:	mov	x2, #0x1                   	// #1
  60:	stp	x21, x22, [sp, #32]
  64:	mov	w22, w1
  68:	mov	x1, x24
  6c:	str	w22, [sp, #152]
  70:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  74:	ldr	x1, [x23, #8]
  78:	lsr	x21, x0, #32
  7c:	add	x19, x1, w0, uxtw #3
  80:	add	x21, x1, x21, lsl #3
  84:	cmp	x19, x21
  88:	b.eq	b8 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x78>  // b.none
  8c:	nop
  90:	ldr	x0, [x19]
  94:	cbz	x0, ac <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x6c>
  98:	cbz	w22, ac <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x6c>
  9c:	mov	w1, w22
  a0:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  a4:	tst	w0, #0xff
  a8:	b.ne	d0 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x90>  // b.any
  ac:	add	x19, x19, #0x8
  b0:	cmp	x21, x19
  b4:	b.ne	90 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x50>  // b.any
  b8:	mov	x0, x20
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x21, x22, [sp, #32]
  c4:	ldp	x23, x24, [sp, #48]
  c8:	ldp	x29, x30, [sp], #176
  cc:	ret
  d0:	cmp	x21, x19
  d4:	b.eq	b8 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x78>  // b.none
  d8:	str	x25, [sp, #64]
  dc:	nop
  e0:	ldr	x25, [x19], #8
  e4:	ldr	x0, [x25, #16]
  e8:	cmp	x0, #0x0
  ec:	csel	x0, x0, x25, ne  // ne = any
  f0:	cmp	x19, x21
  f4:	ldrb	w1, [x0, #44]
  f8:	orr	w1, w1, #0x1
  fc:	strb	w1, [x0, #44]
 100:	b.eq	130 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xf0>  // b.none
 104:	mov	x20, x19
 108:	ldr	x0, [x20]
 10c:	mov	x19, x20
 110:	cbz	x0, 124 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xe4>
 114:	mov	w1, w22
 118:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 11c:	tst	w0, #0xff
 120:	b.ne	188 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x148>  // b.any
 124:	add	x20, x20, #0x8
 128:	cmp	x21, x20
 12c:	b.ne	108 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xc8>  // b.any
 130:	ldr	w0, [x25, #56]
 134:	cbz	w0, 30c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x2cc>
 138:	ldr	x0, [x25, #48]
 13c:	mov	x1, #0x0                   	// #0
 140:	ldr	x19, [x0]
 144:	cbz	x19, 154 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x114>
 148:	mov	x0, x19
 14c:	bl	0 <strlen>
 150:	mov	x1, x0
 154:	mov	x0, x19
 158:	mov	x3, x24
 15c:	mov	w2, #0xa                   	// #10
 160:	bl	0 <_ZN4llvm18getAsSignedIntegerENS_9StringRefEjRx>
 164:	tst	w0, #0xff
 168:	b.ne	194 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x154>  // b.any
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x21, x22, [sp, #32]
 174:	ldp	x23, x24, [sp, #48]
 178:	ldr	x25, [sp, #64]
 17c:	ldr	x0, [sp, #152]
 180:	ldp	x29, x30, [sp], #176
 184:	ret
 188:	cmp	x21, x19
 18c:	b.ne	e0 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xa0>  // b.any
 190:	b	130 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xf0>
 194:	ldr	w1, [x23, #192]
 198:	ldr	w0, [x25, #40]
 19c:	cmp	x0, x1
 1a0:	b.cs	32c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x2ec>  // b.hs, b.nlast
 1a4:	ldr	x2, [x23, #184]
 1a8:	mov	x1, #0x0                   	// #0
 1ac:	ldr	x0, [x2, x0, lsl #3]
 1b0:	str	x0, [sp, #88]
 1b4:	cbz	x0, 1c0 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x180>
 1b8:	bl	0 <strlen>
 1bc:	mov	x1, x0
 1c0:	ldr	w3, [x25, #56]
 1c4:	add	x2, sp, #0x58
 1c8:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 1cc:	mov	w4, #0x305                 	// #773
 1d0:	add	x0, x0, #0x0
 1d4:	str	x1, [sp, #96]
 1d8:	str	x2, [sp, #104]
 1dc:	str	x0, [sp, #112]
 1e0:	strh	w4, [sp, #120]
 1e4:	cbz	w3, 30c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x2cc>
 1e8:	ldr	x0, [x25, #48]
 1ec:	ldr	x0, [x0]
 1f0:	ldrb	w1, [x0]
 1f4:	cbz	w1, 248 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x208>
 1f8:	add	x1, sp, #0x68
 1fc:	mov	w2, #0x302                 	// #770
 200:	stp	x1, x0, [sp, #128]
 204:	strh	w2, [sp, #144]
 208:	add	x1, sp, #0x80
 20c:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 210:	mov	w2, #0x302                 	// #770
 214:	add	x0, x0, #0x0
 218:	stp	x1, x0, [sp, #152]
 21c:	strh	w2, [sp, #168]
 220:	bl	0 <_ZN3lld12errorHandlerEv>
 224:	mov	x1, x24
 228:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 22c:	ldr	x25, [sp, #64]
 230:	mov	x0, #0x0                   	// #0
 234:	ldp	x19, x20, [sp, #16]
 238:	ldp	x21, x22, [sp, #32]
 23c:	ldp	x23, x24, [sp, #48]
 240:	ldp	x29, x30, [sp], #176
 244:	ret
 248:	ldp	x0, x1, [sp, #104]
 24c:	stp	x0, x1, [sp, #128]
 250:	ldr	x0, [sp, #120]
 254:	str	x0, [sp, #144]
 258:	ands	w0, w0, #0xff
 25c:	b.eq	2c0 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x280>  // b.none
 260:	cmp	w0, #0x1
 264:	b.eq	2e4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x2a4>  // b.none
 268:	ldrb	w1, [sp, #145]
 26c:	cmp	w1, #0x1
 270:	b.ne	208 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1c8>  // b.any
 274:	ldr	x2, [sp, #128]
 278:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 27c:	mov	w3, #0x3                   	// #3
 280:	add	x1, x1, #0x0
 284:	stp	x2, x1, [sp, #152]
 288:	cmp	w0, #0x2
 28c:	strb	w0, [sp, #168]
 290:	strb	w3, [sp, #169]
 294:	b.ne	220 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1e0>  // b.any
 298:	ldrb	w0, [x2, #16]
 29c:	cbnz	w0, 2fc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x2bc>
 2a0:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 2a4:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 2a8:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 2ac:	add	x3, x3, #0x0
 2b0:	add	x1, x1, #0x0
 2b4:	add	x0, x0, #0x0
 2b8:	mov	w2, #0xb8                  	// #184
 2bc:	bl	0 <__assert_fail>
 2c0:	mov	w0, #0x100                 	// #256
 2c4:	stp	xzr, xzr, [sp, #152]
 2c8:	strh	w0, [sp, #168]
 2cc:	bl	0 <_ZN3lld12errorHandlerEv>
 2d0:	mov	x1, x24
 2d4:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 2d8:	mov	x0, #0x0                   	// #0
 2dc:	ldr	x25, [sp, #64]
 2e0:	b	234 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1f4>
 2e4:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 2e8:	mov	w1, #0x103                 	// #259
 2ec:	add	x0, x0, #0x0
 2f0:	stp	x0, xzr, [sp, #152]
 2f4:	strh	w1, [sp, #168]
 2f8:	b	220 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1e0>
 2fc:	ldrb	w0, [x2, #17]
 300:	cmp	w0, #0x1
 304:	b.eq	2a0 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x260>  // b.none
 308:	b	220 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1e0>
 30c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 310:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 314:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 318:	add	x3, x3, #0x0
 31c:	add	x1, x1, #0x0
 320:	add	x0, x0, #0x0
 324:	mov	w2, #0x99                  	// #153
 328:	bl	0 <__assert_fail>
 32c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 330:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 334:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 338:	add	x3, x3, #0x0
 33c:	add	x1, x1, #0x0
 340:	add	x0, x0, #0x0
 344:	mov	w2, #0x95                  	// #149
 348:	bl	0 <__assert_fail>
 34c:	nop

0000000000000350 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi>:
 350:	stp	x29, x30, [sp, #-128]!
 354:	mov	x2, #0x1                   	// #1
 358:	mov	x29, sp
 35c:	stp	x19, x20, [sp, #16]
 360:	mov	x19, x0
 364:	stp	x21, x22, [sp, #32]
 368:	mov	x21, x8
 36c:	stp	x23, x24, [sp, #48]
 370:	mov	w23, w1
 374:	add	x1, sp, #0x78
 378:	stp	xzr, xzr, [x8]
 37c:	str	xzr, [x8, #16]
 380:	str	w23, [sp, #120]
 384:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
 388:	lsr	x22, x0, #32
 38c:	ldr	x1, [x19, #8]
 390:	add	x20, x1, w0, uxtw #3
 394:	add	x22, x1, x22, lsl #3
 398:	cmp	x20, x22
 39c:	b.eq	3e0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x90>  // b.none
 3a0:	ldr	x0, [x20]
 3a4:	cbz	x0, 3bc <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x6c>
 3a8:	cbz	w23, 3bc <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x6c>
 3ac:	mov	w1, w23
 3b0:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 3b4:	tst	w0, #0xff
 3b8:	b.ne	3e0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x90>  // b.any
 3bc:	add	x20, x20, #0x8
 3c0:	cmp	x22, x20
 3c4:	b.ne	3a0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x50>  // b.any
 3c8:	mov	x0, x21
 3cc:	ldp	x19, x20, [sp, #16]
 3d0:	ldp	x21, x22, [sp, #32]
 3d4:	ldp	x23, x24, [sp, #48]
 3d8:	ldp	x29, x30, [sp], #128
 3dc:	ret
 3e0:	stp	x25, x26, [sp, #64]
 3e4:	stp	x27, x28, [sp, #80]
 3e8:	cmp	x22, x20
 3ec:	b.eq	46c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x11c>  // b.none
 3f0:	ldr	x0, [x20]
 3f4:	ldr	w1, [x0, #56]
 3f8:	cbz	w1, 550 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x200>
 3fc:	ldr	x0, [x0, #48]
 400:	mov	x25, #0x0                   	// #0
 404:	ldr	x26, [x0]
 408:	cbz	x26, 418 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xc8>
 40c:	mov	x0, x26
 410:	bl	0 <strlen>
 414:	mov	x25, x0
 418:	ldp	x19, x0, [x21, #8]
 41c:	cmp	x19, x0
 420:	b.eq	48c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x13c>  // b.none
 424:	stp	x26, x25, [x19]
 428:	add	x0, x19, #0x10
 42c:	str	x0, [x21, #8]
 430:	add	x19, x20, #0x8
 434:	cmp	x19, x22
 438:	b.eq	46c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x11c>  // b.none
 43c:	nop
 440:	ldr	x0, [x19]
 444:	mov	x20, x19
 448:	cbz	x0, 460 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x110>
 44c:	cbz	w23, 460 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x110>
 450:	mov	w1, w23
 454:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 458:	tst	w0, #0xff
 45c:	b.ne	3e8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x98>  // b.any
 460:	add	x19, x19, #0x8
 464:	cmp	x22, x19
 468:	b.ne	440 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xf0>  // b.any
 46c:	mov	x0, x21
 470:	ldp	x19, x20, [sp, #16]
 474:	ldp	x21, x22, [sp, #32]
 478:	ldp	x23, x24, [sp, #48]
 47c:	ldp	x25, x26, [sp, #64]
 480:	ldp	x27, x28, [sp, #80]
 484:	ldp	x29, x30, [sp], #128
 488:	ret
 48c:	ldr	x28, [x21]
 490:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
 494:	sub	x1, x19, x28
 498:	cmp	x0, x1, asr #4
 49c:	asr	x0, x1, #4
 4a0:	b.eq	570 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x220>  // b.none
 4a4:	cbz	x0, 548 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1f8>
 4a8:	cmp	x0, x0, lsl #1
 4ac:	mov	x24, #0x7ffffffffffffff0    	// #9223372036854775792
 4b0:	lsl	x0, x0, #1
 4b4:	b.ls	534 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1e4>  // b.plast
 4b8:	mov	x0, x24
 4bc:	str	x1, [sp, #96]
 4c0:	bl	0 <_Znwm>
 4c4:	mov	x27, x0
 4c8:	ldr	x1, [sp, #96]
 4cc:	add	x5, x0, x24
 4d0:	add	x2, x0, #0x10
 4d4:	add	x0, x27, x1
 4d8:	str	x26, [x27, x1]
 4dc:	cmp	x19, x28
 4e0:	str	x25, [x0, #8]
 4e4:	b.eq	514 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1c4>  // b.none
 4e8:	mov	x2, x27
 4ec:	mov	x1, x28
 4f0:	ldp	x4, x3, [x1]
 4f4:	stp	x4, x3, [x2]
 4f8:	add	x1, x1, #0x10
 4fc:	cmp	x19, x1
 500:	add	x2, x2, #0x10
 504:	b.ne	4f0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1a0>  // b.any
 508:	sub	x19, x19, x28
 50c:	add	x19, x19, #0x10
 510:	add	x2, x27, x19
 514:	cbz	x28, 528 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1d8>
 518:	mov	x0, x28
 51c:	stp	x5, x2, [sp, #96]
 520:	bl	0 <_ZdlPv>
 524:	ldp	x5, x2, [sp, #96]
 528:	stp	x27, x2, [x21]
 52c:	str	x5, [x21, #16]
 530:	b	430 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xe0>
 534:	cbnz	x0, 57c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x22c>
 538:	mov	x2, #0x10                  	// #16
 53c:	mov	x5, #0x0                   	// #0
 540:	mov	x27, #0x0                   	// #0
 544:	b	4d4 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x184>
 548:	mov	x24, #0x10                  	// #16
 54c:	b	4b8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x168>
 550:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 554:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 558:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 55c:	add	x3, x3, #0x0
 560:	add	x1, x1, #0x0
 564:	add	x0, x0, #0x0
 568:	mov	w2, #0x99                  	// #153
 56c:	bl	0 <__assert_fail>
 570:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 574:	add	x0, x0, #0x0
 578:	bl	0 <_ZSt20__throw_length_errorPKc>
 57c:	mov	x2, #0x7ffffffffffffff     	// #576460752303423487
 580:	cmp	x0, x2
 584:	csel	x0, x0, x2, ls  // ls = plast
 588:	lsl	x24, x0, #4
 58c:	b	4b8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x168>

0000000000000590 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm>:
 590:	stp	x29, x30, [sp, #-208]!
 594:	mov	x29, sp
 598:	stp	x19, x20, [sp, #16]
 59c:	mov	x19, x0
 5a0:	mov	w20, w1
 5a4:	stp	x25, x26, [sp, #64]
 5a8:	add	x26, sp, #0xb0
 5ac:	mov	x1, x26
 5b0:	stp	x21, x22, [sp, #32]
 5b4:	stp	x23, x24, [sp, #48]
 5b8:	mov	x23, x4
 5bc:	stp	x2, x3, [sp, #80]
 5c0:	mov	x2, #0x1                   	// #1
 5c4:	str	w20, [sp, #176]
 5c8:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
 5cc:	ldr	x1, [x19, #8]
 5d0:	lsr	x19, x0, #32
 5d4:	add	x21, x1, w0, uxtw #3
 5d8:	add	x19, x1, x19, lsl #3
 5dc:	cmp	x19, x21
 5e0:	b.eq	610 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x80>  // b.none
 5e4:	nop
 5e8:	ldur	x0, [x19, #-8]
 5ec:	cbz	x0, 604 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x74>
 5f0:	cbz	w20, 604 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x74>
 5f4:	mov	w1, w20
 5f8:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 5fc:	tst	w0, #0xff
 600:	b.ne	610 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x80>  // b.any
 604:	sub	x19, x19, #0x8
 608:	cmp	x21, x19
 60c:	b.ne	5e8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x58>  // b.any
 610:	add	x24, sp, #0x80
 614:	add	x22, sp, #0x98
 618:	mov	w25, #0x3d                  	// #61
 61c:	cmp	x21, x19
 620:	b.eq	6e8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x158>  // b.none
 624:	ldur	x0, [x19, #-8]
 628:	ldr	w1, [x0, #56]
 62c:	cbz	w1, 7c0 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x230>
 630:	ldr	x0, [x0, #48]
 634:	mov	x4, #0x0                   	// #0
 638:	ldr	x0, [x0]
 63c:	str	x0, [sp, #152]
 640:	cbz	x0, 64c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xbc>
 644:	bl	0 <strlen>
 648:	mov	x4, x0
 64c:	mov	x1, x24
 650:	mov	x0, x22
 654:	mov	x3, #0x0                   	// #0
 658:	mov	x2, #0x1                   	// #1
 65c:	strb	w25, [sp, #128]
 660:	str	x4, [sp, #160]
 664:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
 668:	cmn	x0, #0x1
 66c:	b.eq	748 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1b8>  // b.none
 670:	mov	x2, #0x0                   	// #0
 674:	ldr	x3, [sp, #160]
 678:	cbz	x0, 684 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xf4>
 67c:	cmp	x0, x3
 680:	csel	x2, x0, x3, ls  // ls = plast
 684:	add	x1, x0, #0x1
 688:	ldr	x0, [sp, #152]
 68c:	cmp	x1, x3
 690:	csel	x1, x1, x3, ls  // ls = plast
 694:	stp	x0, x2, [sp, #176]
 698:	sub	x3, x3, x1
 69c:	add	x1, x0, x1
 6a0:	stp	x1, x3, [sp, #192]
 6a4:	ldr	x1, [sp, #88]
 6a8:	cmp	x1, x2
 6ac:	b.eq	704 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x174>  // b.none
 6b0:	sub	x19, x19, #0x8
 6b4:	cmp	x19, x21
 6b8:	b.eq	6e8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x158>  // b.none
 6bc:	nop
 6c0:	ldur	x0, [x19, #-8]
 6c4:	cbz	x0, 6dc <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x14c>
 6c8:	cbz	w20, 6dc <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x14c>
 6cc:	mov	w1, w20
 6d0:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 6d4:	tst	w0, #0xff
 6d8:	b.ne	61c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x8c>  // b.any
 6dc:	sub	x19, x19, #0x8
 6e0:	cmp	x21, x19
 6e4:	b.ne	6c0 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x130>  // b.any
 6e8:	mov	x0, x23
 6ec:	ldp	x19, x20, [sp, #16]
 6f0:	ldp	x21, x22, [sp, #32]
 6f4:	ldp	x23, x24, [sp, #48]
 6f8:	ldp	x25, x26, [sp, #64]
 6fc:	ldp	x29, x30, [sp], #208
 700:	ret
 704:	cbz	x2, 714 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x184>
 708:	ldr	x1, [sp, #80]
 70c:	bl	0 <memcmp>
 710:	cbnz	w0, 6b0 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x120>
 714:	ldp	x0, x1, [sp, #192]
 718:	mov	x3, x22
 71c:	mov	w2, #0x0                   	// #0
 720:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 724:	tst	w0, #0xff
 728:	b.ne	758 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1c8>  // b.any
 72c:	ldp	x19, x20, [sp, #16]
 730:	ldp	x21, x22, [sp, #32]
 734:	ldp	x23, x24, [sp, #48]
 738:	ldp	x25, x26, [sp, #64]
 73c:	ldr	x0, [sp, #152]
 740:	ldp	x29, x30, [sp], #208
 744:	ret
 748:	ldp	x0, x2, [sp, #152]
 74c:	stp	x0, x2, [sp, #176]
 750:	stp	xzr, xzr, [sp, #192]
 754:	b	6a4 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x114>
 758:	add	x2, sp, #0x50
 75c:	add	x1, sp, #0x68
 760:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 764:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 768:	add	x3, x3, #0x0
 76c:	add	x0, x0, #0x0
 770:	mov	w6, #0x503                 	// #1283
 774:	mov	w5, #0x302                 	// #770
 778:	mov	w4, #0x502                 	// #1282
 77c:	add	x26, x26, #0x10
 780:	stp	x3, x2, [sp, #104]
 784:	strh	w6, [sp, #120]
 788:	stp	x1, x0, [sp, #128]
 78c:	strh	w5, [sp, #144]
 790:	stp	x24, x26, [sp, #152]
 794:	strh	w4, [sp, #168]
 798:	bl	0 <_ZN3lld12errorHandlerEv>
 79c:	mov	x1, x22
 7a0:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 7a4:	mov	x0, x23
 7a8:	ldp	x19, x20, [sp, #16]
 7ac:	ldp	x21, x22, [sp, #32]
 7b0:	ldp	x23, x24, [sp, #48]
 7b4:	ldp	x25, x26, [sp, #64]
 7b8:	ldp	x29, x30, [sp], #208
 7bc:	ret
 7c0:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 7c4:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 7c8:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 7cc:	add	x3, x3, #0x0
 7d0:	add	x1, x1, #0x0
 7d4:	add	x0, x0, #0x0
 7d8:	mov	w2, #0x99                  	// #153
 7dc:	bl	0 <__assert_fail>

00000000000007e0 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE>:
 7e0:	stp	x29, x30, [sp, #-32]!
 7e4:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 7e8:	mov	x2, #0x4                   	// #4
 7ec:	mov	x29, sp
 7f0:	stp	x0, x1, [sp, #16]
 7f4:	add	x1, x3, #0x0
 7f8:	add	x0, sp, #0x10
 7fc:	bl	0 <_ZNK4llvm9StringRef14endswith_lowerES0_>
 800:	tst	w0, #0xff
 804:	mov	w2, #0x2                   	// #2
 808:	ldp	x0, x1, [sp, #16]
 80c:	b.eq	81c <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE+0x3c>  // b.none
 810:	bl	0 <_ZN4llvm3sys4path4stemENS_9StringRefENS1_5StyleE>
 814:	ldp	x29, x30, [sp], #32
 818:	ret
 81c:	bl	0 <_ZN4llvm3sys4path8filenameENS_9StringRefENS1_5StyleE>
 820:	ldp	x29, x30, [sp], #32
 824:	ret

0000000000000828 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE>:
 828:	stp	x29, x30, [sp, #-144]!
 82c:	mov	x2, x0
 830:	mov	w4, #0x1                   	// #1
 834:	mov	x29, sp
 838:	stp	x25, x26, [sp, #64]
 83c:	add	x25, sp, #0x60
 840:	add	x7, x25, #0x10
 844:	ldr	x6, [x0]
 848:	stp	x23, x24, [sp, #48]
 84c:	add	x23, sp, #0x80
 850:	ldr	x5, [x2, #8]
 854:	mov	x1, x25
 858:	mov	x0, x23
 85c:	mov	w3, #0xffffffff            	// #-1
 860:	mov	w2, #0xa                   	// #10
 864:	stp	x21, x22, [sp, #32]
 868:	mov	x22, x8
 86c:	stp	x27, x28, [sp, #80]
 870:	stp	x7, xzr, [sp, #96]
 874:	stp	x6, x5, [sp, #128]
 878:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib>
 87c:	ldr	w21, [sp, #104]
 880:	ldr	x28, [sp, #96]
 884:	stp	xzr, xzr, [x22]
 888:	str	xzr, [x22, #16]
 88c:	add	x21, x28, x21, lsl #4
 890:	cmp	x28, x21
 894:	b.eq	964 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x13c>  // b.none
 898:	add	x24, sp, #0x70
 89c:	stp	x19, x20, [sp, #16]
 8a0:	adrp	x20, 0 <_ZN3lld4args13getCGOptLevelEi>
 8a4:	add	x20, x20, #0x0
 8a8:	ldp	x4, x5, [x28]
 8ac:	mov	x1, x20
 8b0:	mov	x3, #0x0                   	// #0
 8b4:	mov	x2, #0x6                   	// #6
 8b8:	mov	x0, x24
 8bc:	stp	x4, x5, [sp, #112]
 8c0:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
 8c4:	ldp	x4, x19, [sp, #112]
 8c8:	mov	x1, x20
 8cc:	mov	x3, #0xffffffffffffffff    	// #-1
 8d0:	mov	x2, #0x6                   	// #6
 8d4:	cmp	x0, x19
 8d8:	csel	x26, x0, x19, ls  // ls = plast
 8dc:	mov	x0, x23
 8e0:	add	x4, x4, x26
 8e4:	sub	x27, x19, x26
 8e8:	stp	x4, x27, [sp, #128]
 8ec:	bl	0 <_ZNK4llvm9StringRef16find_last_not_ofES0_m>
 8f0:	add	x0, x0, #0x1
 8f4:	ldr	x1, [sp, #136]
 8f8:	cmp	x0, x1
 8fc:	csel	x0, x0, x1, ls  // ls = plast
 900:	sub	x27, x27, x0
 904:	add	x26, x26, x0
 908:	cmp	x1, x27
 90c:	b.cc	9a4 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x17c>  // b.lo, b.ul, b.last
 910:	sub	x19, x1, x19
 914:	add	x19, x19, x26
 918:	cmp	x19, x1
 91c:	ldr	x0, [sp, #128]
 920:	csel	x19, x19, x1, ls  // ls = plast
 924:	stp	x0, x19, [sp, #112]
 928:	cbz	x19, 950 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x128>
 92c:	ldrb	w1, [x0]
 930:	cmp	w1, #0x23
 934:	b.eq	950 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x128>  // b.none
 938:	ldp	x1, x2, [x22, #8]
 93c:	cmp	x1, x2
 940:	b.eq	994 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x16c>  // b.none
 944:	stp	x0, x19, [x1]
 948:	add	x0, x1, #0x10
 94c:	str	x0, [x22, #8]
 950:	add	x28, x28, #0x10
 954:	cmp	x21, x28
 958:	b.ne	8a8 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x80>  // b.any
 95c:	ldp	x19, x20, [sp, #16]
 960:	ldr	x21, [sp, #96]
 964:	add	x25, x25, #0x10
 968:	cmp	x21, x25
 96c:	b.eq	978 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x150>  // b.none
 970:	mov	x0, x21
 974:	bl	0 <free>
 978:	mov	x0, x22
 97c:	ldp	x21, x22, [sp, #32]
 980:	ldp	x23, x24, [sp, #48]
 984:	ldp	x25, x26, [sp, #64]
 988:	ldp	x27, x28, [sp, #80]
 98c:	ldp	x29, x30, [sp], #144
 990:	ret
 994:	mov	x2, x24
 998:	mov	x0, x22
 99c:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 9a0:	b	950 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x128>
 9a4:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 9a8:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 9ac:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 9b0:	add	x3, x3, #0x0
 9b4:	add	x1, x1, #0x0
 9b8:	add	x0, x0, #0x0
 9bc:	mov	w2, #0x28b                 	// #651
 9c0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0x7ffffffffffffff     	// #576460752303423487
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x1
  14:	stp	x23, x24, [sp, #48]
  18:	ldp	x24, x20, [x0]
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x20, x24
  2c:	cmp	x3, x1, asr #4
  30:	b.eq	148 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x148>  // b.none
  34:	mov	x23, x0
  38:	mov	x25, x2
  3c:	asr	x0, x1, #4
  40:	sub	x27, x19, x24
  44:	cbz	x0, 130 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x130>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x26, #0x7ffffffffffffff0    	// #9223372036854775792
  50:	lsl	x0, x0, #1
  54:	b.ls	11c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x11c>  // b.plast
  58:	mov	x0, x26
  5c:	bl	0 <_Znwm>
  60:	mov	x22, x0
  64:	add	x26, x0, x26
  68:	add	x21, x0, #0x10
  6c:	add	x0, x22, x27
  70:	cmp	x19, x24
  74:	ldr	x1, [x25]
  78:	str	x1, [x22, x27]
  7c:	ldr	x1, [x25, #8]
  80:	str	x1, [x0, #8]
  84:	b.eq	b4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xb4>  // b.none
  88:	mov	x3, x22
  8c:	mov	x2, x24
  90:	ldp	x4, x1, [x2]
  94:	stp	x4, x1, [x3]
  98:	add	x2, x2, #0x10
  9c:	cmp	x19, x2
  a0:	add	x3, x3, #0x10
  a4:	b.ne	90 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x90>  // b.any
  a8:	sub	x21, x19, x24
  ac:	add	x21, x21, #0x10
  b0:	add	x21, x22, x21
  b4:	cmp	x19, x20
  b8:	b.eq	ec <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xec>  // b.none
  bc:	mov	x2, x19
  c0:	mov	x3, x21
  c4:	nop
  c8:	ldr	x1, [x2, #8]
  cc:	str	x1, [x3, #8]
  d0:	ldr	x1, [x2], #16
  d4:	str	x1, [x3]
  d8:	add	x3, x3, #0x10
  dc:	cmp	x2, x20
  e0:	b.ne	c8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xc8>  // b.any
  e4:	sub	x2, x2, x19
  e8:	add	x21, x21, x2
  ec:	cbz	x24, f8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xf8>
  f0:	mov	x0, x24
  f4:	bl	0 <_ZdlPv>
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldr	x27, [sp, #80]
 100:	stp	x22, x21, [x23]
 104:	str	x26, [x23, #16]
 108:	ldp	x21, x22, [sp, #32]
 10c:	ldp	x23, x24, [sp, #48]
 110:	ldp	x25, x26, [sp, #64]
 114:	ldp	x29, x30, [sp], #96
 118:	ret
 11c:	cbnz	x0, 138 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x138>
 120:	mov	x21, #0x10                  	// #16
 124:	mov	x26, #0x0                   	// #0
 128:	mov	x22, #0x0                   	// #0
 12c:	b	6c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x6c>
 130:	mov	x26, #0x10                  	// #16
 134:	b	58 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x58>
 138:	cmp	x0, x3
 13c:	csel	x0, x0, x3, ls  // ls = plast
 140:	lsl	x26, x0, #4
 144:	b	58 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x58>
 148:	adrp	x0, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 14c:	add	x0, x0, #0x0
 150:	bl	0 <_ZSt20__throw_length_errorPKc>

DWARF.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld10DWARFCache13getDILineInfoEmm>:
       0:	stp	x29, x30, [sp, #-192]!
       4:	mov	w3, #0x0                   	// #0
       8:	mov	x29, sp
       c:	stp	x19, x20, [sp, #16]
      10:	add	x20, sp, #0x58
      14:	add	x4, x20, #0x10
      18:	adrp	x19, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
      1c:	add	x19, x19, #0x0
      20:	stp	x21, x22, [sp, #32]
      24:	mov	x21, x8
      28:	mov	x22, x2
      2c:	stp	x23, x24, [sp, #48]
      30:	mov	x24, x0
      34:	mov	x23, x1
      38:	mov	x0, x20
      3c:	mov	x1, x19
      40:	str	x25, [sp, #64]
      44:	adrp	x25, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
      48:	add	x2, x25, #0x0
      4c:	str	x4, [sp, #88]
      50:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
      54:	add	x4, x20, #0x30
      58:	mov	x1, x19
      5c:	add	x2, x25, #0x0
      60:	add	x0, x20, #0x20
      64:	mov	w3, #0x0                   	// #0
      68:	str	x4, [sp, #120]
      6c:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
      70:	strb	wzr, [sp, #152]
      74:	ldp	x19, x24, [x24, #8]
      78:	strb	wzr, [sp, #168]
      7c:	stp	xzr, xzr, [sp, #176]
      80:	cmp	x19, x24
      84:	b.ne	94 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x94>  // b.any
      88:	b	158 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x158>
      8c:	cmp	x24, x19
      90:	b.eq	158 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x158>  // b.none
      94:	ldr	x0, [x19]
      98:	mov	x5, x20
      9c:	mov	x1, x23
      a0:	mov	x2, x22
      a4:	mov	w4, #0x2                   	// #2
      a8:	mov	x3, #0x0                   	// #0
      ac:	add	x19, x19, #0x8
      b0:	bl	0 <_ZNK4llvm14DWARFDebugLine9LineTable25getFileLineInfoForAddressENS_6object16SectionedAddressEPKcNS_19DILineInfoSpecifier16FileLineInfoKindERNS_10DILineInfoE>
      b4:	tst	w0, #0xff
      b8:	b.eq	8c <_ZN3lld10DWARFCache13getDILineInfoEmm+0x8c>  // b.none
      bc:	ldr	x0, [sp, #88]
      c0:	add	x1, x21, #0x10
      c4:	str	x1, [x21]
      c8:	add	x1, x20, #0x10
      cc:	cmp	x0, x1
      d0:	b.eq	1a4 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x1a4>  // b.none
      d4:	ldr	x1, [sp, #104]
      d8:	str	x1, [x21, #16]
      dc:	ldr	x2, [sp, #96]
      e0:	str	x0, [x21]
      e4:	ldr	x1, [sp, #120]
      e8:	add	x0, x21, #0x30
      ec:	str	x2, [x21, #8]
      f0:	add	x20, x20, #0x30
      f4:	str	x0, [x21, #32]
      f8:	cmp	x1, x20
      fc:	b.eq	1cc <_ZN3lld10DWARFCache13getDILineInfoEmm+0x1cc>  // b.none
     100:	ldr	x0, [sp, #136]
     104:	str	x1, [x21, #32]
     108:	str	x0, [x21, #48]
     10c:	ldr	x1, [sp, #128]
     110:	str	x1, [x21, #40]
     114:	ldp	x2, x3, [sp, #152]
     118:	stp	x2, x3, [x21, #64]
     11c:	mov	w0, #0x1                   	// #1
     120:	ldr	x1, [sp, #168]
     124:	str	x1, [x21, #80]
     128:	ldr	x2, [sp, #176]
     12c:	str	x2, [x21, #88]
     130:	ldr	x1, [sp, #184]
     134:	str	x1, [x21, #96]
     138:	strb	w0, [x21, #104]
     13c:	mov	x0, x21
     140:	ldp	x19, x20, [sp, #16]
     144:	ldp	x21, x22, [sp, #32]
     148:	ldp	x23, x24, [sp, #48]
     14c:	ldr	x25, [sp, #64]
     150:	ldp	x29, x30, [sp], #192
     154:	ret
     158:	ldr	x0, [sp, #120]
     15c:	strb	wzr, [x21]
     160:	strb	wzr, [x21, #104]
     164:	add	x1, x20, #0x30
     168:	cmp	x0, x1
     16c:	b.eq	174 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x174>  // b.none
     170:	bl	0 <_ZdlPv>
     174:	ldr	x0, [sp, #88]
     178:	add	x20, x20, #0x10
     17c:	cmp	x0, x20
     180:	b.eq	188 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x188>  // b.none
     184:	bl	0 <_ZdlPv>
     188:	mov	x0, x21
     18c:	ldp	x19, x20, [sp, #16]
     190:	ldp	x21, x22, [sp, #32]
     194:	ldp	x23, x24, [sp, #48]
     198:	ldr	x25, [sp, #64]
     19c:	ldp	x29, x30, [sp], #192
     1a0:	ret
     1a4:	ldp	x0, x1, [sp, #104]
     1a8:	stp	x0, x1, [x21, #16]
     1ac:	add	x20, x20, #0x30
     1b0:	ldr	x2, [sp, #96]
     1b4:	add	x0, x21, #0x30
     1b8:	ldr	x1, [sp, #120]
     1bc:	str	x2, [x21, #8]
     1c0:	str	x0, [x21, #32]
     1c4:	cmp	x1, x20
     1c8:	b.ne	100 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x100>  // b.any
     1cc:	ldp	x0, x1, [sp, #136]
     1d0:	stp	x0, x1, [x21, #48]
     1d4:	b	10c <_ZN3lld10DWARFCache13getDILineInfoEmm+0x10c>

00000000000001d8 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE>:
     1d8:	stp	x29, x30, [sp, #-176]!
     1dc:	mov	x29, sp
     1e0:	stp	x19, x20, [sp, #16]
     1e4:	mov	x20, x0
     1e8:	ldr	w0, [x0, #56]
     1ec:	stp	x23, x24, [sp, #48]
     1f0:	mov	x19, x8
     1f4:	ldr	x23, [x20, #40]
     1f8:	cbz	w0, 27c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xa4>
     1fc:	stp	x21, x22, [sp, #32]
     200:	cmn	x1, #0x1
     204:	mov	x21, x1
     208:	stp	x25, x26, [sp, #64]
     20c:	str	x27, [sp, #80]
     210:	b.eq	3dc <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x204>  // b.none
     214:	cmn	x1, #0x2
     218:	b.eq	3dc <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x204>  // b.none
     21c:	sub	w25, w0, #0x1
     220:	mov	x22, x2
     224:	mov	x0, x1
     228:	mov	x1, x2
     22c:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
     230:	and	w24, w25, w0
     234:	mov	w27, #0x1                   	// #1
     238:	ubfiz	x0, x24, #5, #32
     23c:	add	x26, x23, x0
     240:	ldr	x1, [x23, x0]
     244:	cmn	x1, #0x1
     248:	b.eq	270 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x98>  // b.none
     24c:	cmn	x1, #0x2
     250:	b.eq	260 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x88>  // b.none
     254:	ldr	x0, [x26, #8]
     258:	cmp	x0, x22
     25c:	b.eq	298 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xc0>  // b.none
     260:	add	w24, w24, w27
     264:	add	w27, w27, #0x1
     268:	and	w24, w25, w24
     26c:	b	238 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x60>
     270:	ldp	x21, x22, [sp, #32]
     274:	ldp	x25, x26, [sp, #64]
     278:	ldr	x27, [sp, #80]
     27c:	strb	wzr, [x19]
     280:	strb	wzr, [x19, #40]
     284:	mov	x0, x19
     288:	ldp	x19, x20, [sp, #16]
     28c:	ldp	x23, x24, [sp, #48]
     290:	ldp	x29, x30, [sp], #176
     294:	ret
     298:	cbz	x22, 2ac <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xd4>
     29c:	mov	x2, x22
     2a0:	mov	x0, x21
     2a4:	bl	0 <memcmp>
     2a8:	cbnz	w0, 260 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x88>
     2ac:	ldp	x22, x1, [x20, #32]
     2b0:	ldr	w0, [x20, #56]
     2b4:	adds	x0, x1, x0, lsl #5
     2b8:	b.eq	2c4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xec>  // b.none
     2bc:	cmp	x26, x0
     2c0:	b.eq	270 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x98>  // b.none
     2c4:	add	x21, sp, #0x68
     2c8:	strb	wzr, [sp, #120]
     2cc:	add	x0, x21, #0x10
     2d0:	ldr	w1, [x26, #24]
     2d4:	stp	x0, xzr, [sp, #104]
     2d8:	mov	w6, #0x2                   	// #2
     2dc:	mov	x5, x21
     2e0:	ldr	x0, [x26, #16]
     2e4:	mov	w4, w6
     2e8:	mov	x2, #0x0                   	// #0
     2ec:	mov	x3, #0x0                   	// #0
     2f0:	add	x0, x0, #0x8
     2f4:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_3sys4path5StyleE>
     2f8:	tst	w0, #0xff
     2fc:	b.ne	33c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x164>  // b.any
     300:	ldr	x0, [sp, #104]
     304:	strb	wzr, [x19]
     308:	strb	wzr, [x19, #40]
     30c:	add	x21, x21, #0x10
     310:	cmp	x0, x21
     314:	b.eq	3b0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x1d8>  // b.none
     318:	bl	0 <_ZdlPv>
     31c:	mov	x0, x19
     320:	ldp	x19, x20, [sp, #16]
     324:	ldp	x21, x22, [sp, #32]
     328:	ldp	x23, x24, [sp, #48]
     32c:	ldp	x25, x26, [sp, #64]
     330:	ldr	x27, [sp, #80]
     334:	ldp	x29, x30, [sp], #176
     338:	ret
     33c:	ldr	x0, [x20, #32]
     340:	cmp	x0, x22
     344:	b.ne	3fc <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x224>  // b.any
     348:	ldp	x1, x2, [sp, #104]
     34c:	add	x0, sp, #0x88
     350:	add	x20, x0, #0x10
     354:	mov	w3, #0x0                   	// #0
     358:	str	x20, [sp, #136]
     35c:	add	x2, x1, x2
     360:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     364:	ldr	w1, [x26, #28]
     368:	add	x0, x19, #0x10
     36c:	ldr	x2, [sp, #136]
     370:	str	x0, [x19]
     374:	str	w1, [sp, #168]
     378:	cmp	x2, x20
     37c:	b.eq	3d0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x1f8>  // b.none
     380:	ldr	x0, [sp, #152]
     384:	str	x2, [x19]
     388:	str	x0, [x19, #16]
     38c:	mov	w0, #0x1                   	// #1
     390:	strb	w0, [x19, #40]
     394:	ldr	x0, [sp, #104]
     398:	str	w1, [x19, #32]
     39c:	ldr	x2, [sp, #144]
     3a0:	str	x2, [x19, #8]
     3a4:	add	x21, x21, #0x10
     3a8:	cmp	x0, x21
     3ac:	b.ne	318 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x140>  // b.any
     3b0:	mov	x0, x19
     3b4:	ldp	x19, x20, [sp, #16]
     3b8:	ldp	x21, x22, [sp, #32]
     3bc:	ldp	x23, x24, [sp, #48]
     3c0:	ldp	x25, x26, [sp, #64]
     3c4:	ldr	x27, [sp, #80]
     3c8:	ldp	x29, x30, [sp], #176
     3cc:	ret
     3d0:	ldp	x2, x3, [sp, #152]
     3d4:	stp	x2, x3, [x19, #16]
     3d8:	b	38c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x1b4>
     3dc:	adrp	x3, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     3e0:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     3e4:	adrp	x0, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     3e8:	add	x3, x3, #0x0
     3ec:	add	x1, x1, #0x0
     3f0:	add	x0, x0, #0x0
     3f4:	mov	w2, #0x250                 	// #592
     3f8:	bl	0 <__assert_fail>
     3fc:	adrp	x3, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     400:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     404:	adrp	x0, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     408:	add	x3, x3, #0x0
     40c:	add	x1, x1, #0x0
     410:	add	x0, x0, #0x0
     414:	mov	w2, #0x4b9                 	// #1209
     418:	bl	0 <__assert_fail>
     41c:	nop

0000000000000420 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>:
     420:	stp	x29, x30, [sp, #-176]!
     424:	mov	x29, sp
     428:	stp	x19, x20, [sp, #16]
     42c:	mov	x19, x0
     430:	mov	x20, x8
     434:	ldr	x0, [x0]
     438:	stp	x21, x22, [sp, #32]
     43c:	adrp	x21, 0 <_ZN4llvm13ErrorInfoBase2IDE>
     440:	ldr	x2, [x0]
     444:	ldr	x21, [x21]
     448:	ldr	x2, [x2, #48]
     44c:	mov	x1, x21
     450:	blr	x2
     454:	tst	w0, #0xff
     458:	b.ne	480 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x60>  // b.any
     45c:	ldr	x0, [x19]
     460:	str	xzr, [x19]
     464:	ldp	x21, x22, [sp, #32]
     468:	orr	x0, x0, #0x1
     46c:	str	x0, [x20]
     470:	mov	x0, x20
     474:	ldp	x19, x20, [sp, #16]
     478:	ldp	x29, x30, [sp], #176
     47c:	ret
     480:	ldr	x22, [x19]
     484:	mov	x1, x21
     488:	mov	x0, x22
     48c:	ldr	x2, [x22]
     490:	ldr	x2, [x2, #48]
     494:	str	x23, [sp, #48]
     498:	str	xzr, [x19]
     49c:	blr	x2
     4a0:	tst	w0, #0xff
     4a4:	b.eq	5d0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x1b0>  // b.none
     4a8:	ldr	x1, [x22]
     4ac:	adrp	x0, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     4b0:	add	x0, x0, #0x0
     4b4:	ldr	x2, [x1, #24]
     4b8:	cmp	x2, x0
     4bc:	b.ne	5b8 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x198>  // b.any
     4c0:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
     4c4:	strb	wzr, [sp, #112]
     4c8:	add	x21, sp, #0x60
     4cc:	mov	w3, #0x1                   	// #1
     4d0:	ldr	x0, [x0]
     4d4:	add	x4, x21, #0x10
     4d8:	ldr	x2, [x1, #16]
     4dc:	add	x0, x0, #0x10
     4e0:	stp	x4, xzr, [sp, #96]
     4e4:	add	x23, sp, #0x80
     4e8:	mov	x1, x23
     4ec:	stp	x0, xzr, [sp, #128]
     4f0:	mov	x0, x22
     4f4:	stp	xzr, xzr, [sp, #144]
     4f8:	str	w3, [sp, #160]
     4fc:	str	x21, [sp, #168]
     500:	blr	x2
     504:	ldr	x0, [sp, #136]
     508:	ldr	x1, [sp, #152]
     50c:	cmp	x1, x0
     510:	b.eq	51c <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0xfc>  // b.none
     514:	mov	x0, x23
     518:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     51c:	ldr	x2, [sp, #168]
     520:	add	x19, sp, #0x40
     524:	add	x0, x19, #0x10
     528:	str	x0, [sp, #64]
     52c:	mov	w3, #0x0                   	// #0
     530:	mov	x0, x19
     534:	ldp	x1, x2, [x2]
     538:	add	x21, x21, #0x10
     53c:	add	x2, x1, x2
     540:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     544:	mov	x0, x23
     548:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
     54c:	ldr	x0, [sp, #96]
     550:	cmp	x0, x21
     554:	b.eq	55c <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x13c>  // b.none
     558:	bl	0 <_ZdlPv>
     55c:	mov	w0, #0x104                 	// #260
     560:	stp	x19, xzr, [sp, #128]
     564:	add	x19, x19, #0x10
     568:	strh	w0, [sp, #144]
     56c:	bl	0 <_ZN3lld12errorHandlerEv>
     570:	mov	x1, x23
     574:	bl	0 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
     578:	ldr	x0, [sp, #64]
     57c:	cmp	x0, x19
     580:	b.eq	588 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x168>  // b.none
     584:	bl	0 <_ZdlPv>
     588:	ldr	x1, [x22]
     58c:	mov	x0, #0x1                   	// #1
     590:	ldr	x1, [x1, #8]
     594:	str	x0, [x20]
     598:	mov	x0, x22
     59c:	blr	x1
     5a0:	mov	x0, x20
     5a4:	ldp	x19, x20, [sp, #16]
     5a8:	ldp	x21, x22, [sp, #32]
     5ac:	ldr	x23, [sp, #48]
     5b0:	ldp	x29, x30, [sp], #176
     5b4:	ret
     5b8:	add	x19, sp, #0x40
     5bc:	add	x23, sp, #0x80
     5c0:	mov	x8, x19
     5c4:	mov	x0, x22
     5c8:	blr	x2
     5cc:	b	55c <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0+0x13c>
     5d0:	adrp	x3, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     5d4:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     5d8:	adrp	x0, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     5dc:	add	x3, x3, #0x0
     5e0:	add	x1, x1, #0x0
     5e4:	add	x0, x0, #0x0
     5e8:	mov	w2, #0x329                 	// #809
     5ec:	bl	0 <__assert_fail>

00000000000005f0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0>:
     5f0:	stp	x29, x30, [sp, #-176]!
     5f4:	mov	x29, sp
     5f8:	ldr	x3, [x0]
     5fc:	stp	x19, x20, [sp, #16]
     600:	mov	x19, x8
     604:	stp	x27, x28, [sp, #80]
     608:	ands	x27, x3, #0xfffffffffffffffe
     60c:	b.ne	630 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x40>  // b.any
     610:	str	xzr, [x0]
     614:	mov	x0, #0x1                   	// #1
     618:	str	x0, [x8]
     61c:	mov	x0, x19
     620:	ldp	x19, x20, [sp, #16]
     624:	ldp	x27, x28, [sp, #80]
     628:	ldp	x29, x30, [sp], #176
     62c:	ret
     630:	ldr	x2, [x27]
     634:	stp	x21, x22, [sp, #32]
     638:	adrp	x22, 0 <_ZN4llvm9ErrorList2IDE>
     63c:	str	xzr, [x0]
     640:	mov	x0, x27
     644:	ldr	x1, [x22]
     648:	ldr	x2, [x2, #48]
     64c:	blr	x2
     650:	tst	w0, #0xff
     654:	b.eq	768 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x178>  // b.none
     658:	stp	x23, x24, [sp, #48]
     65c:	mov	x0, #0x1                   	// #1
     660:	ldp	x20, x23, [x27, #8]
     664:	str	x0, [sp, #128]
     668:	cmp	x20, x23
     66c:	b.eq	738 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x148>  // b.none
     670:	adrp	x21, 0 <_ZTVN4llvm9ErrorListE>
     674:	add	x24, sp, #0x90
     678:	stp	x25, x26, [sp, #64]
     67c:	add	x25, sp, #0x88
     680:	add	x26, sp, #0xa8
     684:	ldr	x21, [x21]
     688:	add	x1, sp, #0xa0
     68c:	str	x1, [sp, #96]
     690:	add	x21, x21, #0x10
     694:	orr	x0, x0, #0x1
     698:	str	xzr, [sp, #128]
     69c:	str	x0, [sp, #152]
     6a0:	mov	x8, x24
     6a4:	mov	x0, x25
     6a8:	ldr	x1, [x20]
     6ac:	str	xzr, [x20]
     6b0:	str	x1, [sp, #136]
     6b4:	bl	420 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     6b8:	ldr	x0, [sp, #152]
     6bc:	ands	x0, x0, #0xfffffffffffffffe
     6c0:	b.ne	7a4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x1b4>  // b.any
     6c4:	ldr	x28, [sp, #144]
     6c8:	stp	xzr, xzr, [sp, #144]
     6cc:	orr	x28, x28, #0x1
     6d0:	ldr	x0, [sp, #128]
     6d4:	tbnz	w0, #0, 8fc <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x30c>
     6d8:	tst	x0, #0xfffffffffffffffe
     6dc:	b.ne	8fc <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x30c>  // b.any
     6e0:	ldr	x1, [sp, #144]
     6e4:	orr	x28, x28, x0
     6e8:	orr	x28, x28, #0x1
     6ec:	str	x28, [sp, #128]
     6f0:	tbnz	w1, #0, 954 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x364>
     6f4:	tst	x1, #0xfffffffffffffffe
     6f8:	b.ne	954 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x364>  // b.any
     6fc:	ldr	x0, [sp, #136]
     700:	cbz	x0, 710 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x120>
     704:	ldr	x1, [x0]
     708:	ldr	x1, [x1, #8]
     70c:	blr	x1
     710:	ldr	x0, [sp, #152]
     714:	tbnz	w0, #0, 95c <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x36c>
     718:	tst	x0, #0xfffffffffffffffe
     71c:	b.ne	95c <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x36c>  // b.any
     720:	add	x20, x20, #0x8
     724:	cmp	x23, x20
     728:	ldr	x0, [sp, #128]
     72c:	b.ne	694 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0xa4>  // b.any
     730:	ldp	x25, x26, [sp, #64]
     734:	orr	x0, x0, #0x1
     738:	ldr	x1, [x27]
     73c:	ldr	x1, [x1, #8]
     740:	str	x0, [x19]
     744:	mov	x0, x27
     748:	blr	x1
     74c:	mov	x0, x19
     750:	ldp	x19, x20, [sp, #16]
     754:	ldp	x21, x22, [sp, #32]
     758:	ldp	x23, x24, [sp, #48]
     75c:	ldp	x27, x28, [sp, #80]
     760:	ldp	x29, x30, [sp], #176
     764:	ret
     768:	add	x0, sp, #0xa8
     76c:	mov	x8, x19
     770:	str	x27, [sp, #168]
     774:	bl	420 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_JEEES8_S3_ISA_S5_ISA_EEOT_DpOT0_.isra.0>
     778:	ldr	x0, [sp, #168]
     77c:	cbz	x0, 8a8 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2b8>
     780:	ldr	x1, [x0]
     784:	ldr	x1, [x1, #8]
     788:	blr	x1
     78c:	mov	x0, x19
     790:	ldp	x19, x20, [sp, #16]
     794:	ldp	x21, x22, [sp, #32]
     798:	ldp	x27, x28, [sp, #80]
     79c:	ldp	x29, x30, [sp], #176
     7a0:	ret
     7a4:	ldr	x1, [sp, #144]
     7a8:	orr	x28, x0, #0x1
     7ac:	str	x28, [sp, #152]
     7b0:	ands	x1, x1, #0xfffffffffffffffe
     7b4:	b.eq	8a0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2b0>  // b.none
     7b8:	ldr	x4, [x0]
     7bc:	orr	x2, x1, #0x1
     7c0:	str	x2, [sp, #144]
     7c4:	ldr	x28, [x22]
     7c8:	ldr	x2, [x4, #48]
     7cc:	mov	x1, x28
     7d0:	blr	x2
     7d4:	tst	w0, #0xff
     7d8:	ldr	x0, [sp, #144]
     7dc:	b.ne	8b0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2c0>  // b.any
     7e0:	ands	x0, x0, #0xfffffffffffffffe
     7e4:	mov	x2, #0x0                   	// #0
     7e8:	b.ne	930 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x340>  // b.any
     7ec:	ldr	x1, [sp, #152]
     7f0:	mov	x0, #0x20                  	// #32
     7f4:	stp	xzr, xzr, [sp, #144]
     7f8:	and	x1, x1, #0xfffffffffffffffe
     7fc:	stp	x2, x1, [sp, #160]
     800:	bl	0 <_Znwm>
     804:	mov	x28, x0
     808:	mov	x2, x0
     80c:	ldr	x0, [sp, #168]
     810:	str	x21, [x28], #8
     814:	ldr	x1, [x22]
     818:	stp	x2, x1, [sp, #104]
     81c:	ldr	x4, [x0]
     820:	ldr	x4, [x4, #48]
     824:	str	xzr, [x2, #8]
     828:	stp	xzr, xzr, [x28, #8]
     82c:	blr	x4
     830:	tst	w0, #0xff
     834:	ldr	x1, [sp, #112]
     838:	b.ne	ab4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x4c4>  // b.any
     83c:	ldr	x0, [sp, #160]
     840:	ldr	x4, [x0]
     844:	ldr	x4, [x4, #48]
     848:	blr	x4
     84c:	tst	w0, #0xff
     850:	b.ne	ab4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x4c4>  // b.any
     854:	mov	x0, x28
     858:	mov	x1, x26
     85c:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     860:	ldr	x1, [sp, #96]
     864:	mov	x0, x28
     868:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     86c:	ldr	x0, [sp, #160]
     870:	ldr	x1, [sp, #104]
     874:	orr	x28, x1, #0x1
     878:	cbz	x0, 888 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x298>
     87c:	ldr	x1, [x0]
     880:	ldr	x1, [x1, #8]
     884:	blr	x1
     888:	ldr	x0, [sp, #168]
     88c:	cbz	x0, 6d0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0xe0>
     890:	ldr	x1, [x0]
     894:	ldr	x1, [x1, #8]
     898:	blr	x1
     89c:	b	6d0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0xe0>
     8a0:	stp	xzr, xzr, [sp, #144]
     8a4:	b	6d0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0xe0>
     8a8:	ldp	x21, x22, [sp, #32]
     8ac:	b	61c <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2c>
     8b0:	ldr	x1, [sp, #152]
     8b4:	ands	x0, x0, #0xfffffffffffffffe
     8b8:	and	x3, x1, #0xfffffffffffffffe
     8bc:	b.ne	904 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x314>  // b.any
     8c0:	mov	x2, #0x0                   	// #0
     8c4:	add	x0, x3, #0x8
     8c8:	mov	x1, x26
     8cc:	str	xzr, [sp, #144]
     8d0:	str	x2, [sp, #168]
     8d4:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     8d8:	ldr	x0, [sp, #168]
     8dc:	cbz	x0, 8ec <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2fc>
     8e0:	ldr	x1, [x0]
     8e4:	ldr	x1, [x1, #8]
     8e8:	blr	x1
     8ec:	ldr	x28, [sp, #152]
     8f0:	str	xzr, [sp, #152]
     8f4:	orr	x28, x28, #0x1
     8f8:	b	6d0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0xe0>
     8fc:	add	x0, sp, #0x80
     900:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     904:	ldr	x2, [x0]
     908:	str	x3, [sp, #104]
     90c:	mov	x1, x28
     910:	ldr	x2, [x2, #48]
     914:	blr	x2
     918:	tst	w0, #0xff
     91c:	ldr	x3, [sp, #104]
     920:	b.ne	a38 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x448>  // b.any
     924:	ldr	x2, [sp, #144]
     928:	and	x2, x2, #0xfffffffffffffffe
     92c:	b	8c4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2d4>
     930:	ldr	x2, [x0]
     934:	mov	x1, x28
     938:	ldr	x2, [x2, #48]
     93c:	blr	x2
     940:	tst	w0, #0xff
     944:	b.ne	964 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x374>  // b.any
     948:	ldr	x2, [sp, #144]
     94c:	and	x2, x2, #0xfffffffffffffffe
     950:	b	7ec <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x1fc>
     954:	mov	x0, x24
     958:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     95c:	add	x0, sp, #0x98
     960:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     964:	ldp	x0, x1, [sp, #144]
     968:	str	xzr, [sp, #152]
     96c:	and	x0, x0, #0xfffffffffffffffe
     970:	and	x1, x1, #0xfffffffffffffffe
     974:	ldr	x3, [x0, #8]!
     978:	str	x3, [sp, #112]
     97c:	ldp	x2, x4, [x0, #8]
     980:	str	x1, [sp, #168]
     984:	cmp	x2, x4
     988:	b.eq	aa4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x4b4>  // b.none
     98c:	cmp	x3, x2
     990:	add	x4, x2, #0x8
     994:	b.eq	a94 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x4a4>  // b.none
     998:	mov	x1, x2
     99c:	ldur	x5, [x2, #-8]
     9a0:	stur	xzr, [x2, #-8]
     9a4:	str	x5, [x1], #-8
     9a8:	str	x4, [x0, #8]
     9ac:	ldr	x0, [sp, #112]
     9b0:	sub	x2, x1, x0
     9b4:	cmp	x2, #0x0
     9b8:	asr	x28, x2, #3
     9bc:	b.gt	9c8 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x3d8>
     9c0:	b	9f0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x400>
     9c4:	sub	x1, x1, #0x8
     9c8:	ldp	x4, x0, [x1, #-8]
     9cc:	stp	xzr, x4, [x1, #-8]
     9d0:	cbz	x0, 9e8 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x3f8>
     9d4:	ldr	x4, [x0]
     9d8:	str	x1, [sp, #104]
     9dc:	ldr	x4, [x4, #8]
     9e0:	blr	x4
     9e4:	ldr	x1, [sp, #104]
     9e8:	subs	x28, x28, #0x1
     9ec:	b.ne	9c4 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x3d4>  // b.any
     9f0:	ldr	x2, [sp, #112]
     9f4:	ldr	x1, [sp, #168]
     9f8:	str	xzr, [sp, #168]
     9fc:	ldr	x0, [x2]
     a00:	str	x1, [x2]
     a04:	cbz	x0, a14 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x424>
     a08:	ldr	x1, [x0]
     a0c:	ldr	x1, [x1, #8]
     a10:	blr	x1
     a14:	ldr	x0, [sp, #168]
     a18:	cbz	x0, a28 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x438>
     a1c:	ldr	x1, [x0]
     a20:	ldr	x1, [x1, #8]
     a24:	blr	x1
     a28:	ldr	x28, [sp, #144]
     a2c:	str	xzr, [sp, #144]
     a30:	orr	x28, x28, #0x1
     a34:	b	6d0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0xe0>
     a38:	ldr	x1, [sp, #144]
     a3c:	str	xzr, [sp, #144]
     a40:	add	x0, x3, #0x8
     a44:	and	x1, x1, #0xfffffffffffffffe
     a48:	str	x1, [sp, #120]
     a4c:	ldr	x28, [x1, #8]
     a50:	ldr	x1, [x1, #16]
     a54:	str	x1, [sp, #112]
     a58:	cmp	x28, x1
     a5c:	b.eq	a80 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x490>  // b.none
     a60:	mov	x1, x28
     a64:	str	x0, [sp, #104]
     a68:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     a6c:	add	x28, x28, #0x8
     a70:	ldr	x0, [sp, #112]
     a74:	cmp	x0, x28
     a78:	ldr	x0, [sp, #104]
     a7c:	b.ne	a60 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x470>  // b.any
     a80:	ldr	x0, [sp, #120]
     a84:	ldr	x1, [x0]
     a88:	ldr	x1, [x1, #8]
     a8c:	blr	x1
     a90:	b	8ec <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x2fc>
     a94:	str	xzr, [sp, #168]
     a98:	str	x1, [x3]
     a9c:	str	x4, [x0, #8]
     aa0:	b	a14 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x424>
     aa4:	ldr	x1, [sp, #112]
     aa8:	mov	x2, x26
     aac:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     ab0:	b	a14 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0+0x424>
     ab4:	adrp	x3, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     ab8:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     abc:	adrp	x0, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     ac0:	add	x3, x3, #0x0
     ac4:	add	x1, x1, #0x0
     ac8:	add	x0, x0, #0x0
     acc:	mov	w2, #0x181                 	// #385
     ad0:	bl	0 <__assert_fail>
     ad4:	nop

0000000000000ad8 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_>:
     ad8:	stp	x29, x30, [sp, #-144]!
     adc:	mov	x29, sp
     ae0:	ldr	x2, [x1]
     ae4:	str	x19, [sp, #16]
     ae8:	str	xzr, [x1]
     aec:	add	x19, sp, #0x38
     af0:	orr	x1, x2, #0x1
     af4:	add	x8, sp, #0x30
     af8:	mov	x0, x19
     afc:	stp	xzr, xzr, [sp, #32]
     b00:	str	x1, [sp, #56]
     b04:	bl	5f0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0>
     b08:	ldr	x1, [sp, #48]
     b0c:	ands	x1, x1, #0xfffffffffffffffe
     b10:	b.eq	bbc <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0xe4>  // b.none
     b14:	adrp	x3, 0 <_ZTVN4llvm18raw_string_ostreamE>
     b18:	orr	x2, x1, #0x1
     b1c:	add	x4, sp, #0x40
     b20:	add	x6, sp, #0x50
     b24:	ldr	x3, [x3]
     b28:	mov	w5, #0x1                   	// #1
     b2c:	add	x19, sp, #0x60
     b30:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     b34:	add	x3, x3, #0x10
     b38:	add	x1, x1, #0x0
     b3c:	mov	x0, x19
     b40:	str	x2, [sp, #48]
     b44:	stp	x6, xzr, [sp, #64]
     b48:	strb	wzr, [sp, #80]
     b4c:	stp	x3, xzr, [sp, #96]
     b50:	stp	xzr, xzr, [sp, #112]
     b54:	str	w5, [sp, #128]
     b58:	str	x4, [sp, #136]
     b5c:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     b60:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     b64:	add	x1, x1, #0x0
     b68:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     b6c:	mov	x1, x0
     b70:	ldr	x2, [sp, #48]
     b74:	ands	x2, x2, #0xfffffffffffffffe
     b78:	b.eq	c10 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x138>  // b.none
     b7c:	ldr	x3, [x2]
     b80:	mov	x0, x2
     b84:	ldr	x2, [x3, #16]
     b88:	blr	x2
     b8c:	ldr	x0, [sp, #104]
     b90:	ldr	x1, [sp, #120]
     b94:	cmp	x1, x0
     b98:	b.eq	ba4 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0xcc>  // b.none
     b9c:	mov	x0, x19
     ba0:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     ba4:	ldr	x0, [sp, #136]
     ba8:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     bac:	mov	w2, #0x2c9                 	// #713
     bb0:	add	x1, x1, #0x0
     bb4:	ldr	x0, [x0]
     bb8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     bbc:	ldr	x0, [sp, #56]
     bc0:	tbnz	w0, #0, bf8 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x120>
     bc4:	tst	x0, #0xfffffffffffffffe
     bc8:	b.ne	bf8 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x120>  // b.any
     bcc:	ldr	x0, [sp, #40]
     bd0:	tbnz	w0, #0, c00 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x128>
     bd4:	tst	x0, #0xfffffffffffffffe
     bd8:	b.ne	c00 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x128>  // b.any
     bdc:	ldr	x0, [sp, #32]
     be0:	tbnz	w0, #0, c08 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x130>
     be4:	tst	x0, #0xfffffffffffffffe
     be8:	b.ne	c08 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0x130>  // b.any
     bec:	ldr	x19, [sp, #16]
     bf0:	ldp	x29, x30, [sp], #144
     bf4:	ret
     bf8:	mov	x0, x19
     bfc:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     c00:	add	x0, sp, #0x28
     c04:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     c08:	add	x0, sp, #0x20
     c0c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     c10:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     c14:	add	x1, x1, #0x0
     c18:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     c1c:	b	b8c <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEEUlS1_E_EEvlS1_+0xb4>

0000000000000c20 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>:
     c20:	stp	x29, x30, [sp, #-400]!
     c24:	mov	x29, sp
     c28:	stp	x19, x20, [sp, #16]
     c2c:	mov	x20, x0
     c30:	stp	x27, x28, [sp, #80]
     c34:	mov	x28, x0
     c38:	add	x0, x0, #0x20
     c3c:	stp	x21, x22, [sp, #32]
     c40:	ldr	x22, [x1]
     c44:	str	x22, [x20], #8
     c48:	str	xzr, [x28, #8]
     c4c:	stp	xzr, xzr, [x20, #8]
     c50:	str	xzr, [x1]
     c54:	stp	xzr, xzr, [x28, #32]
     c58:	str	xzr, [x28, #48]
     c5c:	str	wzr, [x28, #56]
     c60:	str	x0, [sp, #104]
     c64:	mov	x0, x22
     c68:	bl	0 <_ZN4llvm12DWARFContext16parseNormalUnitsEv>
     c6c:	mov	x0, x22
     c70:	ldr	x19, [x0, #16]!
     c74:	ldr	w21, [x0, #56]
     c78:	cmn	w21, #0x1
     c7c:	b.ne	c84 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x64>  // b.any
     c80:	ldr	w21, [x22, #24]
     c84:	add	x21, x19, w21, uxtw #3
     c88:	cmp	x21, x19
     c8c:	b.eq	ea4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x284>  // b.none
     c90:	add	x27, sp, #0x158
     c94:	stp	x23, x24, [sp, #48]
     c98:	add	x23, sp, #0x100
     c9c:	stp	x25, x26, [sp, #64]
     ca0:	add	x25, sp, #0xd8
     ca4:	add	x26, sp, #0x110
     ca8:	add	x0, sp, #0x120
     cac:	adrp	x24, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     cb0:	str	x0, [sp, #112]
     cb4:	ldr	x1, [x19]
     cb8:	mov	x8, x23
     cbc:	ldr	x0, [x28]
     cc0:	add	x2, x24, #0x0
     cc4:	mov	x3, x25
     cc8:	bl	0 <_ZN4llvm12DWARFContext19getLineTableForUnitEPNS_9DWARFUnitENS_12function_refIFvNS_5ErrorEEEE>
     ccc:	str	xzr, [sp, #224]
     cd0:	ldrb	w0, [sp, #264]
     cd4:	and	w1, w0, #0x1
     cd8:	bfi	w0, w1, #1, #1
     cdc:	strb	w0, [sp, #264]
     ce0:	cbnz	w1, d60 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x140>
     ce4:	ldr	x0, [sp, #256]
     ce8:	str	x0, [sp, #224]
     cec:	cbz	x0, e88 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x268>
     cf0:	ldp	x1, x2, [x20, #8]
     cf4:	cmp	x1, x2
     cf8:	b.eq	1088 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x468>  // b.none
     cfc:	str	x0, [x1], #8
     d00:	str	x1, [x20, #8]
     d04:	ldr	x0, [x19]
     d08:	mov	w1, #0x0                   	// #0
     d0c:	str	x0, [sp, #120]
     d10:	bl	0 <_ZN4llvm9DWARFUnit19extractDIEsIfNeededEb>
     d14:	ldr	x0, [sp, #120]
     d18:	ldr	x22, [x0, #544]
     d1c:	ldr	x0, [x0, #552]
     d20:	str	x0, [sp, #120]
     d24:	cmp	x22, x0
     d28:	b.eq	e88 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x268>  // b.none
     d2c:	ldr	x0, [x19]
     d30:	stp	x0, x22, [sp, #272]
     d34:	cmp	x0, #0x0
     d38:	ccmp	x22, #0x0, #0x4, ne  // ne = any
     d3c:	b.ne	eb8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x298>  // b.any
     d40:	adrp	x3, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     d44:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     d48:	adrp	x0, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     d4c:	add	x3, x3, #0x0
     d50:	add	x1, x1, #0x0
     d54:	add	x0, x0, #0x0
     d58:	mov	w2, #0x3c                  	// #60
     d5c:	bl	0 <__assert_fail>
     d60:	ldr	x2, [sp, #256]
     d64:	and	w1, w0, #0xfffffffd
     d68:	add	x8, sp, #0xf8
     d6c:	mov	x0, x26
     d70:	orr	x2, x2, #0x1
     d74:	stp	xzr, xzr, [sp, #232]
     d78:	str	xzr, [sp, #256]
     d7c:	strb	w1, [sp, #264]
     d80:	str	x2, [sp, #272]
     d84:	bl	5f0 <_ZN4llvm12handleErrorsIJZZN3lld10DWARFCacheC4ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENKUlNS_5ErrorEE_clES8_EUlRNS_13ErrorInfoBaseEE_EEES8_S8_DpOT_.isra.0>
     d88:	ldr	x0, [sp, #248]
     d8c:	ands	x0, x0, #0xfffffffffffffffe
     d90:	b.eq	e50 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x230>  // b.none
     d94:	adrp	x4, 0 <_ZTVN4llvm18raw_string_ostreamE>
     d98:	orr	x3, x0, #0x1
     d9c:	add	x5, sp, #0x120
     da0:	add	x7, sp, #0x130
     da4:	ldr	x4, [x4]
     da8:	mov	w6, #0x1                   	// #1
     dac:	mov	x2, #0x31                  	// #49
     db0:	add	x19, sp, #0x158
     db4:	add	x4, x4, #0x10
     db8:	mov	x0, x19
     dbc:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     dc0:	add	x1, x1, #0x0
     dc4:	str	x3, [sp, #248]
     dc8:	stp	x7, xzr, [sp, #288]
     dcc:	strb	wzr, [sp, #304]
     dd0:	stp	x4, xzr, [sp, #344]
     dd4:	stp	xzr, xzr, [sp, #360]
     dd8:	str	w6, [sp, #376]
     ddc:	str	x5, [sp, #384]
     de0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     de4:	ldp	x3, x2, [x0, #16]
     de8:	mov	x1, x0
     dec:	cmp	x3, x2
     df0:	b.eq	1154 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x534>  // b.none
     df4:	mov	w0, #0xa                   	// #10
     df8:	strb	w0, [x2]
     dfc:	ldr	x0, [x1, #24]
     e00:	add	x0, x0, #0x1
     e04:	str	x0, [x1, #24]
     e08:	ldr	x0, [sp, #248]
     e0c:	ands	x0, x0, #0xfffffffffffffffe
     e10:	b.eq	1140 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x520>  // b.none
     e14:	ldr	x2, [x0]
     e18:	ldr	x2, [x2, #16]
     e1c:	blr	x2
     e20:	ldr	x0, [sp, #352]
     e24:	ldr	x1, [sp, #368]
     e28:	cmp	x1, x0
     e2c:	b.eq	e38 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x218>  // b.none
     e30:	mov	x0, x19
     e34:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     e38:	ldr	x0, [sp, #384]
     e3c:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     e40:	mov	w2, #0x2c9                 	// #713
     e44:	add	x1, x1, #0x0
     e48:	ldr	x0, [x0]
     e4c:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     e50:	ldr	x0, [sp, #272]
     e54:	tbnz	w0, #0, 1098 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x478>
     e58:	tst	x0, #0xfffffffffffffffe
     e5c:	b.ne	1098 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x478>  // b.any
     e60:	ldr	x0, [sp, #240]
     e64:	tbnz	w0, #0, 10a0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x480>
     e68:	tst	x0, #0xfffffffffffffffe
     e6c:	b.ne	10a0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x480>  // b.any
     e70:	ldr	x0, [sp, #232]
     e74:	tbnz	w0, #0, 10c4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x4a4>
     e78:	tst	x0, #0xfffffffffffffffe
     e7c:	b.ne	10c4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x4a4>  // b.any
     e80:	ldr	x0, [sp, #224]
     e84:	cbnz	x0, cf0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xd0>
     e88:	add	x19, x19, #0x8
     e8c:	mov	x0, x23
     e90:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     e94:	cmp	x21, x19
     e98:	b.ne	cb4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x94>  // b.any
     e9c:	ldp	x23, x24, [sp, #48]
     ea0:	ldp	x25, x26, [sp, #64]
     ea4:	ldp	x19, x20, [sp, #16]
     ea8:	ldp	x21, x22, [sp, #32]
     eac:	ldp	x27, x28, [sp, #80]
     eb0:	ldp	x29, x30, [sp], #400
     eb4:	ret
     eb8:	add	x22, x22, #0x18
     ebc:	ldur	x0, [x22, #-8]
     ec0:	cbz	x0, ed0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>
     ec4:	ldrh	w0, [x0, #4]
     ec8:	cmp	w0, #0x34
     ecc:	b.eq	f0c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2ec>  // b.none
     ed0:	ldr	x0, [sp, #120]
     ed4:	cmp	x0, x22
     ed8:	b.eq	e88 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x268>  // b.none
     edc:	ldr	x0, [x19]
     ee0:	stp	x0, x22, [sp, #272]
     ee4:	add	x22, x22, #0x18
     ee8:	cbnz	x0, ebc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x29c>
     eec:	adrp	x3, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     ef0:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     ef4:	adrp	x0, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     ef8:	add	x3, x3, #0x0
     efc:	add	x1, x1, #0x0
     f00:	add	x0, x0, #0x0
     f04:	mov	w2, #0x3c                  	// #60
     f08:	bl	0 <__assert_fail>
     f0c:	mov	x0, x26
     f10:	mov	x8, x27
     f14:	mov	w1, #0x3f                  	// #63
     f18:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     f1c:	ldrb	w0, [sp, #392]
     f20:	cbz	w0, ed0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>
     f24:	mov	x0, x27
     f28:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
     f2c:	tst	w1, #0xff
     f30:	b.eq	ed0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>  // b.none
     f34:	cbz	x0, ed0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>
     f38:	mov	x0, x26
     f3c:	mov	x8, x27
     f40:	mov	w1, #0x3a                  	// #58
     f44:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     f48:	ldrb	w0, [sp, #392]
     f4c:	mov	x2, #0x0                   	// #0
     f50:	str	wzr, [sp, #200]
     f54:	cbnz	w0, 10cc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x4ac>
     f58:	ldr	x0, [sp, #224]
     f5c:	mov	x1, x2
     f60:	add	x0, x0, #0x8
     f64:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue14hasFileAtIndexEm>
     f68:	tst	w0, #0xff
     f6c:	b.eq	ed0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>  // b.none
     f70:	mov	x0, x26
     f74:	mov	x8, x27
     f78:	mov	w1, #0x3b                  	// #59
     f7c:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     f80:	ldrb	w0, [sp, #392]
     f84:	str	wzr, [sp, #140]
     f88:	cbz	w0, fa0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x380>
     f8c:	mov	x0, x27
     f90:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
     f94:	tst	w1, #0xff
     f98:	csel	w0, w0, wzr, ne  // ne = any
     f9c:	str	w0, [sp, #140]
     fa0:	ldr	x8, [sp, #112]
     fa4:	mov	x0, x26
     fa8:	mov	w1, #0x6e                  	// #110
     fac:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     fb0:	mov	x0, x26
     fb4:	mov	x8, x27
     fb8:	mov	w1, #0x3                   	// #3
     fbc:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
     fc0:	ldrb	w0, [sp, #392]
     fc4:	adrp	x2, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
     fc8:	add	x5, x2, #0x0
     fcc:	cbnz	w0, 10f0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x4d0>
     fd0:	ldrb	w0, [sp, #336]
     fd4:	cbnz	w0, 10a8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x488>
     fd8:	cbz	x5, ed0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>
     fdc:	mov	x0, x5
     fe0:	str	x5, [sp, #128]
     fe4:	bl	0 <strlen>
     fe8:	mov	x2, x0
     fec:	cbz	x0, ed0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>
     ff0:	ldr	w0, [x28, #56]
     ff4:	ldr	x1, [sp, #224]
     ff8:	str	x1, [sp, #144]
     ffc:	ldr	x5, [sp, #128]
    1000:	cbz	w0, 12c0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x6a0>
    1004:	ldr	x1, [x28, #40]
    1008:	str	x1, [sp, #152]
    100c:	cmn	x5, #0x1
    1010:	b.eq	1430 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x810>  // b.none
    1014:	cmn	x5, #0x2
    1018:	b.eq	1430 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x810>  // b.none
    101c:	sub	w0, w0, #0x1
    1020:	mov	x1, x2
    1024:	str	w0, [sp, #128]
    1028:	mov	x0, x5
    102c:	stp	x2, x5, [sp, #160]
    1030:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
    1034:	ldr	w1, [sp, #128]
    1038:	ldp	x2, x5, [sp, #160]
    103c:	and	w6, w1, w0
    1040:	mov	w8, #0x1                   	// #1
    1044:	mov	x7, #0x0                   	// #0
    1048:	ldr	x1, [sp, #152]
    104c:	ubfiz	x0, x6, #5, #32
    1050:	add	x3, x1, x0
    1054:	ldr	x1, [x1, x0]
    1058:	cmn	x1, #0x1
    105c:	b.eq	1178 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x558>  // b.none
    1060:	cmn	x1, #0x2
    1064:	b.eq	116c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x54c>  // b.none
    1068:	ldr	x0, [x3, #8]
    106c:	cmp	x2, x0
    1070:	b.eq	1110 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x4f0>  // b.none
    1074:	ldr	w0, [sp, #128]
    1078:	add	w6, w6, w8
    107c:	add	w8, w8, #0x1
    1080:	and	w6, w0, w6
    1084:	b	1048 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x428>
    1088:	add	x2, sp, #0xe0
    108c:	mov	x0, x20
    1090:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    1094:	b	d04 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xe4>
    1098:	mov	x0, x26
    109c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    10a0:	add	x0, sp, #0xf0
    10a4:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    10a8:	ldr	x0, [sp, #112]
    10ac:	str	x5, [sp, #128]
    10b0:	bl	0 <_ZNK4llvm14DWARFFormValue12getAsCStringEv>
    10b4:	tst	w1, #0xff
    10b8:	ldr	x5, [sp, #128]
    10bc:	csel	x5, x5, x0, eq  // eq = none
    10c0:	b	fd8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3b8>
    10c4:	add	x0, sp, #0xe8
    10c8:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    10cc:	mov	x0, x27
    10d0:	str	x2, [sp, #128]
    10d4:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
    10d8:	tst	w1, #0xff
    10dc:	ldr	x2, [sp, #128]
    10e0:	b.eq	f58 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x338>  // b.none
    10e4:	and	x2, x0, #0xffffffff
    10e8:	str	w0, [sp, #200]
    10ec:	b	f58 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x338>
    10f0:	mov	x0, x27
    10f4:	bl	0 <_ZNK4llvm14DWARFFormValue12getAsCStringEv>
    10f8:	adrp	x2, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    10fc:	mov	x5, x0
    1100:	tst	w1, #0xff
    1104:	b.ne	fd0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3b0>  // b.any
    1108:	add	x5, x2, #0x0
    110c:	b	fd0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3b0>
    1110:	mov	x0, x5
    1114:	stp	x5, x2, [sp, #160]
    1118:	str	w6, [sp, #176]
    111c:	str	x7, [sp, #184]
    1120:	str	w8, [sp, #192]
    1124:	bl	0 <memcmp>
    1128:	cbz	w0, ed0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>
    112c:	ldr	w6, [sp, #176]
    1130:	ldr	w8, [sp, #192]
    1134:	ldp	x5, x2, [sp, #160]
    1138:	ldr	x7, [sp, #184]
    113c:	b	1074 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x454>
    1140:	mov	x0, x1
    1144:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    1148:	add	x1, x1, #0x0
    114c:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    1150:	b	e20 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x200>
    1154:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    1158:	add	x1, x1, #0x0
    115c:	mov	x2, #0x1                   	// #1
    1160:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1164:	mov	x1, x0
    1168:	b	e08 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1e8>
    116c:	cmp	x7, #0x0
    1170:	csel	x7, x7, x3, ne  // ne = any
    1174:	b	1074 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x454>
    1178:	ldr	x1, [x28, #32]
    117c:	cmp	x7, #0x0
    1180:	ldr	w0, [x28, #56]
    1184:	csel	x3, x3, x7, eq  // eq = none
    1188:	ldr	w6, [x28, #48]
    118c:	add	x1, x1, #0x1
    1190:	str	x1, [x28, #32]
    1194:	add	w6, w6, #0x1
    1198:	add	w7, w0, w0, lsl #1
    119c:	lsl	w1, w0, #1
    11a0:	cmp	w7, w6, lsl #2
    11a4:	b.ls	12d0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x6b0>  // b.plast
    11a8:	ldr	w1, [x28, #52]
    11ac:	add	w1, w6, w1
    11b0:	sub	w1, w0, w1
    11b4:	cmp	w1, w0, lsr #3
    11b8:	b.ls	1228 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x608>  // b.plast
    11bc:	ldr	x0, [x3]
    11c0:	str	w6, [x28, #48]
    11c4:	cmn	x0, #0x1
    11c8:	b.eq	11d8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x5b8>  // b.none
    11cc:	ldr	w0, [x28, #52]
    11d0:	sub	w0, w0, #0x1
    11d4:	str	w0, [x28, #52]
    11d8:	ldr	x0, [sp, #104]
    11dc:	ldr	x1, [x0]
    11e0:	stp	x5, x2, [x3]
    11e4:	ldr	w2, [sp, #200]
    11e8:	ldr	x0, [sp, #144]
    11ec:	str	x0, [x3, #16]
    11f0:	ldr	x0, [x28, #32]
    11f4:	str	w2, [x3, #24]
    11f8:	ldr	w2, [sp, #140]
    11fc:	str	w2, [x3, #28]
    1200:	cmp	x1, x0
    1204:	b.eq	ed0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b0>  // b.none
    1208:	adrp	x3, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    120c:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    1210:	adrp	x0, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    1214:	add	x3, x3, #0x0
    1218:	add	x1, x1, #0x0
    121c:	add	x0, x0, #0x0
    1220:	mov	w2, #0x49f                 	// #1183
    1224:	bl	0 <__assert_fail>
    1228:	mov	w1, w0
    122c:	stp	x2, x5, [sp, #152]
    1230:	ldr	x0, [sp, #104]
    1234:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    1238:	ldr	w0, [x28, #56]
    123c:	cbz	w0, 1410 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x7f0>
    1240:	ldp	x2, x5, [sp, #152]
    1244:	stp	x2, x5, [sp, #168]
    1248:	mov	w8, #0x1                   	// #1
    124c:	sub	w0, w0, #0x1
    1250:	str	w0, [sp, #128]
    1254:	str	w8, [sp, #160]
    1258:	mov	x1, x2
    125c:	mov	x0, x5
    1260:	ldr	x2, [x28, #40]
    1264:	str	x2, [sp, #152]
    1268:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
    126c:	ldp	x2, x5, [sp, #168]
    1270:	mov	x7, #0x0                   	// #0
    1274:	ldr	w1, [sp, #128]
    1278:	ldr	w8, [sp, #160]
    127c:	and	w6, w1, w0
    1280:	ldr	x1, [sp, #152]
    1284:	ubfiz	x0, x6, #5, #32
    1288:	add	x3, x1, x0
    128c:	ldr	x1, [x1, x0]
    1290:	cmn	x1, #0x1
    1294:	b.eq	13b8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x798>  // b.none
    1298:	cmn	x1, #0x2
    129c:	b.eq	13ac <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x78c>  // b.none
    12a0:	ldr	x0, [x3, #8]
    12a4:	cmp	x2, x0
    12a8:	b.eq	1374 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x754>  // b.none
    12ac:	ldr	w0, [sp, #128]
    12b0:	add	w6, w6, w8
    12b4:	add	w8, w8, #0x1
    12b8:	and	w6, w0, w6
    12bc:	b	1280 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x660>
    12c0:	ldr	x0, [x28, #32]
    12c4:	mov	w1, #0x0                   	// #0
    12c8:	add	x0, x0, #0x1
    12cc:	str	x0, [x28, #32]
    12d0:	ldr	x0, [sp, #104]
    12d4:	str	x2, [sp, #128]
    12d8:	str	x5, [sp, #152]
    12dc:	bl	0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    12e0:	ldr	w0, [x28, #56]
    12e4:	ldr	x2, [sp, #128]
    12e8:	ldr	x5, [sp, #152]
    12ec:	cbz	w0, 1410 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x7f0>
    12f0:	ldr	x1, [x28, #40]
    12f4:	str	x1, [sp, #152]
    12f8:	cmn	x5, #0x1
    12fc:	b.eq	1430 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x810>  // b.none
    1300:	cmn	x5, #0x2
    1304:	b.eq	1430 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x810>  // b.none
    1308:	sub	w0, w0, #0x1
    130c:	mov	x1, x2
    1310:	str	w0, [sp, #128]
    1314:	mov	x0, x5
    1318:	stp	x2, x5, [sp, #160]
    131c:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
    1320:	ldr	w1, [sp, #128]
    1324:	ldp	x2, x5, [sp, #160]
    1328:	and	w6, w1, w0
    132c:	mov	w8, #0x1                   	// #1
    1330:	mov	x7, #0x0                   	// #0
    1334:	ldr	x1, [sp, #152]
    1338:	ubfiz	x0, x6, #5, #32
    133c:	add	x3, x1, x0
    1340:	ldr	x1, [x1, x0]
    1344:	cmn	x1, #0x1
    1348:	b.eq	13b8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x798>  // b.none
    134c:	cmn	x1, #0x2
    1350:	b.eq	1404 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x7e4>  // b.none
    1354:	ldr	x0, [x3, #8]
    1358:	cmp	x2, x0
    135c:	b.eq	13cc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x7ac>  // b.none
    1360:	ldr	w0, [sp, #128]
    1364:	add	w6, w6, w8
    1368:	add	w8, w8, #0x1
    136c:	and	w6, w0, w6
    1370:	b	1334 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x714>
    1374:	mov	x0, x5
    1378:	stp	x5, x2, [sp, #160]
    137c:	str	x3, [sp, #176]
    1380:	str	w6, [sp, #184]
    1384:	str	x7, [sp, #192]
    1388:	str	w8, [sp, #204]
    138c:	bl	0 <memcmp>
    1390:	ldp	x5, x2, [sp, #160]
    1394:	ldr	x3, [sp, #176]
    1398:	cbz	w0, 13c0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x7a0>
    139c:	ldr	w6, [sp, #184]
    13a0:	ldr	w8, [sp, #204]
    13a4:	ldr	x7, [sp, #192]
    13a8:	b	12ac <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x68c>
    13ac:	cmp	x7, #0x0
    13b0:	csel	x7, x7, x3, ne  // ne = any
    13b4:	b	12ac <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x68c>
    13b8:	cmp	x7, #0x0
    13bc:	csel	x3, x3, x7, eq  // eq = none
    13c0:	ldr	w6, [x28, #48]
    13c4:	add	w6, w6, #0x1
    13c8:	b	11bc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x59c>
    13cc:	mov	x0, x5
    13d0:	stp	x5, x2, [sp, #160]
    13d4:	str	x3, [sp, #176]
    13d8:	str	w6, [sp, #184]
    13dc:	str	x7, [sp, #192]
    13e0:	str	w8, [sp, #204]
    13e4:	bl	0 <memcmp>
    13e8:	ldp	x5, x2, [sp, #160]
    13ec:	ldr	x3, [sp, #176]
    13f0:	cbz	w0, 13c0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x7a0>
    13f4:	ldr	w6, [sp, #184]
    13f8:	ldr	w8, [sp, #204]
    13fc:	ldr	x7, [sp, #192]
    1400:	b	1360 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x740>
    1404:	cmp	x7, #0x0
    1408:	csel	x7, x7, x3, ne  // ne = any
    140c:	b	1360 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x740>
    1410:	adrp	x3, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    1414:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    1418:	adrp	x0, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    141c:	add	x3, x3, #0x0
    1420:	add	x1, x1, #0x0
    1424:	add	x0, x0, #0x0
    1428:	mov	w2, #0x22f                 	// #559
    142c:	bl	0 <__assert_fail>
    1430:	adrp	x3, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    1434:	adrp	x1, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    1438:	adrp	x0, 0 <_ZN3lld10DWARFCache13getDILineInfoEmm>
    143c:	add	x3, x3, #0x0
    1440:	add	x1, x1, #0x0
    1444:	add	x0, x0, #0x0
    1448:	mov	w2, #0x250                 	// #592
    144c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 58 <_ZN4llvm11raw_ostreamlsEPKc+0x58>
  14:	mov	x20, x1
  18:	mov	x0, x1
  1c:	str	x21, [sp, #32]
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x1, x0, [x19, #16]
  2c:	sub	x1, x1, x0
  30:	cmp	x21, x1
  34:	b.hi	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.pmore
  38:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  3c:	mov	x2, x21
  40:	mov	x1, x20
  44:	bl	0 <memcpy>
  48:	ldr	x0, [x19, #24]
  4c:	add	x0, x0, x21
  50:	ldr	x21, [sp, #32]
  54:	str	x0, [x19, #24]
  58:	mov	x0, x19
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret
  68:	mov	x2, x21
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  84:	mov	x0, x19
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x23, x1
  18:	ldp	x24, x21, [x0]
  1c:	stp	x19, x20, [sp, #16]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x21, x24
  2c:	cmp	x3, x1, asr #3
  30:	b.eq	10c <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x10c>  // b.none
  34:	mov	x19, x0
  38:	mov	x22, x2
  3c:	asr	x0, x1, #3
  40:	sub	x26, x23, x24
  44:	cbz	x0, 104 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x104>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x25, #0x7ffffffffffffff8    	// #9223372036854775800
  50:	lsl	x0, x0, #1
  54:	b.ls	dc <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xdc>  // b.plast
  58:	mov	x0, x25
  5c:	bl	0 <_Znwm>
  60:	mov	x20, x0
  64:	add	x25, x0, x25
  68:	ldr	x0, [x22]
  6c:	add	x22, x26, #0x8
  70:	str	x0, [x20, x26]
  74:	sub	x21, x21, x23
  78:	add	x22, x20, x22
  7c:	cmp	x26, #0x0
  80:	add	x27, x22, x21
  84:	b.gt	b8 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xb8>
  88:	cmp	x21, #0x0
  8c:	b.gt	ec <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xec>
  90:	cbnz	x24, d0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xd0>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldp	x23, x24, [sp, #48]
  9c:	stp	x20, x27, [x19]
  a0:	str	x25, [x19, #16]
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x25, x26, [sp, #64]
  ac:	ldr	x27, [sp, #80]
  b0:	ldp	x29, x30, [sp], #96
  b4:	ret
  b8:	mov	x2, x26
  bc:	mov	x1, x24
  c0:	mov	x0, x20
  c4:	bl	0 <memmove>
  c8:	cmp	x21, #0x0
  cc:	b.gt	ec <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xec>
  d0:	mov	x0, x24
  d4:	bl	0 <_ZdlPv>
  d8:	b	94 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x94>
  dc:	cbnz	x0, 118 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x118>
  e0:	mov	x25, #0x0                   	// #0
  e4:	mov	x20, #0x0                   	// #0
  e8:	b	68 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x68>
  ec:	mov	x2, x21
  f0:	mov	x1, x23
  f4:	mov	x0, x22
  f8:	bl	0 <memcpy>
  fc:	cbz	x24, 94 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x94>
 100:	b	d0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xd0>
 104:	mov	x25, #0x8                   	// #8
 108:	b	58 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x58>
 10c:	adrp	x0, 0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt20__throw_length_errorPKc>
 118:	cmp	x0, x3
 11c:	csel	x0, x0, x3, ls  // ls = plast
 120:	lsl	x25, x0, #3
 124:	b	58 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x58>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	stp	x25, x26, [sp, #64]
  14:	mov	x26, x1
  18:	ldp	x23, x25, [x0]
  1c:	stp	x19, x20, [sp, #16]
  20:	stp	x21, x22, [sp, #32]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x25, x23
  2c:	cmp	x3, x1, asr #3
  30:	b.eq	14c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x14c>  // b.none
  34:	mov	x21, x0
  38:	mov	x20, x2
  3c:	asr	x0, x1, #3
  40:	sub	x27, x26, x23
  44:	cbz	x0, 134 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x24, #0x7ffffffffffffff8    	// #9223372036854775800
  50:	lsl	x0, x0, #1
  54:	b.ls	120 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x120>  // b.plast
  58:	mov	x0, x24
  5c:	bl	0 <_Znwm>
  60:	mov	x22, x0
  64:	add	x24, x0, x24
  68:	add	x19, x0, #0x8
  6c:	ldr	x0, [x20]
  70:	str	x0, [x22, x27]
  74:	str	xzr, [x20]
  78:	cmp	x26, x23
  7c:	b.eq	c4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>  // b.none
  80:	mov	x20, x22
  84:	mov	x19, x23
  88:	ldr	x0, [x19]
  8c:	str	xzr, [x19]
  90:	str	x0, [x20]
  94:	ldr	x0, [x19]
  98:	cbz	x0, a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  9c:	ldr	x1, [x0]
  a0:	ldr	x1, [x1, #8]
  a4:	blr	x1
  a8:	add	x19, x19, #0x8
  ac:	add	x20, x20, #0x8
  b0:	cmp	x26, x19
  b4:	b.ne	88 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x88>  // b.any
  b8:	sub	x19, x26, x23
  bc:	add	x19, x19, #0x8
  c0:	add	x19, x22, x19
  c4:	cmp	x26, x25
  c8:	b.eq	f0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf0>  // b.none
  cc:	mov	x2, x26
  d0:	mov	x3, x19
  d4:	nop
  d8:	ldr	x0, [x2], #8
  dc:	str	x0, [x3], #8
  e0:	cmp	x2, x25
  e4:	b.ne	d8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd8>  // b.any
  e8:	sub	x2, x2, x26
  ec:	add	x19, x19, x2
  f0:	cbz	x23, fc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xfc>
  f4:	mov	x0, x23
  f8:	bl	0 <_ZdlPv>
  fc:	ldp	x25, x26, [sp, #64]
 100:	ldr	x27, [sp, #80]
 104:	stp	x22, x19, [x21]
 108:	str	x24, [x21, #16]
 10c:	ldp	x19, x20, [sp, #16]
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x23, x24, [sp, #48]
 118:	ldp	x29, x30, [sp], #96
 11c:	ret
 120:	cbnz	x0, 13c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x13c>
 124:	mov	x19, #0x8                   	// #8
 128:	mov	x24, #0x0                   	// #0
 12c:	mov	x22, #0x0                   	// #0
 130:	b	6c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x6c>
 134:	mov	x24, #0x8                   	// #8
 138:	b	58 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 13c:	cmp	x0, x3
 140:	csel	x0, x0, x3, ls  // ls = plast
 144:	lsl	x24, x0, #3
 148:	b	58 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 14c:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 150:	add	x0, x0, #0x0
 154:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	ldp	x3, x2, [x0, #8]
   4:	mov	x4, x0
   8:	cmp	x3, x2
   c:	b.eq	24 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x24>  // b.none
  10:	ldr	x0, [x1]
  14:	str	xzr, [x1]
  18:	str	x0, [x3], #8
  1c:	str	x3, [x4, #8]
  20:	ret
  24:	mov	x2, x1
  28:	mov	x1, x3
  2c:	b	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>

Disassembly of section .text._ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  20:	ldrb	w0, [x19, #8]
  24:	tbz	w0, #0, 60 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x60>
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  30:	add	x1, x1, #0x0
  34:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  38:	ldrb	w0, [x19, #8]
  3c:	tbz	w0, #0, 74 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x74>
  40:	ldr	x19, [x19]
  44:	ldr	x0, [x19]
  48:	ldr	x20, [x0, #16]
  4c:	bl	0 <_ZN4llvm4dbgsEv>
  50:	mov	x1, x0
  54:	mov	x0, x19
  58:	blr	x20
  5c:	bl	0 <abort>
  60:	bl	0 <_ZN4llvm4dbgsEv>
  64:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  68:	add	x1, x1, #0x0
  6c:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  70:	bl	0 <abort>
  74:	adrp	x3, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  78:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  7c:	adrp	x0, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  80:	add	x3, x3, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x0, x0, #0x0
  8c:	mov	w2, #0x281                 	// #641
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev>:
   0:	ldrb	w2, [x0, #8]
   4:	tbnz	w2, #1, 28 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev+0x28>
   8:	tbz	w2, #0, 24 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev+0x24>
   c:	ldr	x0, [x0]
  10:	cbz	x0, 24 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev+0x24>
  14:	ldr	x1, [x0]
  18:	ldr	x1, [x1, #8]
  1c:	mov	x16, x1
  20:	br	x16
  24:	ret
  28:	stp	x29, x30, [sp, #-16]!
  2c:	mov	x29, sp
  30:	bl	0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED1Ev>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev:

0000000000000000 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	adrp	x1, 0 <_ZTVN4llvm18raw_string_ostreamE>
   8:	mov	w3, #0x1                   	// #1
   c:	mov	x29, sp
  10:	ldr	x2, [x0]
  14:	strb	wzr, [sp, #64]
  18:	ldr	x1, [x1]
  1c:	stp	x19, x20, [sp, #16]
  20:	add	x20, sp, #0x30
  24:	ldr	x2, [x2, #16]
  28:	add	x4, x20, #0x10
  2c:	add	x1, x1, #0x10
  30:	str	x21, [sp, #32]
  34:	stp	x4, xzr, [sp, #48]
  38:	add	x21, sp, #0x50
  3c:	mov	x19, x8
  40:	stp	x1, xzr, [sp, #80]
  44:	mov	x1, x21
  48:	stp	xzr, xzr, [sp, #96]
  4c:	str	w3, [sp, #112]
  50:	str	x20, [sp, #120]
  54:	blr	x2
  58:	ldr	x0, [sp, #88]
  5c:	ldr	x1, [sp, #104]
  60:	cmp	x1, x0
  64:	b.eq	70 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0x70>  // b.none
  68:	mov	x0, x21
  6c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  70:	ldr	x2, [sp, #120]
  74:	add	x0, x19, #0x10
  78:	str	x0, [x19]
  7c:	mov	w3, #0x0                   	// #0
  80:	mov	x0, x19
  84:	add	x20, x20, #0x10
  88:	ldp	x1, x2, [x2]
  8c:	add	x2, x1, x2
  90:	bl	0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>
  94:	mov	x0, x21
  98:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  9c:	ldr	x0, [sp, #48]
  a0:	cmp	x0, x20
  a4:	b.eq	ac <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xac>  // b.none
  a8:	bl	0 <_ZdlPv>
  ac:	mov	x0, x19
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldr	x21, [sp, #32]
  b8:	ldp	x29, x30, [sp], #128
  bc:	ret

Disassembly of section .text._ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>:
   0:	sub	w1, w1, #0x1
   4:	stp	x29, x30, [sp, #-112]!
   8:	orr	x2, x1, x1, lsr #1
   c:	mov	x29, sp
  10:	orr	x2, x2, x2, lsr #2
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x20, x0
  1c:	orr	x2, x2, x2, lsr #4
  20:	mov	w0, #0x40                  	// #64
  24:	stp	x21, x22, [sp, #32]
  28:	orr	x2, x2, x2, lsr #8
  2c:	ldr	w19, [x20, #24]
  30:	orr	x2, x2, x2, lsr #16
  34:	add	x2, x2, #0x1
  38:	cmp	w2, w0
  3c:	csel	w0, w2, w0, cs  // cs = hs, nlast
  40:	str	w0, [x20, #24]
  44:	ldr	x22, [x20, #8]
  48:	ubfiz	x0, x0, #5, #32
  4c:	bl	0 <_Znwm>
  50:	str	x0, [x20, #8]
  54:	ldr	w1, [x20, #24]
  58:	sub	w2, w1, #0x1
  5c:	and	w2, w2, w1
  60:	cbz	x22, 1b8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1b8>
  64:	stp	x27, x28, [sp, #80]
  68:	ubfiz	x19, x19, #5, #32
  6c:	add	x27, x22, x19
  70:	str	xzr, [x20, #16]
  74:	cbnz	w2, 224 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x224>
  78:	ubfiz	x1, x1, #5, #32
  7c:	mov	x2, #0xffffffffffffffff    	// #-1
  80:	add	x1, x0, x1
  84:	cmp	x0, x1
  88:	b.eq	a0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xa0>  // b.none
  8c:	nop
  90:	stp	x2, xzr, [x0]
  94:	add	x0, x0, #0x20
  98:	cmp	x1, x0
  9c:	b.ne	90 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x90>  // b.any
  a0:	cmp	x27, x22
  a4:	b.eq	160 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x160>  // b.none
  a8:	mov	x21, x22
  ac:	stp	x23, x24, [sp, #48]
  b0:	stp	x25, x26, [sp, #64]
  b4:	b	c4 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xc4>
  b8:	add	x21, x21, #0x20
  bc:	cmp	x27, x21
  c0:	b.eq	158 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x158>  // b.none
  c4:	ldr	x0, [x21]
  c8:	cmn	x0, #0x1
  cc:	b.eq	b8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xb8>  // b.none
  d0:	cmn	x0, #0x2
  d4:	b.eq	b8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xb8>  // b.none
  d8:	ldr	w2, [x20, #24]
  dc:	cbz	w2, 24c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x24c>
  e0:	ldr	x1, [x21, #8]
  e4:	sub	w25, w2, #0x1
  e8:	ldr	x24, [x20, #8]
  ec:	mov	w26, #0x1                   	// #1
  f0:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
  f4:	and	w23, w25, w0
  f8:	ldp	x3, x28, [x21]
  fc:	mov	x4, #0x0                   	// #0
 100:	ubfiz	x0, x23, #5, #32
 104:	add	x2, x24, x0
 108:	ldr	x1, [x24, x0]
 10c:	cmn	x1, #0x1
 110:	b.eq	17c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x17c>  // b.none
 114:	cmn	x1, #0x2
 118:	b.eq	1a4 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1a4>  // b.none
 11c:	ldr	x0, [x2, #8]
 120:	cmp	x0, x28
 124:	b.ne	148 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x148>  // b.any
 128:	str	x4, [sp, #96]
 12c:	cbz	x28, 184 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x184>
 130:	mov	x2, x28
 134:	mov	x0, x3
 138:	str	x3, [sp, #104]
 13c:	bl	0 <memcmp>
 140:	cbz	w0, 184 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x184>
 144:	ldp	x4, x3, [sp, #96]
 148:	add	w23, w23, w26
 14c:	and	w23, w25, w23
 150:	add	w26, w26, #0x1
 154:	b	100 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x100>
 158:	ldp	x23, x24, [sp, #48]
 15c:	ldp	x25, x26, [sp, #64]
 160:	mov	x1, x19
 164:	mov	x0, x22
 168:	ldp	x19, x20, [sp, #16]
 16c:	ldp	x21, x22, [sp, #32]
 170:	ldp	x27, x28, [sp, #80]
 174:	ldp	x29, x30, [sp], #112
 178:	b	0 <_ZdlPvm>
 17c:	cmn	x3, #0x1
 180:	b.ne	1f8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1f8>  // b.any
 184:	adrp	x3, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 188:	adrp	x1, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 18c:	adrp	x0, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 190:	add	x3, x3, #0x0
 194:	add	x1, x1, #0x0
 198:	add	x0, x0, #0x0
 19c:	mov	w2, #0x17a                 	// #378
 1a0:	bl	0 <__assert_fail>
 1a4:	cmn	x3, #0x2
 1a8:	b.eq	184 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x184>  // b.none
 1ac:	cmp	x4, #0x0
 1b0:	csel	x4, x4, x2, ne  // ne = any
 1b4:	b	148 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x148>
 1b8:	str	xzr, [x20, #16]
 1bc:	cbnz	w2, 220 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x220>
 1c0:	ubfiz	x1, x1, #5, #32
 1c4:	mov	x2, #0xffffffffffffffff    	// #-1
 1c8:	add	x1, x0, x1
 1cc:	cmp	x0, x1
 1d0:	b.eq	1e8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1e8>  // b.none
 1d4:	nop
 1d8:	stp	x2, xzr, [x0]
 1dc:	add	x0, x0, #0x20
 1e0:	cmp	x1, x0
 1e4:	b.ne	1d8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1d8>  // b.any
 1e8:	ldp	x19, x20, [sp, #16]
 1ec:	ldp	x21, x22, [sp, #32]
 1f0:	ldp	x29, x30, [sp], #112
 1f4:	ret
 1f8:	cmp	x4, #0x0
 1fc:	csel	x4, x4, x2, ne  // ne = any
 200:	ldp	x0, x1, [x21, #16]
 204:	ldp	x2, x3, [x21]
 208:	stp	x0, x1, [x4, #16]
 20c:	ldr	w0, [x20, #16]
 210:	stp	x2, x3, [x4]
 214:	add	w0, w0, #0x1
 218:	str	w0, [x20, #16]
 21c:	b	b8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xb8>
 220:	stp	x27, x28, [sp, #80]
 224:	adrp	x3, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 228:	adrp	x1, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 22c:	adrp	x0, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 230:	add	x3, x3, #0x0
 234:	add	x1, x1, #0x0
 238:	add	x0, x0, #0x0
 23c:	mov	w2, #0x15b                 	// #347
 240:	stp	x23, x24, [sp, #48]
 244:	stp	x25, x26, [sp, #64]
 248:	bl	0 <__assert_fail>
 24c:	mov	x0, #0x0                   	// #0
 250:	ldp	x2, x3, [x21]
 254:	stp	x2, x3, [x0]
 258:	brk	#0x3e8

ErrorHandler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL12getSeparatorRKN4llvm5TwineE>:
       0:	stp	x29, x30, [sp, #-80]!
       4:	mov	x29, sp
       8:	stp	x19, x20, [sp, #16]
       c:	add	x19, sp, #0x30
      10:	mov	x8, x19
      14:	str	x21, [sp, #32]
      18:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
      1c:	ldp	x21, x2, [sp, #48]
      20:	add	x19, x19, #0x10
      24:	cbz	x2, 70 <_ZL12getSeparatorRKN4llvm5TwineE+0x70>
      28:	mov	x0, x21
      2c:	mov	w1, #0xa                   	// #10
      30:	bl	0 <memchr>
      34:	cbz	x0, 70 <_ZL12getSeparatorRKN4llvm5TwineE+0x70>
      38:	sub	x20, x0, x21
      3c:	cmp	x21, x19
      40:	b.eq	4c <_ZL12getSeparatorRKN4llvm5TwineE+0x4c>  // b.none
      44:	mov	x0, x21
      48:	bl	0 <_ZdlPv>
      4c:	cmn	x20, #0x1
      50:	b.eq	80 <_ZL12getSeparatorRKN4llvm5TwineE+0x80>  // b.none
      54:	mov	x1, #0x1                   	// #1
      58:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
      5c:	add	x0, x0, #0x0
      60:	ldp	x19, x20, [sp, #16]
      64:	ldr	x21, [sp, #32]
      68:	ldp	x29, x30, [sp], #80
      6c:	ret
      70:	cmp	x21, x19
      74:	b.eq	80 <_ZL12getSeparatorRKN4llvm5TwineE+0x80>  // b.none
      78:	mov	x0, x21
      7c:	bl	0 <_ZdlPv>
      80:	mov	x1, #0x0                   	// #0
      84:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
      88:	add	x0, x0, #0x0
      8c:	ldp	x19, x20, [sp, #16]
      90:	ldr	x21, [sp, #32]
      94:	ldp	x29, x30, [sp], #80
      98:	ret
      9c:	nop

00000000000000a0 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0>:
      a0:	stp	x29, x30, [sp, #-48]!
      a4:	mov	x29, sp
      a8:	stp	x19, x20, [sp, #16]
      ac:	and	w20, w1, #0xff
      b0:	stp	x21, x22, [sp, #32]
      b4:	and	w21, w2, #0xffff
      b8:	and	w22, w3, #0xff
      bc:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
      c0:	ldr	x2, [x0, #48]
      c4:	ubfiz	x1, x20, #1, #8
      c8:	ldrh	w1, [x2, x1]
      cc:	tst	w21, w1
      d0:	b.ne	108 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x68>  // b.any
      d4:	mov	w1, #0x0                   	// #0
      d8:	tbz	w22, #0, f4 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x54>
      dc:	ldrb	w1, [x0, #56]
      e0:	mov	x19, x0
      e4:	cbz	w1, 120 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x80>
      e8:	ldrb	w1, [x0, #152]
      ec:	cmp	w20, w1
      f0:	cset	w1, eq  // eq = none
      f4:	mov	w0, w1
      f8:	ldp	x19, x20, [sp, #16]
      fc:	ldp	x21, x22, [sp, #32]
     100:	ldp	x29, x30, [sp], #48
     104:	ret
     108:	mov	w1, #0x1                   	// #1
     10c:	mov	w0, w1
     110:	ldp	x19, x20, [sp, #16]
     114:	ldp	x21, x22, [sp, #32]
     118:	ldp	x29, x30, [sp], #48
     11c:	ret
     120:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
     124:	ldr	x2, [x19]
     128:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     12c:	add	x0, x0, #0x0
     130:	mov	w1, #0x5f                  	// #95
     134:	ldr	x2, [x2, #48]
     138:	cmp	x2, x0
     13c:	b.eq	ec <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x4c>  // b.none
     140:	mov	x0, x19
     144:	blr	x2
     148:	and	w1, w0, #0xff
     14c:	b	ec <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x4c>

0000000000000150 <__tcf_0>:
     150:	stp	x29, x30, [sp, #-64]!
     154:	mov	x29, sp
     158:	stp	x21, x22, [sp, #32]
     15c:	adrp	x22, 0 <__pthread_key_create>
     160:	adrp	x21, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     164:	ldr	x22, [x22]
     168:	add	x21, x21, #0x0
     16c:	stp	x19, x20, [sp, #16]
     170:	add	x19, x21, #0x120
     174:	str	x23, [sp, #48]
     178:	mov	x23, x22
     17c:	b	1ac <__tcf_0+0x5c>
     180:	add	x1, x20, #0x8
     184:	ldaxr	w0, [x1]
     188:	sub	w2, w0, #0x1
     18c:	stlxr	w3, w2, [x1]
     190:	cbnz	w3, 184 <__tcf_0+0x34>
     194:	cmp	w0, #0x1
     198:	b.eq	1d0 <__tcf_0+0x80>  // b.none
     19c:	add	x0, x19, #0x8
     1a0:	bl	0 <_ZNSt6localeD1Ev>
     1a4:	cmp	x19, x21
     1a8:	b.eq	220 <__tcf_0+0xd0>  // b.none
     1ac:	ldur	x20, [x19, #-8]
     1b0:	sub	x19, x19, #0x20
     1b4:	cbz	x20, 19c <__tcf_0+0x4c>
     1b8:	cbnz	x22, 180 <__tcf_0+0x30>
     1bc:	ldr	w0, [x20, #8]
     1c0:	sub	w1, w0, #0x1
     1c4:	str	w1, [x20, #8]
     1c8:	cmp	w0, #0x1
     1cc:	b.ne	19c <__tcf_0+0x4c>  // b.any
     1d0:	ldr	x1, [x20]
     1d4:	mov	x0, x20
     1d8:	ldr	x1, [x1, #16]
     1dc:	blr	x1
     1e0:	cbz	x23, 234 <__tcf_0+0xe4>
     1e4:	add	x1, x20, #0xc
     1e8:	ldaxr	w0, [x1]
     1ec:	sub	w2, w0, #0x1
     1f0:	stlxr	w3, w2, [x1]
     1f4:	cbnz	w3, 1e8 <__tcf_0+0x98>
     1f8:	cmp	w0, #0x1
     1fc:	b.ne	19c <__tcf_0+0x4c>  // b.any
     200:	ldr	x1, [x20]
     204:	mov	x0, x20
     208:	ldr	x1, [x1, #24]
     20c:	blr	x1
     210:	add	x0, x19, #0x8
     214:	bl	0 <_ZNSt6localeD1Ev>
     218:	cmp	x19, x21
     21c:	b.ne	1ac <__tcf_0+0x5c>  // b.any
     220:	ldp	x19, x20, [sp, #16]
     224:	ldp	x21, x22, [sp, #32]
     228:	ldr	x23, [sp, #48]
     22c:	ldp	x29, x30, [sp], #64
     230:	ret
     234:	ldr	w0, [x20, #12]
     238:	sub	w1, w0, #0x1
     23c:	str	w1, [x20, #12]
     240:	b	1f8 <__tcf_0+0xa8>
     244:	nop

0000000000000248 <_ZN3lld4outsEv>:
     248:	adrp	x0, 1a0 <__tcf_0+0x50>
     24c:	ldr	x0, [x0]
     250:	ldr	x0, [x0]
     254:	cbz	x0, 25c <_ZN3lld4outsEv+0x14>
     258:	ret
     25c:	b	0 <_ZN4llvm4outsEv>

0000000000000260 <_ZN3lld4errsEv>:
     260:	adrp	x0, 198 <__tcf_0+0x48>
     264:	ldr	x0, [x0]
     268:	ldr	x0, [x0]
     26c:	cbz	x0, 274 <_ZN3lld4errsEv+0x14>
     270:	ret
     274:	b	0 <_ZN4llvm4errsEv>

0000000000000278 <_ZN3lld12errorHandlerEv>:
     278:	stp	x29, x30, [sp, #-32]!
     27c:	mov	x29, sp
     280:	stp	x19, x20, [sp, #16]
     284:	adrp	x19, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     288:	add	x19, x19, #0x0
     28c:	add	x19, x19, #0x120
     290:	ldarb	w0, [x19]
     294:	adrp	x20, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     298:	tbz	w0, #0, 2ac <_ZN3lld12errorHandlerEv+0x34>
     29c:	add	x0, x20, #0x0
     2a0:	ldp	x19, x20, [sp, #16]
     2a4:	ldp	x29, x30, [sp], #32
     2a8:	ret
     2ac:	mov	x0, x19
     2b0:	adrp	x20, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     2b4:	bl	0 <__cxa_guard_acquire>
     2b8:	cbz	w0, 29c <_ZN3lld12errorHandlerEv+0x24>
     2bc:	mov	x0, x19
     2c0:	bl	0 <__cxa_guard_release>
     2c4:	add	x1, x20, #0x0
     2c8:	adrp	x2, 0 <__dso_handle>
     2cc:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     2d0:	add	x2, x2, #0x0
     2d4:	add	x0, x0, #0x0
     2d8:	bl	0 <__cxa_atexit>
     2dc:	add	x0, x20, #0x0
     2e0:	ldp	x19, x20, [sp, #16]
     2e4:	ldp	x29, x30, [sp], #32
     2e8:	ret
     2ec:	nop

00000000000002f0 <_ZN3lld7exitLldEi>:
     2f0:	stp	x29, x30, [sp, #-32]!
     2f4:	mov	x29, sp
     2f8:	str	x19, [sp, #16]
     2fc:	mov	w19, w0
     300:	bl	278 <_ZN3lld12errorHandlerEv>
     304:	ldr	x0, [x0, #56]
     308:	cbz	x0, 320 <_ZN3lld7exitLldEi+0x30>
     30c:	bl	278 <_ZN3lld12errorHandlerEv>
     310:	ldr	x0, [x0, #56]
     314:	ldr	x1, [x0]
     318:	ldr	x1, [x1, #48]
     31c:	blr	x1
     320:	bl	0 <_ZN4llvm13llvm_shutdownEv>
     324:	bl	248 <_ZN3lld4outsEv>
     328:	ldr	x2, [x0, #8]
     32c:	ldr	x1, [x0, #24]
     330:	cmp	x1, x2
     334:	b.eq	33c <_ZN3lld7exitLldEi+0x4c>  // b.none
     338:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     33c:	bl	260 <_ZN3lld4errsEv>
     340:	ldr	x2, [x0, #8]
     344:	ldr	x1, [x0, #24]
     348:	cmp	x1, x2
     34c:	b.eq	354 <_ZN3lld7exitLldEi+0x64>  // b.none
     350:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     354:	mov	w0, w19
     358:	bl	0 <_exit>
     35c:	nop

0000000000000360 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE>:
     360:	stp	x29, x30, [sp, #-64]!
     364:	mov	x29, sp
     368:	stp	x19, x20, [sp, #16]
     36c:	mov	x20, x0
     370:	ldrb	w0, [x0, #50]
     374:	cbnz	w0, 384 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x24>
     378:	ldp	x19, x20, [sp, #16]
     37c:	ldp	x29, x30, [sp], #64
     380:	ret
     384:	stp	x21, x22, [sp, #32]
     388:	adrp	x22, 0 <__pthread_key_create>
     38c:	mov	x21, x1
     390:	ldr	x0, [x22]
     394:	str	x23, [sp, #48]
     398:	cbz	x0, 3b0 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x50>
     39c:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     3a0:	add	x0, x0, #0x0
     3a4:	add	x0, x0, #0x128
     3a8:	bl	0 <pthread_mutex_lock>
     3ac:	cbnz	w0, 4dc <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x17c>
     3b0:	bl	260 <_ZN3lld4errsEv>
     3b4:	mov	x19, x0
     3b8:	ldp	x3, x4, [x0, #16]
     3bc:	ldp	x1, x23, [x20, #32]
     3c0:	sub	x3, x3, x4
     3c4:	cmp	x3, x23
     3c8:	b.cc	440 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xe0>  // b.lo, b.ul, b.last
     3cc:	cbnz	x23, 4bc <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x15c>
     3d0:	cmp	x3, #0x1
     3d4:	b.ls	45c <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xfc>  // b.plast
     3d8:	mov	w0, #0x203a                	// #8250
     3dc:	strh	w0, [x4]
     3e0:	mov	x1, x19
     3e4:	ldr	x0, [x19, #24]
     3e8:	add	x0, x0, #0x2
     3ec:	str	x0, [x19, #24]
     3f0:	mov	x0, x21
     3f4:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     3f8:	ldp	x1, x0, [x19, #16]
     3fc:	cmp	x1, x0
     400:	b.eq	48c <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x12c>  // b.none
     404:	mov	w1, #0xa                   	// #10
     408:	strb	w1, [x0]
     40c:	ldr	x22, [x22]
     410:	ldr	x0, [x19, #24]
     414:	add	x0, x0, #0x1
     418:	str	x0, [x19, #24]
     41c:	cbz	x22, 4a8 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x148>
     420:	ldp	x19, x20, [sp, #16]
     424:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     428:	ldp	x21, x22, [sp, #32]
     42c:	add	x0, x0, #0x0
     430:	ldr	x23, [sp, #48]
     434:	add	x0, x0, #0x128
     438:	ldp	x29, x30, [sp], #64
     43c:	b	0 <pthread_mutex_unlock>
     440:	mov	x2, x23
     444:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     448:	ldp	x3, x4, [x0, #16]
     44c:	mov	x19, x0
     450:	sub	x3, x3, x4
     454:	cmp	x3, #0x1
     458:	b.hi	3d8 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x78>  // b.pmore
     45c:	mov	x0, x19
     460:	mov	x2, #0x2                   	// #2
     464:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     468:	add	x1, x1, #0x0
     46c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     470:	mov	x19, x0
     474:	mov	x1, x19
     478:	mov	x0, x21
     47c:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     480:	ldp	x1, x0, [x19, #16]
     484:	cmp	x1, x0
     488:	b.ne	404 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xa4>  // b.any
     48c:	mov	x0, x19
     490:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     494:	mov	x2, #0x1                   	// #1
     498:	add	x1, x1, #0x0
     49c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     4a0:	ldr	x22, [x22]
     4a4:	cbnz	x22, 420 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xc0>
     4a8:	ldp	x19, x20, [sp, #16]
     4ac:	ldp	x21, x22, [sp, #32]
     4b0:	ldr	x23, [sp, #48]
     4b4:	ldp	x29, x30, [sp], #64
     4b8:	ret
     4bc:	mov	x0, x4
     4c0:	mov	x2, x23
     4c4:	bl	0 <memcpy>
     4c8:	ldp	x3, x4, [x19, #16]
     4cc:	add	x4, x4, x23
     4d0:	str	x4, [x19, #24]
     4d4:	sub	x3, x3, x4
     4d8:	b	3d0 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x70>
     4dc:	bl	0 <_ZSt20__throw_system_errori>

00000000000004e0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>:
     4e0:	stp	x29, x30, [sp, #-48]!
     4e4:	mov	x29, sp
     4e8:	stp	x19, x20, [sp, #16]
     4ec:	adrp	x20, 0 <__pthread_key_create>
     4f0:	ldr	x0, [x20]
     4f4:	str	x21, [sp, #32]
     4f8:	mov	x21, x1
     4fc:	cbz	x0, 514 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x34>
     500:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     504:	add	x0, x0, #0x0
     508:	add	x0, x0, #0x128
     50c:	bl	0 <pthread_mutex_lock>
     510:	cbnz	w0, 5ac <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xcc>
     514:	bl	248 <_ZN3lld4outsEv>
     518:	mov	x19, x0
     51c:	mov	x1, x19
     520:	mov	x0, x21
     524:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     528:	ldp	x1, x0, [x19, #16]
     52c:	cmp	x1, x0
     530:	b.eq	584 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xa4>  // b.none
     534:	mov	w1, #0xa                   	// #10
     538:	strb	w1, [x0]
     53c:	ldr	x0, [x19, #24]
     540:	add	x0, x0, #0x1
     544:	str	x0, [x19, #24]
     548:	bl	248 <_ZN3lld4outsEv>
     54c:	ldr	x2, [x0, #8]
     550:	ldr	x1, [x0, #24]
     554:	cmp	x1, x2
     558:	b.eq	560 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x80>  // b.none
     55c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     560:	ldr	x20, [x20]
     564:	cbz	x20, 59c <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xbc>
     568:	ldp	x19, x20, [sp, #16]
     56c:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     570:	ldr	x21, [sp, #32]
     574:	add	x0, x0, #0x0
     578:	ldp	x29, x30, [sp], #48
     57c:	add	x0, x0, #0x128
     580:	b	0 <pthread_mutex_unlock>
     584:	mov	x0, x19
     588:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     58c:	mov	x2, #0x1                   	// #1
     590:	add	x1, x1, #0x0
     594:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     598:	b	548 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x68>
     59c:	ldp	x19, x20, [sp, #16]
     5a0:	ldr	x21, [sp, #32]
     5a4:	ldp	x29, x30, [sp], #48
     5a8:	ret
     5ac:	bl	0 <_ZSt20__throw_system_errori>

00000000000005b0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb1EE.isra.0>:
     5b0:	stp	x29, x30, [sp, #-32]!
     5b4:	mov	x29, sp
     5b8:	stp	x19, x20, [sp, #16]
     5bc:	and	w20, w1, #0xff
     5c0:	mov	x19, x0
     5c4:	ldr	x1, [x0, #64]
     5c8:	str	xzr, [x0, #104]
     5cc:	strb	wzr, [x0, #116]
     5d0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     5d4:	ldr	x2, [x19, #96]
     5d8:	mov	w1, w20
     5dc:	mov	x0, x19
     5e0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     5e4:	ldrb	w0, [x19, #116]
     5e8:	ldp	x19, x20, [sp, #16]
     5ec:	ldp	x29, x30, [sp], #32
     5f0:	ret
     5f4:	nop

00000000000005f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>:
     5f8:	sub	sp, sp, #0x280
     5fc:	stp	x29, x30, [sp]
     600:	mov	x29, sp
     604:	stp	x19, x20, [sp, #16]
     608:	mov	x20, x0
     60c:	ldrb	w0, [x0, #51]
     610:	mov	x19, x8
     614:	cbnz	w0, 66c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x74>
     618:	ldr	x1, [x20, #32]
     61c:	add	x0, x8, #0x10
     620:	cbz	x1, 650 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x58>
     624:	ldr	x2, [x20, #40]
     628:	str	x0, [x8]
     62c:	mov	w3, #0x0                   	// #0
     630:	mov	x0, x8
     634:	add	x2, x1, x2
     638:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     63c:	mov	x0, x19
     640:	ldp	x29, x30, [sp]
     644:	ldp	x19, x20, [sp, #16]
     648:	add	sp, sp, #0x280
     64c:	ret
     650:	stp	x0, xzr, [x8]
     654:	mov	x0, x19
     658:	strb	wzr, [x8, #16]
     65c:	ldp	x29, x30, [sp]
     660:	ldp	x19, x20, [sp, #16]
     664:	add	sp, sp, #0x280
     668:	ret
     66c:	stp	x21, x22, [sp, #32]
     670:	adrp	x21, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     674:	mov	x22, x1
     678:	stp	x25, x26, [sp, #64]
     67c:	add	x25, x21, #0x0
     680:	add	x0, x25, #0x158
     684:	stp	x23, x24, [sp, #48]
     688:	ldarb	w1, [x0]
     68c:	tbz	w1, #0, 9b8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x3c0>
     690:	add	x21, x21, #0x0
     694:	add	x25, sp, #0x50
     698:	add	x23, sp, #0x70
     69c:	add	x24, x21, #0x120
     6a0:	mov	x0, x22
     6a4:	mov	x8, x25
     6a8:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
     6ac:	ldp	x0, x1, [sp, #80]
     6b0:	mov	x3, x21
     6b4:	mov	x2, x23
     6b8:	mov	w4, #0x0                   	// #0
     6bc:	stp	xzr, xzr, [sp, #112]
     6c0:	stp	xzr, xzr, [sp, #128]
     6c4:	add	x1, x0, x1
     6c8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     6cc:	tst	w0, #0xff
     6d0:	ldr	x0, [sp, #112]
     6d4:	b.eq	97c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x384>  // b.none
     6d8:	ldr	x1, [sp, #120]
     6dc:	cmp	x0, x1
     6e0:	b.eq	95c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x364>  // b.none
     6e4:	sub	x1, x1, x0
     6e8:	cmp	x1, #0x78
     6ec:	b.eq	914 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x31c>  // b.none
     6f0:	cmp	x1, #0x90
     6f4:	b.ne	95c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x364>  // b.any
     6f8:	ldrb	w1, [x0, #40]
     6fc:	cbnz	w1, 1260 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc68>
     700:	add	x21, sp, #0x90
     704:	strb	wzr, [sp, #160]
     708:	add	x0, x21, #0x10
     70c:	stp	x0, xzr, [sp, #144]
     710:	mov	x2, #0x1                   	// #1
     714:	mov	x0, x21
     718:	add	x20, sp, #0xb0
     71c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     720:	add	x1, x1, #0x0
     724:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     728:	mov	x2, x0
     72c:	add	x1, x20, #0x10
     730:	str	x1, [sp, #176]
     734:	ldr	x1, [x2], #16
     738:	cmp	x1, x2
     73c:	b.eq	12b8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xcc0>  // b.none
     740:	ldr	x3, [x0, #16]
     744:	str	x1, [sp, #176]
     748:	str	x3, [sp, #192]
     74c:	ldr	x1, [x0, #8]
     750:	str	x1, [sp, #184]
     754:	ldr	x1, [sp, #112]
     758:	str	x2, [x0]
     75c:	ldr	x2, [sp, #120]
     760:	str	xzr, [x0, #8]
     764:	strb	wzr, [x0, #16]
     768:	cmp	x1, x2
     76c:	sub	x2, x2, x1
     770:	b.eq	1210 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc18>  // b.none
     774:	asr	x0, x2, #3
     778:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     77c:	movk	x3, #0xaaab
     780:	mul	x0, x0, x3
     784:	sub	x0, x0, #0x3
     788:	cmp	x0, #0x2
     78c:	b.ls	1210 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc18>  // b.plast
     790:	add	x1, x1, #0x30
     794:	ldrb	w0, [x1, #16]
     798:	cbnz	w0, 121c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc24>
     79c:	add	x24, sp, #0xd0
     7a0:	add	x23, sp, #0xf0
     7a4:	add	x0, x24, #0x10
     7a8:	mov	x2, #0x0                   	// #0
     7ac:	mov	x1, x0
     7b0:	stp	x0, xzr, [sp, #208]
     7b4:	strb	wzr, [sp, #224]
     7b8:	ldp	x3, x4, [sp, #176]
     7bc:	add	x0, x20, #0x10
     7c0:	mov	x6, #0xf                   	// #15
     7c4:	cmp	x3, x0
     7c8:	add	x5, x4, x2
     7cc:	ldr	x0, [sp, #192]
     7d0:	csel	x0, x0, x6, ne  // ne = any
     7d4:	cmp	x5, x0
     7d8:	b.ls	7f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1fc>  // b.plast
     7dc:	ldr	x0, [sp, #224]
     7e0:	add	x7, x24, #0x10
     7e4:	cmp	x1, x7
     7e8:	csel	x0, x0, x6, ne  // ne = any
     7ec:	cmp	x5, x0
     7f0:	b.ls	1348 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd50>  // b.plast
     7f4:	mov	x0, x20
     7f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     7fc:	mov	x1, x0
     800:	add	x2, x23, #0x10
     804:	str	x2, [sp, #240]
     808:	ldr	x2, [x1], #16
     80c:	cmp	x2, x1
     810:	b.eq	12d0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xcd8>  // b.none
     814:	str	x2, [sp, #240]
     818:	ldr	x2, [x0, #16]
     81c:	str	x2, [sp, #256]
     820:	ldr	x2, [x0, #8]
     824:	str	x2, [sp, #248]
     828:	stp	x1, xzr, [x0]
     82c:	mov	x2, #0x3fffffffffffffff    	// #4611686018427387903
     830:	strb	wzr, [x0, #16]
     834:	ldr	x0, [sp, #248]
     838:	cmp	x0, x2
     83c:	b.eq	12ac <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xcb4>  // b.none
     840:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     844:	add	x1, x1, #0x0
     848:	mov	x2, #0x1                   	// #1
     84c:	mov	x0, x23
     850:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     854:	mov	x1, x0
     858:	add	x2, x19, #0x10
     85c:	str	x2, [x19]
     860:	ldr	x2, [x1], #16
     864:	cmp	x2, x1
     868:	b.eq	12c4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xccc>  // b.none
     86c:	ldr	x3, [x0, #16]
     870:	str	x2, [x19]
     874:	str	x3, [x19, #16]
     878:	ldr	x2, [x0, #8]
     87c:	str	x2, [x19, #8]
     880:	stp	x1, xzr, [x0]
     884:	add	x1, x23, #0x10
     888:	strb	wzr, [x0, #16]
     88c:	ldr	x0, [sp, #240]
     890:	cmp	x0, x1
     894:	b.eq	89c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2a4>  // b.none
     898:	bl	0 <_ZdlPv>
     89c:	ldr	x0, [sp, #208]
     8a0:	add	x1, x24, #0x10
     8a4:	cmp	x0, x1
     8a8:	b.eq	8b0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2b8>  // b.none
     8ac:	bl	0 <_ZdlPv>
     8b0:	ldr	x0, [sp, #176]
     8b4:	add	x20, x20, #0x10
     8b8:	cmp	x0, x20
     8bc:	b.eq	8c4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2cc>  // b.none
     8c0:	bl	0 <_ZdlPv>
     8c4:	ldr	x0, [sp, #144]
     8c8:	add	x21, x21, #0x10
     8cc:	cmp	x0, x21
     8d0:	b.eq	8d8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2e0>  // b.none
     8d4:	bl	0 <_ZdlPv>
     8d8:	ldr	x0, [sp, #112]
     8dc:	cbnz	x0, 928 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x330>
     8e0:	ldr	x0, [sp, #80]
     8e4:	add	x25, x25, #0x10
     8e8:	cmp	x0, x25
     8ec:	b.eq	93c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x344>  // b.none
     8f0:	bl	0 <_ZdlPv>
     8f4:	mov	x0, x19
     8f8:	ldp	x29, x30, [sp]
     8fc:	ldp	x19, x20, [sp, #16]
     900:	ldp	x21, x22, [sp, #32]
     904:	ldp	x23, x24, [sp, #48]
     908:	ldp	x25, x26, [sp, #64]
     90c:	add	sp, sp, #0x280
     910:	ret
     914:	ldrb	w1, [x0, #40]
     918:	add	x3, x19, #0x10
     91c:	cbnz	w1, 1380 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd88>
     920:	stp	x3, xzr, [x19]
     924:	strb	wzr, [x19, #16]
     928:	bl	0 <_ZdlPv>
     92c:	add	x25, x25, #0x10
     930:	ldr	x0, [sp, #80]
     934:	cmp	x0, x25
     938:	b.ne	8f0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2f8>  // b.any
     93c:	mov	x0, x19
     940:	ldp	x29, x30, [sp]
     944:	ldp	x19, x20, [sp, #16]
     948:	ldp	x21, x22, [sp, #32]
     94c:	ldp	x23, x24, [sp, #48]
     950:	ldp	x25, x26, [sp, #64]
     954:	add	sp, sp, #0x280
     958:	ret
     95c:	adrp	x3, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     960:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     964:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     968:	add	x3, x3, #0x0
     96c:	add	x1, x1, #0x0
     970:	add	x0, x0, #0x0
     974:	mov	w2, #0x8f                  	// #143
     978:	bl	0 <__assert_fail>
     97c:	cbz	x0, 984 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x38c>
     980:	bl	0 <_ZdlPv>
     984:	add	x21, x21, #0x20
     988:	cmp	x24, x21
     98c:	b.ne	6ac <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb4>  // b.any
     990:	ldr	x1, [x20, #32]
     994:	add	x0, x19, #0x10
     998:	cbz	x1, 135c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd64>
     99c:	ldr	x2, [x20, #40]
     9a0:	str	x0, [x19]
     9a4:	mov	w3, #0x0                   	// #0
     9a8:	mov	x0, x19
     9ac:	add	x2, x1, x2
     9b0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     9b4:	b	8e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2e8>
     9b8:	bl	0 <__cxa_guard_acquire>
     9bc:	cbz	w0, 690 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x98>
     9c0:	add	x24, sp, #0xd0
     9c4:	add	x26, x25, #0x8
     9c8:	mov	x0, x24
     9cc:	bl	0 <_ZNSt6localeC1Ev>
     9d0:	mov	w2, #0x10                  	// #16
     9d4:	mov	x1, x24
     9d8:	mov	x0, x26
     9dc:	str	w2, [x21]
     9e0:	bl	0 <_ZNSt6localeC1ERKS_>
     9e4:	add	x23, sp, #0xf0
     9e8:	ldr	w4, [x21]
     9ec:	mov	x0, x23
     9f0:	mov	x3, x26
     9f4:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     9f8:	adrp	x2, 18 <_ZL12getSeparatorRKN4llvm5TwineE+0x18>
     9fc:	add	x1, x1, #0x0
     a00:	add	x2, x2, #0x0
     a04:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     a08:	ldr	x0, [sp, #544]
     a0c:	ldp	x2, x1, [sp, #496]
     a10:	stp	x2, x1, [x25, #16]
     a14:	stp	xzr, xzr, [sp, #496]
     a18:	cbz	x0, a48 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x450>
     a1c:	ldr	x26, [sp, #616]
     a20:	ldr	x25, [sp, #584]
     a24:	add	x26, x26, #0x8
     a28:	cmp	x25, x26
     a2c:	b.cs	a44 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x44c>  // b.hs, b.nlast
     a30:	ldr	x0, [x25], #8
     a34:	bl	0 <_ZdlPv>
     a38:	cmp	x26, x25
     a3c:	b.hi	a30 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x438>  // b.pmore
     a40:	ldr	x0, [sp, #544]
     a44:	bl	0 <_ZdlPv>
     a48:	ldr	x0, [sp, #512]
     a4c:	add	x1, x23, #0x120
     a50:	cmp	x0, x1
     a54:	b.eq	a5c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x464>  // b.none
     a58:	bl	0 <_ZdlPv>
     a5c:	ldr	x26, [sp, #504]
     a60:	cbz	x26, a8c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x494>
     a64:	adrp	x25, 0 <__pthread_key_create>
     a68:	ldr	x0, [x25]
     a6c:	cbz	x0, 13ec <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xdf4>
     a70:	add	x1, x26, #0x8
     a74:	ldaxr	w0, [x1]
     a78:	sub	w2, w0, #0x1
     a7c:	stlxr	w3, w2, [x1]
     a80:	cbnz	w3, a74 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x47c>
     a84:	cmp	w0, #0x1
     a88:	b.eq	1644 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x104c>  // b.none
     a8c:	ldr	x0, [sp, #448]
     a90:	add	x1, x23, #0xe0
     a94:	cmp	x0, x1
     a98:	b.eq	aa0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4a8>  // b.none
     a9c:	bl	0 <_ZdlPv>
     aa0:	add	x25, x21, #0x0
     aa4:	mov	x0, x24
     aa8:	bl	0 <_ZNSt6localeD1Ev>
     aac:	add	x26, x25, #0x28
     ab0:	mov	x0, x24
     ab4:	bl	0 <_ZNSt6localeC1Ev>
     ab8:	mov	w2, #0x10                  	// #16
     abc:	str	w2, [x25, #32]
     ac0:	mov	x0, x26
     ac4:	mov	x1, x24
     ac8:	bl	0 <_ZNSt6localeC1ERKS_>
     acc:	ldr	w4, [x25, #32]
     ad0:	mov	x0, x23
     ad4:	mov	x3, x26
     ad8:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     adc:	adrp	x2, 60 <_ZL12getSeparatorRKN4llvm5TwineE+0x60>
     ae0:	add	x1, x1, #0x0
     ae4:	add	x2, x2, #0x0
     ae8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     aec:	ldr	x0, [sp, #544]
     af0:	ldp	x2, x1, [sp, #496]
     af4:	stp	x2, x1, [x25, #48]
     af8:	stp	xzr, xzr, [sp, #496]
     afc:	cbz	x0, b30 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x538>
     b00:	ldr	x26, [sp, #616]
     b04:	ldr	x25, [sp, #584]
     b08:	add	x26, x26, #0x8
     b0c:	cmp	x25, x26
     b10:	b.cs	b2c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x534>  // b.hs, b.nlast
     b14:	nop
     b18:	ldr	x0, [x25], #8
     b1c:	bl	0 <_ZdlPv>
     b20:	cmp	x26, x25
     b24:	b.hi	b18 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x520>  // b.pmore
     b28:	ldr	x0, [sp, #544]
     b2c:	bl	0 <_ZdlPv>
     b30:	ldr	x0, [sp, #512]
     b34:	add	x1, x23, #0x120
     b38:	cmp	x0, x1
     b3c:	b.eq	b44 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x54c>  // b.none
     b40:	bl	0 <_ZdlPv>
     b44:	ldr	x26, [sp, #504]
     b48:	cbz	x26, b74 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x57c>
     b4c:	adrp	x25, 0 <__pthread_key_create>
     b50:	ldr	x0, [x25]
     b54:	cbz	x0, 13fc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe04>
     b58:	add	x1, x26, #0x8
     b5c:	ldaxr	w0, [x1]
     b60:	sub	w2, w0, #0x1
     b64:	stlxr	w3, w2, [x1]
     b68:	cbnz	w3, b5c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x564>
     b6c:	cmp	w0, #0x1
     b70:	b.eq	15fc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1004>  // b.none
     b74:	ldr	x0, [sp, #448]
     b78:	add	x1, x23, #0xe0
     b7c:	cmp	x0, x1
     b80:	b.eq	b88 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x590>  // b.none
     b84:	bl	0 <_ZdlPv>
     b88:	add	x25, x21, #0x0
     b8c:	mov	x0, x24
     b90:	bl	0 <_ZNSt6localeD1Ev>
     b94:	add	x26, x25, #0x48
     b98:	mov	x0, x24
     b9c:	bl	0 <_ZNSt6localeC1Ev>
     ba0:	mov	w2, #0x10                  	// #16
     ba4:	str	w2, [x25, #64]
     ba8:	mov	x0, x26
     bac:	mov	x1, x24
     bb0:	bl	0 <_ZNSt6localeC1ERKS_>
     bb4:	ldr	w4, [x25, #64]
     bb8:	mov	x0, x23
     bbc:	mov	x3, x26
     bc0:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     bc4:	adrp	x2, a0 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0>
     bc8:	add	x1, x1, #0x0
     bcc:	add	x2, x2, #0x0
     bd0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     bd4:	ldr	x0, [sp, #544]
     bd8:	ldp	x2, x1, [sp, #496]
     bdc:	stp	x2, x1, [x25, #80]
     be0:	stp	xzr, xzr, [sp, #496]
     be4:	cbz	x0, c18 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x620>
     be8:	ldr	x26, [sp, #616]
     bec:	ldr	x25, [sp, #584]
     bf0:	add	x26, x26, #0x8
     bf4:	cmp	x25, x26
     bf8:	b.cs	c14 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x61c>  // b.hs, b.nlast
     bfc:	nop
     c00:	ldr	x0, [x25], #8
     c04:	bl	0 <_ZdlPv>
     c08:	cmp	x26, x25
     c0c:	b.hi	c00 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x608>  // b.pmore
     c10:	ldr	x0, [sp, #544]
     c14:	bl	0 <_ZdlPv>
     c18:	ldr	x0, [sp, #512]
     c1c:	add	x1, x23, #0x120
     c20:	cmp	x0, x1
     c24:	b.eq	c2c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x634>  // b.none
     c28:	bl	0 <_ZdlPv>
     c2c:	ldr	x26, [sp, #504]
     c30:	cbz	x26, c5c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x664>
     c34:	adrp	x25, 0 <__pthread_key_create>
     c38:	ldr	x0, [x25]
     c3c:	cbz	x0, 140c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe14>
     c40:	add	x1, x26, #0x8
     c44:	ldaxr	w0, [x1]
     c48:	sub	w2, w0, #0x1
     c4c:	stlxr	w3, w2, [x1]
     c50:	cbnz	w3, c44 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x64c>
     c54:	cmp	w0, #0x1
     c58:	b.eq	168c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1094>  // b.none
     c5c:	ldr	x0, [sp, #448]
     c60:	add	x1, x23, #0xe0
     c64:	cmp	x0, x1
     c68:	b.eq	c70 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x678>  // b.none
     c6c:	bl	0 <_ZdlPv>
     c70:	add	x25, x21, #0x0
     c74:	mov	x0, x24
     c78:	bl	0 <_ZNSt6localeD1Ev>
     c7c:	add	x26, x25, #0x68
     c80:	mov	x0, x24
     c84:	bl	0 <_ZNSt6localeC1Ev>
     c88:	mov	w2, #0x10                  	// #16
     c8c:	str	w2, [x25, #96]
     c90:	mov	x0, x26
     c94:	mov	x1, x24
     c98:	bl	0 <_ZNSt6localeC1ERKS_>
     c9c:	ldr	w4, [x25, #96]
     ca0:	mov	x0, x23
     ca4:	mov	x3, x26
     ca8:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     cac:	adrp	x2, d0 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x30>
     cb0:	add	x1, x1, #0x0
     cb4:	add	x2, x2, #0x0
     cb8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     cbc:	ldr	x0, [sp, #544]
     cc0:	ldp	x2, x1, [sp, #496]
     cc4:	stp	x2, x1, [x25, #112]
     cc8:	stp	xzr, xzr, [sp, #496]
     ccc:	cbz	x0, d00 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x708>
     cd0:	ldr	x26, [sp, #616]
     cd4:	ldr	x25, [sp, #584]
     cd8:	add	x26, x26, #0x8
     cdc:	cmp	x25, x26
     ce0:	b.cs	cfc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x704>  // b.hs, b.nlast
     ce4:	nop
     ce8:	ldr	x0, [x25], #8
     cec:	bl	0 <_ZdlPv>
     cf0:	cmp	x26, x25
     cf4:	b.hi	ce8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6f0>  // b.pmore
     cf8:	ldr	x0, [sp, #544]
     cfc:	bl	0 <_ZdlPv>
     d00:	ldr	x0, [sp, #512]
     d04:	add	x1, x23, #0x120
     d08:	cmp	x0, x1
     d0c:	b.eq	d14 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x71c>  // b.none
     d10:	bl	0 <_ZdlPv>
     d14:	ldr	x26, [sp, #504]
     d18:	cbz	x26, d44 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x74c>
     d1c:	adrp	x25, 0 <__pthread_key_create>
     d20:	ldr	x0, [x25]
     d24:	cbz	x0, 141c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe24>
     d28:	add	x1, x26, #0x8
     d2c:	ldaxr	w0, [x1]
     d30:	sub	w2, w0, #0x1
     d34:	stlxr	w3, w2, [x1]
     d38:	cbnz	w3, d2c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x734>
     d3c:	cmp	w0, #0x1
     d40:	b.eq	1494 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe9c>  // b.none
     d44:	ldr	x0, [sp, #448]
     d48:	add	x1, x23, #0xe0
     d4c:	cmp	x0, x1
     d50:	b.eq	d58 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x760>  // b.none
     d54:	bl	0 <_ZdlPv>
     d58:	add	x25, x21, #0x0
     d5c:	mov	x0, x24
     d60:	bl	0 <_ZNSt6localeD1Ev>
     d64:	add	x26, x25, #0x88
     d68:	mov	x0, x24
     d6c:	bl	0 <_ZNSt6localeC1Ev>
     d70:	mov	w2, #0x10                  	// #16
     d74:	str	w2, [x25, #128]
     d78:	mov	x0, x26
     d7c:	mov	x1, x24
     d80:	bl	0 <_ZNSt6localeC1ERKS_>
     d84:	ldr	w4, [x25, #128]
     d88:	mov	x0, x23
     d8c:	mov	x3, x26
     d90:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     d94:	adrp	x2, 110 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0x70>
     d98:	add	x1, x1, #0x0
     d9c:	add	x2, x2, #0x0
     da0:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     da4:	ldr	x0, [sp, #544]
     da8:	ldp	x2, x1, [sp, #496]
     dac:	stp	x2, x1, [x25, #144]
     db0:	stp	xzr, xzr, [sp, #496]
     db4:	cbz	x0, de8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x7f0>
     db8:	ldr	x26, [sp, #616]
     dbc:	ldr	x25, [sp, #584]
     dc0:	add	x26, x26, #0x8
     dc4:	cmp	x25, x26
     dc8:	b.cs	de4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x7ec>  // b.hs, b.nlast
     dcc:	nop
     dd0:	ldr	x0, [x25], #8
     dd4:	bl	0 <_ZdlPv>
     dd8:	cmp	x26, x25
     ddc:	b.hi	dd0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x7d8>  // b.pmore
     de0:	ldr	x0, [sp, #544]
     de4:	bl	0 <_ZdlPv>
     de8:	ldr	x0, [sp, #512]
     dec:	add	x1, x23, #0x120
     df0:	cmp	x0, x1
     df4:	b.eq	dfc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x804>  // b.none
     df8:	bl	0 <_ZdlPv>
     dfc:	ldr	x26, [sp, #504]
     e00:	cbz	x26, e2c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x834>
     e04:	adrp	x25, 0 <__pthread_key_create>
     e08:	ldr	x0, [x25]
     e0c:	cbz	x0, 142c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe34>
     e10:	add	x1, x26, #0x8
     e14:	ldaxr	w0, [x1]
     e18:	sub	w2, w0, #0x1
     e1c:	stlxr	w3, w2, [x1]
     e20:	cbnz	w3, e14 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x81c>
     e24:	cmp	w0, #0x1
     e28:	b.eq	14dc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xee4>  // b.none
     e2c:	ldr	x0, [sp, #448]
     e30:	add	x1, x23, #0xe0
     e34:	cmp	x0, x1
     e38:	b.eq	e40 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x848>  // b.none
     e3c:	bl	0 <_ZdlPv>
     e40:	add	x25, x21, #0x0
     e44:	mov	x0, x24
     e48:	bl	0 <_ZNSt6localeD1Ev>
     e4c:	add	x26, x25, #0xa8
     e50:	mov	x0, x24
     e54:	bl	0 <_ZNSt6localeC1Ev>
     e58:	mov	w2, #0x10                  	// #16
     e5c:	str	w2, [x25, #160]
     e60:	mov	x0, x26
     e64:	mov	x1, x24
     e68:	bl	0 <_ZNSt6localeC1ERKS_>
     e6c:	ldr	w4, [x25, #160]
     e70:	mov	x0, x23
     e74:	mov	x3, x26
     e78:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     e7c:	adrp	x2, 148 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE.isra.0+0xa8>
     e80:	add	x1, x1, #0x0
     e84:	add	x2, x2, #0x0
     e88:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     e8c:	ldr	x0, [sp, #544]
     e90:	ldp	x2, x1, [sp, #496]
     e94:	stp	x2, x1, [x25, #176]
     e98:	stp	xzr, xzr, [sp, #496]
     e9c:	cbz	x0, ed0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8d8>
     ea0:	ldr	x26, [sp, #616]
     ea4:	ldr	x25, [sp, #584]
     ea8:	add	x26, x26, #0x8
     eac:	cmp	x25, x26
     eb0:	b.cs	ecc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8d4>  // b.hs, b.nlast
     eb4:	nop
     eb8:	ldr	x0, [x25], #8
     ebc:	bl	0 <_ZdlPv>
     ec0:	cmp	x26, x25
     ec4:	b.hi	eb8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8c0>  // b.pmore
     ec8:	ldr	x0, [sp, #544]
     ecc:	bl	0 <_ZdlPv>
     ed0:	ldr	x0, [sp, #512]
     ed4:	add	x1, x23, #0x120
     ed8:	cmp	x0, x1
     edc:	b.eq	ee4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x8ec>  // b.none
     ee0:	bl	0 <_ZdlPv>
     ee4:	ldr	x26, [sp, #504]
     ee8:	cbz	x26, f14 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x91c>
     eec:	adrp	x25, 0 <__pthread_key_create>
     ef0:	ldr	x0, [x25]
     ef4:	cbz	x0, 143c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe44>
     ef8:	add	x1, x26, #0x8
     efc:	ldaxr	w0, [x1]
     f00:	sub	w2, w0, #0x1
     f04:	stlxr	w3, w2, [x1]
     f08:	cbnz	w3, efc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x904>
     f0c:	cmp	w0, #0x1
     f10:	b.eq	144c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe54>  // b.none
     f14:	ldr	x0, [sp, #448]
     f18:	add	x1, x23, #0xe0
     f1c:	cmp	x0, x1
     f20:	b.eq	f28 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x930>  // b.none
     f24:	bl	0 <_ZdlPv>
     f28:	add	x25, x21, #0x0
     f2c:	mov	x0, x24
     f30:	bl	0 <_ZNSt6localeD1Ev>
     f34:	add	x26, x25, #0xc8
     f38:	mov	x0, x24
     f3c:	bl	0 <_ZNSt6localeC1Ev>
     f40:	mov	w2, #0x10                  	// #16
     f44:	str	w2, [x25, #192]
     f48:	mov	x0, x26
     f4c:	mov	x1, x24
     f50:	bl	0 <_ZNSt6localeC1ERKS_>
     f54:	ldr	w4, [x25, #192]
     f58:	mov	x0, x23
     f5c:	mov	x3, x26
     f60:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
     f64:	adrp	x2, 180 <__tcf_0+0x30>
     f68:	add	x1, x1, #0x0
     f6c:	add	x2, x2, #0x0
     f70:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
     f74:	ldr	x0, [sp, #544]
     f78:	ldp	x2, x1, [sp, #496]
     f7c:	stp	x2, x1, [x25, #208]
     f80:	stp	xzr, xzr, [sp, #496]
     f84:	cbz	x0, fb8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9c0>
     f88:	ldr	x26, [sp, #616]
     f8c:	ldr	x25, [sp, #584]
     f90:	add	x26, x26, #0x8
     f94:	cmp	x25, x26
     f98:	b.cs	fb4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9bc>  // b.hs, b.nlast
     f9c:	nop
     fa0:	ldr	x0, [x25], #8
     fa4:	bl	0 <_ZdlPv>
     fa8:	cmp	x26, x25
     fac:	b.hi	fa0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9a8>  // b.pmore
     fb0:	ldr	x0, [sp, #544]
     fb4:	bl	0 <_ZdlPv>
     fb8:	ldr	x0, [sp, #512]
     fbc:	add	x1, x23, #0x120
     fc0:	cmp	x0, x1
     fc4:	b.eq	fcc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9d4>  // b.none
     fc8:	bl	0 <_ZdlPv>
     fcc:	ldr	x26, [sp, #504]
     fd0:	cbz	x26, ffc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa04>
     fd4:	adrp	x25, 0 <__pthread_key_create>
     fd8:	ldr	x0, [x25]
     fdc:	cbz	x0, 13cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xdd4>
     fe0:	add	x1, x26, #0x8
     fe4:	ldaxr	w0, [x1]
     fe8:	sub	w2, w0, #0x1
     fec:	stlxr	w3, w2, [x1]
     ff0:	cbnz	w3, fe4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9ec>
     ff4:	cmp	w0, #0x1
     ff8:	b.eq	15b4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xfbc>  // b.none
     ffc:	ldr	x0, [sp, #448]
    1000:	add	x1, x23, #0xe0
    1004:	cmp	x0, x1
    1008:	b.eq	1010 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa18>  // b.none
    100c:	bl	0 <_ZdlPv>
    1010:	add	x25, x21, #0x0
    1014:	mov	x0, x24
    1018:	bl	0 <_ZNSt6localeD1Ev>
    101c:	add	x26, x25, #0xe8
    1020:	mov	x0, x24
    1024:	bl	0 <_ZNSt6localeC1Ev>
    1028:	mov	w2, #0x10                  	// #16
    102c:	str	w2, [x25, #224]
    1030:	mov	x0, x26
    1034:	mov	x1, x24
    1038:	bl	0 <_ZNSt6localeC1ERKS_>
    103c:	ldr	w4, [x25, #224]
    1040:	mov	x0, x23
    1044:	mov	x3, x26
    1048:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    104c:	adrp	x2, 1c0 <__tcf_0+0x70>
    1050:	add	x1, x1, #0x0
    1054:	add	x2, x2, #0x0
    1058:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    105c:	ldr	x0, [sp, #544]
    1060:	ldp	x2, x1, [sp, #496]
    1064:	stp	x2, x1, [x25, #240]
    1068:	stp	xzr, xzr, [sp, #496]
    106c:	cbz	x0, 10a0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xaa8>
    1070:	ldr	x26, [sp, #616]
    1074:	ldr	x25, [sp, #584]
    1078:	add	x26, x26, #0x8
    107c:	cmp	x25, x26
    1080:	b.cs	109c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xaa4>  // b.hs, b.nlast
    1084:	nop
    1088:	ldr	x0, [x25], #8
    108c:	bl	0 <_ZdlPv>
    1090:	cmp	x26, x25
    1094:	b.hi	1088 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa90>  // b.pmore
    1098:	ldr	x0, [sp, #544]
    109c:	bl	0 <_ZdlPv>
    10a0:	ldr	x0, [sp, #512]
    10a4:	add	x1, x23, #0x120
    10a8:	cmp	x0, x1
    10ac:	b.eq	10b4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xabc>  // b.none
    10b0:	bl	0 <_ZdlPv>
    10b4:	ldr	x26, [sp, #504]
    10b8:	cbz	x26, 10e4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xaec>
    10bc:	adrp	x25, 0 <__pthread_key_create>
    10c0:	ldr	x0, [x25]
    10c4:	cbz	x0, 13dc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xde4>
    10c8:	add	x1, x26, #0x8
    10cc:	ldaxr	w0, [x1]
    10d0:	sub	w2, w0, #0x1
    10d4:	stlxr	w3, w2, [x1]
    10d8:	cbnz	w3, 10cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xad4>
    10dc:	cmp	w0, #0x1
    10e0:	b.eq	156c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xf74>  // b.none
    10e4:	ldr	x0, [sp, #448]
    10e8:	add	x1, x23, #0xe0
    10ec:	cmp	x0, x1
    10f0:	b.eq	10f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb00>  // b.none
    10f4:	bl	0 <_ZdlPv>
    10f8:	add	x25, x21, #0x0
    10fc:	mov	x0, x24
    1100:	bl	0 <_ZNSt6localeD1Ev>
    1104:	add	x26, x25, #0x108
    1108:	mov	x0, x24
    110c:	bl	0 <_ZNSt6localeC1Ev>
    1110:	mov	w2, #0x10                  	// #16
    1114:	str	w2, [x25, #256]
    1118:	mov	x0, x26
    111c:	mov	x1, x24
    1120:	bl	0 <_ZNSt6localeC1ERKS_>
    1124:	ldr	w4, [x25, #256]
    1128:	mov	x0, x23
    112c:	mov	x3, x26
    1130:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1134:	adrp	x2, 1f8 <__tcf_0+0xa8>
    1138:	add	x1, x1, #0x0
    113c:	add	x2, x2, #0x0
    1140:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1144:	ldr	x0, [sp, #544]
    1148:	ldp	x2, x1, [sp, #496]
    114c:	stp	x2, x1, [x25, #272]
    1150:	stp	xzr, xzr, [sp, #496]
    1154:	cbz	x0, 1188 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb90>
    1158:	ldr	x26, [sp, #616]
    115c:	ldr	x25, [sp, #584]
    1160:	add	x26, x26, #0x8
    1164:	cmp	x25, x26
    1168:	b.cs	1184 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb8c>  // b.hs, b.nlast
    116c:	nop
    1170:	ldr	x0, [x25], #8
    1174:	bl	0 <_ZdlPv>
    1178:	cmp	x26, x25
    117c:	b.hi	1170 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xb78>  // b.pmore
    1180:	ldr	x0, [sp, #544]
    1184:	bl	0 <_ZdlPv>
    1188:	ldr	x0, [sp, #512]
    118c:	add	x1, x23, #0x120
    1190:	cmp	x0, x1
    1194:	b.eq	119c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xba4>  // b.none
    1198:	bl	0 <_ZdlPv>
    119c:	ldr	x26, [sp, #504]
    11a0:	cbz	x26, 11cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbd4>
    11a4:	adrp	x25, 0 <__pthread_key_create>
    11a8:	ldr	x0, [x25]
    11ac:	cbz	x0, 13bc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xdc4>
    11b0:	add	x1, x26, #0x8
    11b4:	ldaxr	w0, [x1]
    11b8:	sub	w2, w0, #0x1
    11bc:	stlxr	w3, w2, [x1]
    11c0:	cbnz	w3, 11b4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbbc>
    11c4:	cmp	w0, #0x1
    11c8:	b.eq	1524 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xf2c>  // b.none
    11cc:	ldr	x0, [sp, #448]
    11d0:	add	x1, x23, #0xe0
    11d4:	cmp	x0, x1
    11d8:	b.eq	11e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbe8>  // b.none
    11dc:	bl	0 <_ZdlPv>
    11e0:	mov	x0, x24
    11e4:	bl	0 <_ZNSt6localeD1Ev>
    11e8:	add	x0, x21, #0x0
    11ec:	add	x0, x0, #0x158
    11f0:	bl	0 <__cxa_guard_release>
    11f4:	mov	x1, #0x0                   	// #0
    11f8:	adrp	x2, 0 <__dso_handle>
    11fc:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1200:	add	x2, x2, #0x0
    1204:	add	x0, x0, #0x0
    1208:	bl	0 <__cxa_atexit>
    120c:	b	690 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x98>
    1210:	sub	x2, x2, #0x48
    1214:	add	x1, x1, x2
    1218:	b	794 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x19c>
    121c:	ldp	x26, x22, [x1]
    1220:	add	x24, sp, #0xd0
    1224:	add	x0, x24, #0x10
    1228:	str	x0, [sp, #208]
    122c:	sub	x22, x22, x26
    1230:	str	x22, [sp, #240]
    1234:	cmp	x22, #0xf
    1238:	b.hi	1310 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd18>  // b.pmore
    123c:	cmp	x22, #0x1
    1240:	b.ne	1374 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd7c>  // b.any
    1244:	ldrb	w1, [x26]
    1248:	add	x23, sp, #0xf0
    124c:	strb	w1, [sp, #224]
    1250:	str	x22, [sp, #216]
    1254:	strb	wzr, [x0, x22]
    1258:	ldp	x1, x2, [sp, #208]
    125c:	b	7b8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1c0>
    1260:	ldp	x22, x20, [x0, #24]
    1264:	add	x21, sp, #0x90
    1268:	add	x0, x21, #0x10
    126c:	str	x0, [sp, #144]
    1270:	sub	x20, x20, x22
    1274:	str	x20, [sp, #240]
    1278:	cmp	x20, #0xf
    127c:	b.hi	12dc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xce4>  // b.pmore
    1280:	cmp	x20, #0x1
    1284:	b.ne	1368 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd70>  // b.any
    1288:	ldrb	w2, [x22]
    128c:	mov	x1, x0
    1290:	strb	w2, [sp, #160]
    1294:	str	x20, [sp, #152]
    1298:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
    129c:	strb	wzr, [x1, x20]
    12a0:	ldr	x1, [sp, #152]
    12a4:	cmp	x1, x0
    12a8:	b.ne	710 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x118>  // b.any
    12ac:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    12b0:	add	x0, x0, #0x0
    12b4:	bl	0 <_ZSt20__throw_length_errorPKc>
    12b8:	ldp	x4, x5, [x0, #16]
    12bc:	stp	x4, x5, [sp, #192]
    12c0:	b	74c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x154>
    12c4:	ldp	x2, x3, [x0, #16]
    12c8:	stp	x2, x3, [x19, #16]
    12cc:	b	878 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x280>
    12d0:	ldp	x2, x3, [x0, #16]
    12d4:	stp	x2, x3, [sp, #256]
    12d8:	b	820 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x228>
    12dc:	add	x1, sp, #0xf0
    12e0:	mov	x0, x21
    12e4:	mov	x2, #0x0                   	// #0
    12e8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    12ec:	ldr	x1, [sp, #240]
    12f0:	str	x0, [sp, #144]
    12f4:	str	x1, [sp, #160]
    12f8:	mov	x2, x20
    12fc:	mov	x1, x22
    1300:	bl	0 <memcpy>
    1304:	ldr	x1, [sp, #144]
    1308:	ldr	x20, [sp, #240]
    130c:	b	1294 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc9c>
    1310:	add	x23, sp, #0xf0
    1314:	mov	x0, x24
    1318:	mov	x1, x23
    131c:	mov	x2, #0x0                   	// #0
    1320:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    1324:	str	x0, [sp, #208]
    1328:	ldr	x1, [sp, #240]
    132c:	str	x1, [sp, #224]
    1330:	mov	x2, x22
    1334:	mov	x1, x26
    1338:	bl	0 <memcpy>
    133c:	ldr	x0, [sp, #208]
    1340:	ldr	x22, [sp, #240]
    1344:	b	1250 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc58>
    1348:	mov	x0, x24
    134c:	mov	x2, #0x0                   	// #0
    1350:	mov	x1, #0x0                   	// #0
    1354:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
    1358:	b	7fc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x204>
    135c:	stp	x0, xzr, [x19]
    1360:	strb	wzr, [x19, #16]
    1364:	b	8e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2e8>
    1368:	mov	x1, x0
    136c:	cbz	x20, 1294 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc9c>
    1370:	b	12f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd00>
    1374:	add	x23, sp, #0xf0
    1378:	cbz	x22, 1250 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xc58>
    137c:	b	1330 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xd38>
    1380:	ldp	x21, x20, [x0, #24]
    1384:	str	x3, [x19]
    1388:	sub	x20, x20, x21
    138c:	str	x20, [sp, #240]
    1390:	cmp	x20, #0xf
    1394:	b.hi	16f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x10fc>  // b.pmore
    1398:	cmp	x20, #0x1
    139c:	b.ne	16d4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x10dc>  // b.any
    13a0:	ldrb	w0, [x21]
    13a4:	strb	w0, [x19, #16]
    13a8:	str	x20, [x19, #8]
    13ac:	strb	wzr, [x3, x20]
    13b0:	ldr	x0, [sp, #112]
    13b4:	cbz	x0, 8e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2e8>
    13b8:	b	928 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x330>
    13bc:	ldr	w0, [x26, #8]
    13c0:	sub	w1, w0, #0x1
    13c4:	str	w1, [x26, #8]
    13c8:	b	11c4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbcc>
    13cc:	ldr	w0, [x26, #8]
    13d0:	sub	w1, w0, #0x1
    13d4:	str	w1, [x26, #8]
    13d8:	b	ff4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x9fc>
    13dc:	ldr	w0, [x26, #8]
    13e0:	sub	w1, w0, #0x1
    13e4:	str	w1, [x26, #8]
    13e8:	b	10dc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xae4>
    13ec:	ldr	w0, [x26, #8]
    13f0:	sub	w1, w0, #0x1
    13f4:	str	w1, [x26, #8]
    13f8:	b	a84 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x48c>
    13fc:	ldr	w0, [x26, #8]
    1400:	sub	w1, w0, #0x1
    1404:	str	w1, [x26, #8]
    1408:	b	b6c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x574>
    140c:	ldr	w0, [x26, #8]
    1410:	sub	w1, w0, #0x1
    1414:	str	w1, [x26, #8]
    1418:	b	c54 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x65c>
    141c:	ldr	w0, [x26, #8]
    1420:	sub	w1, w0, #0x1
    1424:	str	w1, [x26, #8]
    1428:	b	d3c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x744>
    142c:	ldr	w0, [x26, #8]
    1430:	sub	w1, w0, #0x1
    1434:	str	w1, [x26, #8]
    1438:	b	e24 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x82c>
    143c:	ldr	w0, [x26, #8]
    1440:	sub	w1, w0, #0x1
    1444:	str	w1, [x26, #8]
    1448:	b	f0c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x914>
    144c:	ldr	x1, [x26]
    1450:	mov	x0, x26
    1454:	ldr	x1, [x1, #16]
    1458:	blr	x1
    145c:	ldr	x25, [x25]
    1460:	cbz	x25, 1728 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1130>
    1464:	add	x1, x26, #0xc
    1468:	ldaxr	w0, [x1]
    146c:	sub	w2, w0, #0x1
    1470:	stlxr	w3, w2, [x1]
    1474:	cbnz	w3, 1468 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe70>
    1478:	cmp	w0, #0x1
    147c:	b.ne	f14 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x91c>  // b.any
    1480:	ldr	x1, [x26]
    1484:	mov	x0, x26
    1488:	ldr	x1, [x1, #24]
    148c:	blr	x1
    1490:	b	f14 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x91c>
    1494:	ldr	x1, [x26]
    1498:	mov	x0, x26
    149c:	ldr	x1, [x1, #16]
    14a0:	blr	x1
    14a4:	ldr	x25, [x25]
    14a8:	cbz	x25, 1738 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1140>
    14ac:	add	x1, x26, #0xc
    14b0:	ldaxr	w0, [x1]
    14b4:	sub	w2, w0, #0x1
    14b8:	stlxr	w3, w2, [x1]
    14bc:	cbnz	w3, 14b0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xeb8>
    14c0:	cmp	w0, #0x1
    14c4:	b.ne	d44 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x74c>  // b.any
    14c8:	ldr	x1, [x26]
    14cc:	mov	x0, x26
    14d0:	ldr	x1, [x1, #24]
    14d4:	blr	x1
    14d8:	b	d44 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x74c>
    14dc:	ldr	x1, [x26]
    14e0:	mov	x0, x26
    14e4:	ldr	x1, [x1, #16]
    14e8:	blr	x1
    14ec:	ldr	x25, [x25]
    14f0:	cbz	x25, 1748 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1150>
    14f4:	add	x1, x26, #0xc
    14f8:	ldaxr	w0, [x1]
    14fc:	sub	w2, w0, #0x1
    1500:	stlxr	w3, w2, [x1]
    1504:	cbnz	w3, 14f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xf00>
    1508:	cmp	w0, #0x1
    150c:	b.ne	e2c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x834>  // b.any
    1510:	ldr	x1, [x26]
    1514:	mov	x0, x26
    1518:	ldr	x1, [x1, #24]
    151c:	blr	x1
    1520:	b	e2c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x834>
    1524:	ldr	x1, [x26]
    1528:	mov	x0, x26
    152c:	ldr	x1, [x1, #16]
    1530:	blr	x1
    1534:	ldr	x25, [x25]
    1538:	cbz	x25, 1768 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1170>
    153c:	add	x1, x26, #0xc
    1540:	ldaxr	w0, [x1]
    1544:	sub	w2, w0, #0x1
    1548:	stlxr	w3, w2, [x1]
    154c:	cbnz	w3, 1540 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xf48>
    1550:	cmp	w0, #0x1
    1554:	b.ne	11cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbd4>  // b.any
    1558:	ldr	x1, [x26]
    155c:	mov	x0, x26
    1560:	ldr	x1, [x1, #24]
    1564:	blr	x1
    1568:	b	11cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xbd4>
    156c:	ldr	x1, [x26]
    1570:	mov	x0, x26
    1574:	ldr	x1, [x1, #16]
    1578:	blr	x1
    157c:	ldr	x25, [x25]
    1580:	cbz	x25, 1758 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1160>
    1584:	add	x1, x26, #0xc
    1588:	ldaxr	w0, [x1]
    158c:	sub	w2, w0, #0x1
    1590:	stlxr	w3, w2, [x1]
    1594:	cbnz	w3, 1588 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xf90>
    1598:	cmp	w0, #0x1
    159c:	b.ne	10e4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xaec>  // b.any
    15a0:	ldr	x1, [x26]
    15a4:	mov	x0, x26
    15a8:	ldr	x1, [x1, #24]
    15ac:	blr	x1
    15b0:	b	10e4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xaec>
    15b4:	ldr	x1, [x26]
    15b8:	mov	x0, x26
    15bc:	ldr	x1, [x1, #16]
    15c0:	blr	x1
    15c4:	ldr	x25, [x25]
    15c8:	cbz	x25, 1788 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1190>
    15cc:	add	x1, x26, #0xc
    15d0:	ldaxr	w0, [x1]
    15d4:	sub	w2, w0, #0x1
    15d8:	stlxr	w3, w2, [x1]
    15dc:	cbnz	w3, 15d0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xfd8>
    15e0:	cmp	w0, #0x1
    15e4:	b.ne	ffc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa04>  // b.any
    15e8:	ldr	x1, [x26]
    15ec:	mov	x0, x26
    15f0:	ldr	x1, [x1, #24]
    15f4:	blr	x1
    15f8:	b	ffc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xa04>
    15fc:	ldr	x1, [x26]
    1600:	mov	x0, x26
    1604:	ldr	x1, [x1, #16]
    1608:	blr	x1
    160c:	ldr	x25, [x25]
    1610:	cbz	x25, 1778 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1180>
    1614:	add	x1, x26, #0xc
    1618:	ldaxr	w0, [x1]
    161c:	sub	w2, w0, #0x1
    1620:	stlxr	w3, w2, [x1]
    1624:	cbnz	w3, 1618 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1020>
    1628:	cmp	w0, #0x1
    162c:	b.ne	b74 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x57c>  // b.any
    1630:	ldr	x1, [x26]
    1634:	mov	x0, x26
    1638:	ldr	x1, [x1, #24]
    163c:	blr	x1
    1640:	b	b74 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x57c>
    1644:	ldr	x1, [x26]
    1648:	mov	x0, x26
    164c:	ldr	x1, [x1, #16]
    1650:	blr	x1
    1654:	ldr	x25, [x25]
    1658:	cbz	x25, 1798 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x11a0>
    165c:	add	x1, x26, #0xc
    1660:	ldaxr	w0, [x1]
    1664:	sub	w2, w0, #0x1
    1668:	stlxr	w3, w2, [x1]
    166c:	cbnz	w3, 1660 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1068>
    1670:	cmp	w0, #0x1
    1674:	b.ne	a8c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x494>  // b.any
    1678:	ldr	x1, [x26]
    167c:	mov	x0, x26
    1680:	ldr	x1, [x1, #24]
    1684:	blr	x1
    1688:	b	a8c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x494>
    168c:	ldr	x1, [x26]
    1690:	mov	x0, x26
    1694:	ldr	x1, [x1, #16]
    1698:	blr	x1
    169c:	ldr	x25, [x25]
    16a0:	cbz	x25, 1718 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1120>
    16a4:	add	x1, x26, #0xc
    16a8:	ldaxr	w0, [x1]
    16ac:	sub	w2, w0, #0x1
    16b0:	stlxr	w3, w2, [x1]
    16b4:	cbnz	w3, 16a8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x10b0>
    16b8:	cmp	w0, #0x1
    16bc:	b.ne	c5c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x664>  // b.any
    16c0:	ldr	x1, [x26]
    16c4:	mov	x0, x26
    16c8:	ldr	x1, [x1, #24]
    16cc:	blr	x1
    16d0:	b	c5c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x664>
    16d4:	cbz	x20, 13a8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xdb0>
    16d8:	mov	x2, x20
    16dc:	mov	x0, x3
    16e0:	mov	x1, x21
    16e4:	bl	0 <memcpy>
    16e8:	ldr	x3, [x19]
    16ec:	ldr	x20, [sp, #240]
    16f0:	b	13a8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xdb0>
    16f4:	add	x1, sp, #0xf0
    16f8:	mov	x0, x19
    16fc:	mov	x2, #0x0                   	// #0
    1700:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    1704:	ldr	x1, [sp, #240]
    1708:	mov	x3, x0
    170c:	str	x0, [x19]
    1710:	str	x1, [x19, #16]
    1714:	b	16d8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x10e0>
    1718:	ldr	w0, [x26, #12]
    171c:	sub	w1, w0, #0x1
    1720:	str	w1, [x26, #12]
    1724:	b	16b8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x10c0>
    1728:	ldr	w0, [x26, #12]
    172c:	sub	w1, w0, #0x1
    1730:	str	w1, [x26, #12]
    1734:	b	1478 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xe80>
    1738:	ldr	w0, [x26, #12]
    173c:	sub	w1, w0, #0x1
    1740:	str	w1, [x26, #12]
    1744:	b	14c0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xec8>
    1748:	ldr	w0, [x26, #12]
    174c:	sub	w1, w0, #0x1
    1750:	str	w1, [x26, #12]
    1754:	b	1508 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xf10>
    1758:	ldr	w0, [x26, #12]
    175c:	sub	w1, w0, #0x1
    1760:	str	w1, [x26, #12]
    1764:	b	1598 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xfa0>
    1768:	ldr	w0, [x26, #12]
    176c:	sub	w1, w0, #0x1
    1770:	str	w1, [x26, #12]
    1774:	b	1550 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xf58>
    1778:	ldr	w0, [x26, #12]
    177c:	sub	w1, w0, #0x1
    1780:	str	w1, [x26, #12]
    1784:	b	1628 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1030>
    1788:	ldr	w0, [x26, #12]
    178c:	sub	w1, w0, #0x1
    1790:	str	w1, [x26, #12]
    1794:	b	15e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xfe8>
    1798:	ldr	w0, [x26, #12]
    179c:	sub	w1, w0, #0x1
    17a0:	str	w1, [x26, #12]
    17a4:	b	1670 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1078>

00000000000017a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>:
    17a8:	sub	sp, sp, #0x280
    17ac:	stp	x29, x30, [sp]
    17b0:	mov	x29, sp
    17b4:	stp	x19, x20, [sp, #16]
    17b8:	mov	x19, x0
    17bc:	ldrb	w0, [x0, #51]
    17c0:	stp	x21, x22, [sp, #32]
    17c4:	adrp	x20, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    17c8:	mov	x21, x1
    17cc:	cbz	w0, 183c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x94>
    17d0:	add	x22, x20, #0x0
    17d4:	add	x0, x22, #0x160
    17d8:	ldarb	w1, [x0]
    17dc:	tbz	w1, #0, 19e8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x240>
    17e0:	add	x22, sp, #0x70
    17e4:	mov	x0, x21
    17e8:	mov	x8, x22
    17ec:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    17f0:	ldp	x0, x1, [sp, #112]
    17f4:	add	x3, x20, #0x0
    17f8:	add	x3, x3, #0x168
    17fc:	add	x2, sp, #0x90
    1800:	mov	w4, #0x0                   	// #0
    1804:	stp	xzr, xzr, [sp, #144]
    1808:	stp	xzr, xzr, [sp, #160]
    180c:	add	x1, x0, x1
    1810:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1814:	tst	w0, #0xff
    1818:	b.ne	1b54 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3ac>  // b.any
    181c:	ldr	x0, [sp, #144]
    1820:	cbz	x0, 1828 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x80>
    1824:	bl	0 <_ZdlPv>
    1828:	ldr	x0, [sp, #112]
    182c:	add	x22, x22, #0x10
    1830:	cmp	x0, x22
    1834:	b.eq	183c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x94>  // b.none
    1838:	bl	0 <_ZdlPv>
    183c:	adrp	x22, 0 <__pthread_key_create>
    1840:	ldr	x0, [x22]
    1844:	cbz	x0, 1858 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xb0>
    1848:	add	x0, x20, #0x0
    184c:	add	x0, x0, #0x128
    1850:	bl	0 <pthread_mutex_lock>
    1854:	cbnz	w0, 2334 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xb8c>
    1858:	ldr	x0, [x19, #8]
    185c:	cbz	x0, 18bc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x114>
    1860:	ldr	x1, [x19]
    1864:	cmp	x0, x1
    1868:	b.hi	18bc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x114>  // b.pmore
    186c:	b.eq	1e9c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6f4>  // b.none
    1870:	mov	x0, x21
    1874:	add	x20, x20, #0x0
    1878:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    187c:	mov	x5, x1
    1880:	add	x2, x20, #0x200
    1884:	mov	x4, x0
    1888:	ldr	x1, [x19]
    188c:	ldr	x22, [x22]
    1890:	add	x1, x1, #0x1
    1894:	stp	x4, x5, [x2, #-120]
    1898:	str	x1, [x19]
    189c:	cbz	x22, 18a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x100>
    18a0:	add	x0, x20, #0x128
    18a4:	bl	0 <pthread_mutex_unlock>
    18a8:	ldp	x29, x30, [sp]
    18ac:	ldp	x19, x20, [sp, #16]
    18b0:	ldp	x21, x22, [sp, #32]
    18b4:	add	sp, sp, #0x280
    18b8:	ret
    18bc:	stp	x23, x24, [sp, #48]
    18c0:	bl	260 <_ZN3lld4errsEv>
    18c4:	add	x1, x20, #0x0
    18c8:	ldp	x3, x2, [x0, #16]
    18cc:	add	x1, x1, #0x200
    18d0:	ldur	x23, [x1, #-112]
    18d4:	mov	x24, x0
    18d8:	ldur	x1, [x1, #-120]
    18dc:	sub	x3, x3, x2
    18e0:	cmp	x3, x23
    18e4:	b.cc	19d8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x230>  // b.lo, b.ul, b.last
    18e8:	cbnz	x23, 1e80 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6d8>
    18ec:	add	x23, sp, #0xf0
    18f0:	mov	x1, x21
    18f4:	mov	x8, x23
    18f8:	mov	x0, x19
    18fc:	bl	5f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
    1900:	ldp	x1, x2, [sp, #240]
    1904:	mov	x0, x24
    1908:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    190c:	mov	x1, x0
    1910:	ldp	x2, x3, [x0, #16]
    1914:	sub	x2, x2, x3
    1918:	cmp	x2, #0x1
    191c:	b.ls	1e68 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6c0>  // b.plast
    1920:	mov	w0, #0x203a                	// #8250
    1924:	strh	w0, [x3]
    1928:	ldr	x0, [x1, #24]
    192c:	add	x0, x0, #0x2
    1930:	str	x0, [x1, #24]
    1934:	mov	x0, x1
    1938:	mov	w1, #0x1                   	// #1
    193c:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1940:	mov	x1, x0
    1944:	ldp	x2, x3, [x0, #16]
    1948:	sub	x2, x2, x3
    194c:	cmp	x2, #0x6
    1950:	b.ls	1e50 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6a8>  // b.plast
    1954:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1958:	add	x0, x0, #0x0
    195c:	ldr	w2, [x0]
    1960:	ldur	w0, [x0, #3]
    1964:	str	w2, [x3]
    1968:	stur	w0, [x3, #3]
    196c:	ldr	x0, [x1, #24]
    1970:	add	x0, x0, #0x7
    1974:	str	x0, [x1, #24]
    1978:	mov	x0, x1
    197c:	mov	w1, #0x9                   	// #9
    1980:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1984:	mov	x24, x0
    1988:	mov	x1, x24
    198c:	mov	x0, x21
    1990:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
    1994:	ldp	x1, x0, [x24, #16]
    1998:	cmp	x1, x0
    199c:	b.eq	1e38 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x690>  // b.none
    19a0:	mov	w1, #0xa                   	// #10
    19a4:	strb	w1, [x0]
    19a8:	ldr	x0, [x24, #24]
    19ac:	add	x0, x0, #0x1
    19b0:	str	x0, [x24, #24]
    19b4:	ldr	x0, [sp, #240]
    19b8:	add	x23, x23, #0x10
    19bc:	cmp	x0, x23
    19c0:	b.eq	19d0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x228>  // b.none
    19c4:	bl	0 <_ZdlPv>
    19c8:	ldp	x23, x24, [sp, #48]
    19cc:	b	1870 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xc8>
    19d0:	ldp	x23, x24, [sp, #48]
    19d4:	b	1870 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xc8>
    19d8:	mov	x2, x23
    19dc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    19e0:	mov	x24, x0
    19e4:	b	18ec <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x144>
    19e8:	bl	0 <__cxa_guard_acquire>
    19ec:	cbz	w0, 17e0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x38>
    19f0:	stp	x23, x24, [sp, #48]
    19f4:	add	x24, sp, #0xd0
    19f8:	mov	x0, x24
    19fc:	stp	x25, x26, [sp, #64]
    1a00:	bl	0 <_ZNSt6localeC1Ev>
    1a04:	mov	w2, #0x10                  	// #16
    1a08:	str	w2, [x22, #360]
    1a0c:	add	x25, x22, #0x170
    1a10:	mov	x1, x24
    1a14:	mov	x0, x25
    1a18:	bl	0 <_ZNSt6localeC1ERKS_>
    1a1c:	add	x23, sp, #0xf0
    1a20:	ldr	w4, [x22, #360]
    1a24:	mov	x0, x23
    1a28:	mov	x3, x25
    1a2c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1a30:	adrp	x2, 2e0 <_ZN3lld12errorHandlerEv+0x68>
    1a34:	add	x1, x1, #0x0
    1a38:	add	x2, x2, #0x0
    1a3c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1a40:	ldr	x0, [sp, #544]
    1a44:	ldp	x2, x1, [sp, #496]
    1a48:	stp	x2, x1, [x22, #376]
    1a4c:	stp	xzr, xzr, [sp, #496]
    1a50:	cbz	x0, 1a80 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2d8>
    1a54:	ldr	x25, [sp, #616]
    1a58:	ldr	x22, [sp, #584]
    1a5c:	add	x25, x25, #0x8
    1a60:	cmp	x22, x25
    1a64:	b.cs	1a7c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2d4>  // b.hs, b.nlast
    1a68:	ldr	x0, [x22], #8
    1a6c:	bl	0 <_ZdlPv>
    1a70:	cmp	x25, x22
    1a74:	b.hi	1a68 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2c0>  // b.pmore
    1a78:	ldr	x0, [sp, #544]
    1a7c:	bl	0 <_ZdlPv>
    1a80:	ldr	x0, [sp, #512]
    1a84:	add	x1, x23, #0x120
    1a88:	cmp	x0, x1
    1a8c:	b.eq	1a94 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2ec>  // b.none
    1a90:	bl	0 <_ZdlPv>
    1a94:	ldr	x25, [sp, #504]
    1a98:	cbz	x25, 1b08 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x360>
    1a9c:	adrp	x22, 0 <__pthread_key_create>
    1aa0:	ldr	x0, [x22]
    1aa4:	cbz	x0, 2210 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa68>
    1aa8:	add	x1, x25, #0x8
    1aac:	ldaxr	w0, [x1]
    1ab0:	sub	w2, w0, #0x1
    1ab4:	stlxr	w3, w2, [x1]
    1ab8:	cbnz	w3, 1aac <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x304>
    1abc:	cmp	w0, #0x1
    1ac0:	b.ne	1b08 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x360>  // b.any
    1ac4:	ldr	x1, [x25]
    1ac8:	mov	x0, x25
    1acc:	ldr	x1, [x1, #16]
    1ad0:	blr	x1
    1ad4:	ldr	x22, [x22]
    1ad8:	cbz	x22, 2324 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xb7c>
    1adc:	add	x1, x25, #0xc
    1ae0:	ldaxr	w0, [x1]
    1ae4:	sub	w2, w0, #0x1
    1ae8:	stlxr	w3, w2, [x1]
    1aec:	cbnz	w3, 1ae0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x338>
    1af0:	cmp	w0, #0x1
    1af4:	b.ne	1b08 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x360>  // b.any
    1af8:	ldr	x1, [x25]
    1afc:	mov	x0, x25
    1b00:	ldr	x1, [x1, #24]
    1b04:	blr	x1
    1b08:	ldr	x0, [sp, #448]
    1b0c:	add	x23, x23, #0xe0
    1b10:	cmp	x0, x23
    1b14:	b.eq	1b1c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x374>  // b.none
    1b18:	bl	0 <_ZdlPv>
    1b1c:	mov	x0, x24
    1b20:	add	x22, x20, #0x0
    1b24:	bl	0 <_ZNSt6localeD1Ev>
    1b28:	add	x0, x22, #0x160
    1b2c:	bl	0 <__cxa_guard_release>
    1b30:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1b34:	add	x1, x22, #0x168
    1b38:	adrp	x2, 0 <__dso_handle>
    1b3c:	add	x2, x2, #0x0
    1b40:	ldr	x0, [x0]
    1b44:	bl	0 <__cxa_atexit>
    1b48:	ldp	x23, x24, [sp, #48]
    1b4c:	ldp	x25, x26, [sp, #64]
    1b50:	b	17e0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x38>
    1b54:	ldp	x0, x3, [sp, #144]
    1b58:	stp	x23, x24, [sp, #48]
    1b5c:	cmp	x0, x3
    1b60:	sub	x2, x3, x0
    1b64:	b.eq	1fd4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x82c>  // b.none
    1b68:	asr	x1, x2, #3
    1b6c:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1b70:	movk	x4, #0xaaab
    1b74:	mul	x1, x1, x4
    1b78:	sub	x1, x1, #0x3
    1b7c:	cmp	x1, #0x1
    1b80:	b.ls	1fd4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x82c>  // b.plast
    1b84:	add	x1, x0, #0x18
    1b88:	ldrb	w4, [x1, #16]
    1b8c:	cbnz	w4, 211c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x974>
    1b90:	add	x20, sp, #0xb0
    1b94:	add	x23, sp, #0xf0
    1b98:	add	x1, x20, #0x10
    1b9c:	stp	x1, xzr, [sp, #176]
    1ba0:	strb	wzr, [sp, #192]
    1ba4:	cmp	x3, x0
    1ba8:	b.eq	1fec <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x844>  // b.none
    1bac:	asr	x1, x2, #3
    1bb0:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1bb4:	movk	x3, #0xaaab
    1bb8:	mul	x1, x1, x3
    1bbc:	sub	x1, x1, #0x3
    1bc0:	cmp	x1, #0x2
    1bc4:	b.ls	1fec <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x844>  // b.plast
    1bc8:	add	x0, x0, #0x30
    1bcc:	ldrb	w1, [x0, #16]
    1bd0:	cbnz	w1, 20d0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x928>
    1bd4:	add	x24, sp, #0xd0
    1bd8:	mov	x2, #0x0                   	// #0
    1bdc:	add	x1, x24, #0x10
    1be0:	stp	x1, xzr, [sp, #208]
    1be4:	strb	wzr, [sp, #224]
    1be8:	ldp	x3, x4, [sp, #176]
    1bec:	add	x0, x20, #0x10
    1bf0:	mov	x6, #0xf                   	// #15
    1bf4:	cmp	x3, x0
    1bf8:	add	x5, x4, x2
    1bfc:	ldr	x0, [sp, #192]
    1c00:	csel	x0, x0, x6, ne  // ne = any
    1c04:	cmp	x5, x0
    1c08:	b.ls	1c24 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x47c>  // b.plast
    1c0c:	ldr	x0, [sp, #224]
    1c10:	add	x7, x24, #0x10
    1c14:	cmp	x1, x7
    1c18:	csel	x6, x0, x6, ne  // ne = any
    1c1c:	cmp	x5, x6
    1c20:	b.ls	1ff8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x850>  // b.plast
    1c24:	mov	x0, x20
    1c28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    1c2c:	mov	x1, x0
    1c30:	add	x2, x23, #0x10
    1c34:	str	x2, [sp, #240]
    1c38:	ldr	x2, [x1], #16
    1c3c:	cmp	x2, x1
    1c40:	b.eq	2164 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9bc>  // b.none
    1c44:	str	x2, [sp, #240]
    1c48:	ldr	x2, [x0, #16]
    1c4c:	str	x2, [sp, #256]
    1c50:	ldr	x2, [x0, #8]
    1c54:	str	x2, [sp, #248]
    1c58:	mov	w2, #0x104                 	// #260
    1c5c:	stp	x1, xzr, [x0]
    1c60:	add	x21, sp, #0x58
    1c64:	strb	wzr, [x0, #16]
    1c68:	mov	x1, x21
    1c6c:	mov	x0, x19
    1c70:	stp	x23, xzr, [sp, #88]
    1c74:	strh	w2, [sp, #104]
    1c78:	bl	17a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    1c7c:	ldr	x0, [sp, #240]
    1c80:	add	x1, x23, #0x10
    1c84:	cmp	x0, x1
    1c88:	b.eq	1c90 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4e8>  // b.none
    1c8c:	bl	0 <_ZdlPv>
    1c90:	ldr	x0, [sp, #208]
    1c94:	add	x1, x24, #0x10
    1c98:	cmp	x0, x1
    1c9c:	b.eq	1ca4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4fc>  // b.none
    1ca0:	bl	0 <_ZdlPv>
    1ca4:	ldr	x0, [sp, #176]
    1ca8:	add	x1, x20, #0x10
    1cac:	cmp	x0, x1
    1cb0:	b.eq	1cb8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x510>  // b.none
    1cb4:	bl	0 <_ZdlPv>
    1cb8:	ldp	x0, x3, [sp, #144]
    1cbc:	cmp	x0, x3
    1cc0:	sub	x2, x3, x0
    1cc4:	b.eq	1fe0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x838>  // b.none
    1cc8:	asr	x1, x2, #3
    1ccc:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1cd0:	movk	x4, #0xaaab
    1cd4:	mul	x1, x1, x4
    1cd8:	sub	x1, x1, #0x3
    1cdc:	cmp	x1, #0x1
    1ce0:	b.ls	1fe0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x838>  // b.plast
    1ce4:	add	x1, x0, #0x18
    1ce8:	ldrb	w4, [x1, #16]
    1cec:	cbnz	w4, 2084 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x8dc>
    1cf0:	add	x1, x20, #0x10
    1cf4:	stp	x1, xzr, [sp, #176]
    1cf8:	strb	wzr, [sp, #192]
    1cfc:	cmp	x0, x3
    1d00:	b.eq	1fc8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x820>  // b.none
    1d04:	asr	x1, x2, #3
    1d08:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1d0c:	movk	x3, #0xaaab
    1d10:	mul	x1, x1, x3
    1d14:	sub	x1, x1, #0x3
    1d18:	cmp	x1, #0x3
    1d1c:	b.ls	1fc8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x820>  // b.plast
    1d20:	add	x0, x0, #0x48
    1d24:	ldrb	w1, [x0, #16]
    1d28:	cbnz	w1, 203c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x894>
    1d2c:	add	x0, x24, #0x10
    1d30:	mov	x2, #0x0                   	// #0
    1d34:	mov	x1, x0
    1d38:	stp	x0, xzr, [sp, #208]
    1d3c:	strb	wzr, [sp, #224]
    1d40:	ldp	x3, x4, [sp, #176]
    1d44:	add	x0, x20, #0x10
    1d48:	mov	x6, #0xf                   	// #15
    1d4c:	cmp	x3, x0
    1d50:	add	x5, x4, x2
    1d54:	ldr	x0, [sp, #192]
    1d58:	csel	x0, x0, x6, ne  // ne = any
    1d5c:	cmp	x5, x0
    1d60:	b.ls	1d7c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5d4>  // b.plast
    1d64:	ldr	x0, [sp, #224]
    1d68:	add	x7, x24, #0x10
    1d6c:	cmp	x1, x7
    1d70:	csel	x6, x0, x6, ne  // ne = any
    1d74:	cmp	x5, x6
    1d78:	b.ls	200c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x864>  // b.plast
    1d7c:	mov	x0, x20
    1d80:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    1d84:	mov	x2, x0
    1d88:	mov	x0, x2
    1d8c:	add	x1, x23, #0x10
    1d90:	str	x1, [sp, #240]
    1d94:	ldr	x1, [x0], #16
    1d98:	cmp	x1, x0
    1d9c:	b.eq	2170 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9c8>  // b.none
    1da0:	str	x1, [sp, #240]
    1da4:	ldr	x1, [x2, #16]
    1da8:	str	x1, [sp, #256]
    1dac:	ldr	x1, [x2, #8]
    1db0:	str	x1, [sp, #248]
    1db4:	stp	x0, xzr, [x2]
    1db8:	mov	x1, x21
    1dbc:	mov	x0, x19
    1dc0:	strb	wzr, [x2, #16]
    1dc4:	mov	w2, #0x104                 	// #260
    1dc8:	stp	x23, xzr, [sp, #88]
    1dcc:	add	x23, x23, #0x10
    1dd0:	strh	w2, [sp, #104]
    1dd4:	bl	17a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    1dd8:	ldr	x0, [sp, #240]
    1ddc:	cmp	x0, x23
    1de0:	b.eq	1de8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x640>  // b.none
    1de4:	bl	0 <_ZdlPv>
    1de8:	ldr	x0, [sp, #208]
    1dec:	add	x24, x24, #0x10
    1df0:	cmp	x0, x24
    1df4:	b.eq	1dfc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x654>  // b.none
    1df8:	bl	0 <_ZdlPv>
    1dfc:	ldr	x0, [sp, #176]
    1e00:	add	x20, x20, #0x10
    1e04:	cmp	x0, x20
    1e08:	b.eq	1e10 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x668>  // b.none
    1e0c:	bl	0 <_ZdlPv>
    1e10:	ldr	x0, [sp, #144]
    1e14:	cbz	x0, 1e1c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x674>
    1e18:	bl	0 <_ZdlPv>
    1e1c:	ldr	x0, [sp, #112]
    1e20:	add	x22, x22, #0x10
    1e24:	cmp	x0, x22
    1e28:	b.eq	2034 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x88c>  // b.none
    1e2c:	bl	0 <_ZdlPv>
    1e30:	ldp	x23, x24, [sp, #48]
    1e34:	b	18a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x100>
    1e38:	mov	x0, x24
    1e3c:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1e40:	mov	x2, #0x1                   	// #1
    1e44:	add	x1, x1, #0x0
    1e48:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1e4c:	b	19b4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x20c>
    1e50:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1e54:	add	x1, x1, #0x0
    1e58:	mov	x2, #0x7                   	// #7
    1e5c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1e60:	mov	x1, x0
    1e64:	b	1978 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x1d0>
    1e68:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1e6c:	add	x1, x1, #0x0
    1e70:	mov	x2, #0x2                   	// #2
    1e74:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1e78:	mov	x1, x0
    1e7c:	b	1934 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x18c>
    1e80:	mov	x0, x2
    1e84:	mov	x2, x23
    1e88:	bl	0 <memcpy>
    1e8c:	ldr	x2, [x24, #24]
    1e90:	add	x2, x2, x23
    1e94:	str	x2, [x24, #24]
    1e98:	b	18ec <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x144>
    1e9c:	stp	x23, x24, [sp, #48]
    1ea0:	stp	x25, x26, [sp, #64]
    1ea4:	bl	260 <_ZN3lld4errsEv>
    1ea8:	add	x1, x20, #0x0
    1eac:	ldp	x3, x2, [x0, #16]
    1eb0:	add	x1, x1, #0x200
    1eb4:	ldur	x23, [x1, #-112]
    1eb8:	mov	x24, x0
    1ebc:	ldur	x1, [x1, #-120]
    1ec0:	sub	x3, x3, x2
    1ec4:	cmp	x23, x3
    1ec8:	b.hi	2024 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x87c>  // b.pmore
    1ecc:	cbnz	x23, 21d8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa30>
    1ed0:	add	x23, sp, #0xf0
    1ed4:	mov	x1, x21
    1ed8:	mov	x8, x23
    1edc:	mov	x0, x19
    1ee0:	bl	5f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
    1ee4:	ldp	x1, x2, [sp, #240]
    1ee8:	mov	x0, x24
    1eec:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1ef0:	mov	x1, x0
    1ef4:	ldp	x2, x3, [x0, #16]
    1ef8:	sub	x2, x2, x3
    1efc:	cmp	x2, #0x1
    1f00:	b.ls	21c0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa18>  // b.plast
    1f04:	mov	w0, #0x203a                	// #8250
    1f08:	strh	w0, [x3]
    1f0c:	ldr	x0, [x1, #24]
    1f10:	add	x0, x0, #0x2
    1f14:	str	x0, [x1, #24]
    1f18:	mov	x0, x1
    1f1c:	mov	w1, #0x1                   	// #1
    1f20:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1f24:	mov	x1, x0
    1f28:	ldp	x2, x3, [x0, #16]
    1f2c:	sub	x2, x2, x3
    1f30:	cmp	x2, #0x6
    1f34:	b.ls	21a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa00>  // b.plast
    1f38:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    1f3c:	add	x0, x0, #0x0
    1f40:	ldr	w2, [x0]
    1f44:	ldur	w0, [x0, #3]
    1f48:	str	w2, [x3]
    1f4c:	stur	w0, [x3, #3]
    1f50:	ldr	x0, [x1, #24]
    1f54:	add	x0, x0, #0x7
    1f58:	str	x0, [x1, #24]
    1f5c:	mov	x0, x1
    1f60:	mov	w1, #0x9                   	// #9
    1f64:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1f68:	mov	x24, x0
    1f6c:	ldp	x4, x3, [x0, #16]
    1f70:	ldp	x1, x25, [x19, #16]
    1f74:	sub	x2, x4, x3
    1f78:	cmp	x2, x25
    1f7c:	b.cc	2194 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9ec>  // b.lo, b.ul, b.last
    1f80:	cbnz	x25, 21f4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa4c>
    1f84:	cmp	x4, x3
    1f88:	b.eq	217c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9d4>  // b.none
    1f8c:	mov	w0, #0xa                   	// #10
    1f90:	strb	w0, [x3]
    1f94:	ldr	x0, [x24, #24]
    1f98:	add	x0, x0, #0x1
    1f9c:	str	x0, [x24, #24]
    1fa0:	ldr	x0, [sp, #240]
    1fa4:	add	x23, x23, #0x10
    1fa8:	cmp	x0, x23
    1fac:	b.eq	1fb4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x80c>  // b.none
    1fb0:	bl	0 <_ZdlPv>
    1fb4:	ldrb	w0, [x19, #48]
    1fb8:	cbnz	w0, 2340 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xb98>
    1fbc:	ldp	x23, x24, [sp, #48]
    1fc0:	ldp	x25, x26, [sp, #64]
    1fc4:	b	1870 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xc8>
    1fc8:	sub	x2, x2, #0x48
    1fcc:	add	x0, x0, x2
    1fd0:	b	1d24 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x57c>
    1fd4:	sub	x1, x2, #0x48
    1fd8:	add	x1, x0, x1
    1fdc:	b	1b88 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3e0>
    1fe0:	sub	x1, x2, #0x48
    1fe4:	add	x1, x0, x1
    1fe8:	b	1ce8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x540>
    1fec:	sub	x2, x2, #0x48
    1ff0:	add	x0, x0, x2
    1ff4:	b	1bcc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x424>
    1ff8:	mov	x0, x24
    1ffc:	mov	x2, #0x0                   	// #0
    2000:	mov	x1, #0x0                   	// #0
    2004:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
    2008:	b	1c2c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x484>
    200c:	mov	x2, #0x0                   	// #0
    2010:	mov	x0, x24
    2014:	mov	x1, #0x0                   	// #0
    2018:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
    201c:	mov	x2, x0
    2020:	b	1d88 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5e0>
    2024:	mov	x2, x23
    2028:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    202c:	mov	x24, x0
    2030:	b	1ed0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x728>
    2034:	ldp	x23, x24, [sp, #48]
    2038:	b	18a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x100>
    203c:	stp	x25, x26, [sp, #64]
    2040:	add	x1, x24, #0x10
    2044:	ldp	x26, x25, [x0]
    2048:	str	x1, [sp, #208]
    204c:	sub	x25, x25, x26
    2050:	str	x25, [sp, #240]
    2054:	cmp	x25, #0xf
    2058:	b.hi	22e0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xb38>  // b.pmore
    205c:	cmp	x25, #0x1
    2060:	b.ne	2260 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xab8>  // b.any
    2064:	ldrb	w2, [x26]
    2068:	mov	x0, x1
    206c:	strb	w2, [sp, #224]
    2070:	str	x25, [sp, #216]
    2074:	strb	wzr, [x0, x25]
    2078:	ldp	x25, x26, [sp, #64]
    207c:	ldp	x1, x2, [sp, #208]
    2080:	b	1d40 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x598>
    2084:	stp	x25, x26, [sp, #64]
    2088:	add	x0, x20, #0x10
    208c:	ldp	x26, x25, [x1]
    2090:	str	x0, [sp, #176]
    2094:	sub	x25, x25, x26
    2098:	str	x25, [sp, #240]
    209c:	cmp	x25, #0xf
    20a0:	b.hi	22a0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xaf8>  // b.pmore
    20a4:	cmp	x25, #0x1
    20a8:	b.ne	2280 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xad8>  // b.any
    20ac:	ldrb	w2, [x26]
    20b0:	mov	x1, x0
    20b4:	strb	w2, [sp, #192]
    20b8:	str	x25, [sp, #184]
    20bc:	strb	wzr, [x1, x25]
    20c0:	ldp	x0, x3, [sp, #144]
    20c4:	ldp	x25, x26, [sp, #64]
    20c8:	sub	x2, x3, x0
    20cc:	b	1cfc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x554>
    20d0:	stp	x25, x26, [sp, #64]
    20d4:	add	x24, sp, #0xd0
    20d8:	ldp	x25, x21, [x0]
    20dc:	add	x0, x24, #0x10
    20e0:	str	x0, [sp, #208]
    20e4:	sub	x21, x21, x25
    20e8:	str	x21, [sp, #240]
    20ec:	cmp	x21, #0xf
    20f0:	b.hi	22c0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xb18>  // b.pmore
    20f4:	cmp	x21, #0x1
    20f8:	b.ne	2240 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa98>  // b.any
    20fc:	ldrb	w2, [x25]
    2100:	mov	x1, x0
    2104:	strb	w2, [sp, #224]
    2108:	str	x21, [sp, #216]
    210c:	strb	wzr, [x1, x21]
    2110:	ldp	x25, x26, [sp, #64]
    2114:	ldp	x1, x2, [sp, #208]
    2118:	b	1be8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x440>
    211c:	ldp	x24, x21, [x1]
    2120:	add	x20, sp, #0xb0
    2124:	add	x0, x20, #0x10
    2128:	str	x0, [sp, #176]
    212c:	sub	x21, x21, x24
    2130:	str	x21, [sp, #240]
    2134:	cmp	x21, #0xf
    2138:	b.hi	2300 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xb58>  // b.pmore
    213c:	cmp	x21, #0x1
    2140:	b.ne	2220 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa78>  // b.any
    2144:	ldrb	w1, [x24]
    2148:	add	x23, sp, #0xf0
    214c:	strb	w1, [sp, #192]
    2150:	str	x21, [sp, #184]
    2154:	strb	wzr, [x0, x21]
    2158:	ldp	x0, x3, [sp, #144]
    215c:	sub	x2, x3, x0
    2160:	b	1ba4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3fc>
    2164:	ldp	x2, x3, [x0, #16]
    2168:	stp	x2, x3, [sp, #256]
    216c:	b	1c50 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4a8>
    2170:	ldp	x4, x5, [x2, #16]
    2174:	stp	x4, x5, [sp, #256]
    2178:	b	1dac <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x604>
    217c:	mov	x0, x24
    2180:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2184:	mov	x2, #0x1                   	// #1
    2188:	add	x1, x1, #0x0
    218c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2190:	b	1fa0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7f8>
    2194:	mov	x2, x25
    2198:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    219c:	mov	x24, x0
    21a0:	ldp	x4, x3, [x0, #16]
    21a4:	b	1f84 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7dc>
    21a8:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    21ac:	add	x1, x1, #0x0
    21b0:	mov	x2, #0x7                   	// #7
    21b4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    21b8:	mov	x1, x0
    21bc:	b	1f5c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7b4>
    21c0:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    21c4:	add	x1, x1, #0x0
    21c8:	mov	x2, #0x2                   	// #2
    21cc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    21d0:	mov	x1, x0
    21d4:	b	1f18 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x770>
    21d8:	mov	x0, x2
    21dc:	mov	x2, x23
    21e0:	bl	0 <memcpy>
    21e4:	ldr	x0, [x24, #24]
    21e8:	add	x0, x0, x23
    21ec:	str	x0, [x24, #24]
    21f0:	b	1ed0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x728>
    21f4:	mov	x0, x3
    21f8:	mov	x2, x25
    21fc:	bl	0 <memcpy>
    2200:	ldp	x4, x3, [x24, #16]
    2204:	add	x3, x3, x25
    2208:	str	x3, [x24, #24]
    220c:	b	1f84 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7dc>
    2210:	ldr	w0, [x25, #8]
    2214:	sub	w1, w0, #0x1
    2218:	str	w1, [x25, #8]
    221c:	b	1abc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x314>
    2220:	add	x23, sp, #0xf0
    2224:	cbz	x21, 2150 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9a8>
    2228:	mov	x2, x21
    222c:	mov	x1, x24
    2230:	bl	0 <memcpy>
    2234:	ldr	x0, [sp, #176]
    2238:	ldr	x21, [sp, #240]
    223c:	b	2150 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9a8>
    2240:	mov	x1, x0
    2244:	cbz	x21, 2108 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x960>
    2248:	mov	x2, x21
    224c:	mov	x1, x25
    2250:	bl	0 <memcpy>
    2254:	ldr	x1, [sp, #208]
    2258:	ldr	x21, [sp, #240]
    225c:	b	2108 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x960>
    2260:	mov	x0, x1
    2264:	cbz	x25, 2070 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x8c8>
    2268:	mov	x2, x25
    226c:	mov	x1, x26
    2270:	bl	0 <memcpy>
    2274:	ldr	x0, [sp, #208]
    2278:	ldr	x25, [sp, #240]
    227c:	b	2070 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x8c8>
    2280:	mov	x1, x0
    2284:	cbz	x25, 20b8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x910>
    2288:	mov	x2, x25
    228c:	mov	x1, x26
    2290:	bl	0 <memcpy>
    2294:	ldr	x1, [sp, #176]
    2298:	ldr	x25, [sp, #240]
    229c:	b	20b8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x910>
    22a0:	mov	x1, x23
    22a4:	mov	x0, x20
    22a8:	mov	x2, #0x0                   	// #0
    22ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    22b0:	ldr	x1, [sp, #240]
    22b4:	str	x0, [sp, #176]
    22b8:	str	x1, [sp, #192]
    22bc:	b	2288 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xae0>
    22c0:	mov	x1, x23
    22c4:	mov	x0, x24
    22c8:	mov	x2, #0x0                   	// #0
    22cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    22d0:	ldr	x1, [sp, #240]
    22d4:	str	x0, [sp, #208]
    22d8:	str	x1, [sp, #224]
    22dc:	b	2248 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xaa0>
    22e0:	mov	x1, x23
    22e4:	mov	x0, x24
    22e8:	mov	x2, #0x0                   	// #0
    22ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    22f0:	ldr	x1, [sp, #240]
    22f4:	str	x0, [sp, #208]
    22f8:	str	x1, [sp, #224]
    22fc:	b	2268 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xac0>
    2300:	add	x23, sp, #0xf0
    2304:	mov	x0, x20
    2308:	mov	x1, x23
    230c:	mov	x2, #0x0                   	// #0
    2310:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    2314:	str	x0, [sp, #176]
    2318:	ldr	x1, [sp, #240]
    231c:	str	x1, [sp, #192]
    2320:	b	2228 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa80>
    2324:	ldr	w0, [x25, #12]
    2328:	sub	w1, w0, #0x1
    232c:	str	w1, [x25, #12]
    2330:	b	1af0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x348>
    2334:	stp	x23, x24, [sp, #48]
    2338:	stp	x25, x26, [sp, #64]
    233c:	bl	0 <_ZSt20__throw_system_errori>
    2340:	mov	w0, #0x1                   	// #1
    2344:	bl	2f0 <_ZN3lld7exitLldEi>

0000000000002348 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0>:
    2348:	stp	x29, x30, [sp, #-176]!
    234c:	mov	x29, sp
    2350:	stp	x19, x20, [sp, #16]
    2354:	mov	x19, x0
    2358:	mov	x20, x8
    235c:	ldr	x0, [x0]
    2360:	stp	x21, x22, [sp, #32]
    2364:	adrp	x21, 0 <_ZN4llvm13ErrorInfoBase2IDE>
    2368:	ldr	x2, [x0]
    236c:	ldr	x21, [x21]
    2370:	ldr	x2, [x2, #48]
    2374:	mov	x1, x21
    2378:	blr	x2
    237c:	tst	w0, #0xff
    2380:	b.ne	23a8 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0x60>  // b.any
    2384:	ldr	x0, [x19]
    2388:	str	xzr, [x19]
    238c:	ldp	x21, x22, [sp, #32]
    2390:	orr	x0, x0, #0x1
    2394:	str	x0, [x20]
    2398:	mov	x0, x20
    239c:	ldp	x19, x20, [sp, #16]
    23a0:	ldp	x29, x30, [sp], #176
    23a4:	ret
    23a8:	ldr	x22, [x19]
    23ac:	mov	x1, x21
    23b0:	mov	x0, x22
    23b4:	ldr	x2, [x22]
    23b8:	ldr	x2, [x2, #48]
    23bc:	str	x23, [sp, #48]
    23c0:	str	xzr, [x19]
    23c4:	blr	x2
    23c8:	tst	w0, #0xff
    23cc:	b.eq	24f8 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0x1b0>  // b.none
    23d0:	ldr	x1, [x22]
    23d4:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    23d8:	add	x0, x0, #0x0
    23dc:	ldr	x2, [x1, #24]
    23e0:	cmp	x2, x0
    23e4:	b.ne	24e0 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0x198>  // b.any
    23e8:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
    23ec:	strb	wzr, [sp, #112]
    23f0:	add	x21, sp, #0x60
    23f4:	mov	w3, #0x1                   	// #1
    23f8:	ldr	x0, [x0]
    23fc:	add	x4, x21, #0x10
    2400:	ldr	x2, [x1, #16]
    2404:	add	x0, x0, #0x10
    2408:	stp	x4, xzr, [sp, #96]
    240c:	add	x23, sp, #0x80
    2410:	mov	x1, x23
    2414:	stp	x0, xzr, [sp, #128]
    2418:	mov	x0, x22
    241c:	stp	xzr, xzr, [sp, #144]
    2420:	str	w3, [sp, #160]
    2424:	str	x21, [sp, #168]
    2428:	blr	x2
    242c:	ldr	x0, [sp, #136]
    2430:	ldr	x1, [sp, #152]
    2434:	cmp	x1, x0
    2438:	b.eq	2444 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0xfc>  // b.none
    243c:	mov	x0, x23
    2440:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
    2444:	ldr	x2, [sp, #168]
    2448:	add	x19, sp, #0x40
    244c:	add	x0, x19, #0x10
    2450:	str	x0, [sp, #64]
    2454:	mov	w3, #0x0                   	// #0
    2458:	mov	x0, x19
    245c:	ldp	x1, x2, [x2]
    2460:	add	x21, x21, #0x10
    2464:	add	x2, x1, x2
    2468:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    246c:	mov	x0, x23
    2470:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
    2474:	ldr	x0, [sp, #96]
    2478:	cmp	x0, x21
    247c:	b.eq	2484 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0x13c>  // b.none
    2480:	bl	0 <_ZdlPv>
    2484:	mov	w0, #0x104                 	// #260
    2488:	stp	x19, xzr, [sp, #128]
    248c:	add	x19, x19, #0x10
    2490:	strh	w0, [sp, #144]
    2494:	bl	278 <_ZN3lld12errorHandlerEv>
    2498:	mov	x1, x23
    249c:	bl	17a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    24a0:	ldr	x0, [sp, #64]
    24a4:	cmp	x0, x19
    24a8:	b.eq	24b0 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0x168>  // b.none
    24ac:	bl	0 <_ZdlPv>
    24b0:	ldr	x1, [x22]
    24b4:	mov	x0, #0x1                   	// #1
    24b8:	ldr	x1, [x1, #8]
    24bc:	str	x0, [x20]
    24c0:	mov	x0, x22
    24c4:	blr	x1
    24c8:	mov	x0, x20
    24cc:	ldp	x19, x20, [sp, #16]
    24d0:	ldp	x21, x22, [sp, #32]
    24d4:	ldr	x23, [sp, #48]
    24d8:	ldp	x29, x30, [sp], #176
    24dc:	ret
    24e0:	add	x19, sp, #0x40
    24e4:	add	x23, sp, #0x80
    24e8:	mov	x8, x19
    24ec:	mov	x0, x22
    24f0:	blr	x2
    24f4:	b	2484 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0+0x13c>
    24f8:	adrp	x3, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    24fc:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2500:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2504:	add	x3, x3, #0x0
    2508:	add	x1, x1, #0x0
    250c:	add	x0, x0, #0x0
    2510:	mov	w2, #0x329                 	// #809
    2514:	bl	0 <__assert_fail>

0000000000002518 <_ZN3lld10checkErrorEN4llvm5ErrorE>:
    2518:	stp	x29, x30, [sp, #-256]!
    251c:	mov	x29, sp
    2520:	stp	x25, x26, [sp, #64]
    2524:	ldr	x1, [x0]
    2528:	str	xzr, [x0]
    252c:	str	xzr, [sp, #128]
    2530:	ands	x26, x1, #0xfffffffffffffffe
    2534:	b.ne	2554 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3c>  // b.any
    2538:	ldr	x0, [sp, #128]
    253c:	tbnz	w0, #0, 28e0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3c8>
    2540:	tst	x0, #0xfffffffffffffffe
    2544:	b.ne	28e0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3c8>  // b.any
    2548:	ldp	x25, x26, [sp, #64]
    254c:	ldp	x29, x30, [sp], #256
    2550:	ret
    2554:	ldr	x2, [x26]
    2558:	stp	x21, x22, [sp, #32]
    255c:	adrp	x21, 0 <_ZN4llvm9ErrorList2IDE>
    2560:	stp	x19, x20, [sp, #16]
    2564:	mov	x0, x26
    2568:	ldr	x1, [x21]
    256c:	stp	x23, x24, [sp, #48]
    2570:	ldr	x2, [x2, #48]
    2574:	stp	x27, x28, [sp, #80]
    2578:	str	xzr, [sp, #136]
    257c:	blr	x2
    2580:	tst	w0, #0xff
    2584:	b.eq	268c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x174>  // b.none
    2588:	ldp	x19, x22, [x26, #8]
    258c:	mov	x0, #0x1                   	// #1
    2590:	str	x0, [sp, #144]
    2594:	cmp	x19, x22
    2598:	b.eq	2664 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x14c>  // b.none
    259c:	adrp	x20, 0 <_ZTVN4llvm9ErrorListE>
    25a0:	add	x24, sp, #0xa8
    25a4:	add	x23, sp, #0xa0
    25a8:	add	x25, sp, #0xd0
    25ac:	ldr	x20, [x20]
    25b0:	add	x1, sp, #0xb0
    25b4:	str	x1, [sp, #104]
    25b8:	add	x20, x20, #0x10
    25bc:	orr	x0, x0, #0x1
    25c0:	stp	xzr, x0, [sp, #144]
    25c4:	mov	x8, x23
    25c8:	ldr	x1, [x19]
    25cc:	str	xzr, [x19]
    25d0:	mov	x0, x24
    25d4:	str	x1, [sp, #168]
    25d8:	bl	2348 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0>
    25dc:	ldr	x0, [sp, #152]
    25e0:	ands	x0, x0, #0xfffffffffffffffe
    25e4:	b.eq	267c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x164>  // b.none
    25e8:	ldr	x1, [sp, #160]
    25ec:	orr	x27, x0, #0x1
    25f0:	str	x27, [sp, #152]
    25f4:	ands	x1, x1, #0xfffffffffffffffe
    25f8:	b.ne	2764 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x24c>  // b.any
    25fc:	stp	xzr, xzr, [sp, #152]
    2600:	ldr	x0, [sp, #144]
    2604:	tbnz	w0, #0, 28f8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3e0>
    2608:	tst	x0, #0xfffffffffffffffe
    260c:	b.ne	28f8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3e0>  // b.any
    2610:	ldr	x1, [sp, #160]
    2614:	orr	x27, x27, x0
    2618:	orr	x27, x27, #0x1
    261c:	str	x27, [sp, #144]
    2620:	tbnz	w1, #0, 2918 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x400>
    2624:	tst	x1, #0xfffffffffffffffe
    2628:	b.ne	2918 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x400>  // b.any
    262c:	ldr	x0, [sp, #168]
    2630:	cbz	x0, 2640 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x128>
    2634:	ldr	x1, [x0]
    2638:	ldr	x1, [x1, #8]
    263c:	blr	x1
    2640:	ldr	x0, [sp, #152]
    2644:	tbnz	w0, #0, 2920 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x408>
    2648:	tst	x0, #0xfffffffffffffffe
    264c:	b.ne	2920 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x408>  // b.any
    2650:	add	x19, x19, #0x8
    2654:	cmp	x22, x19
    2658:	ldr	x0, [sp, #144]
    265c:	b.ne	25bc <_ZN3lld10checkErrorEN4llvm5ErrorE+0xa4>  // b.any
    2660:	orr	x0, x0, #0x1
    2664:	ldr	x1, [x26]
    2668:	ldr	x1, [x1, #8]
    266c:	str	x0, [sp, #168]
    2670:	mov	x0, x26
    2674:	blr	x1
    2678:	b	26b0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x198>
    267c:	ldr	x27, [sp, #160]
    2680:	stp	xzr, xzr, [sp, #152]
    2684:	orr	x27, x27, #0x1
    2688:	b	2600 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xe8>
    268c:	add	x0, sp, #0xd0
    2690:	add	x8, sp, #0xa8
    2694:	str	x26, [sp, #208]
    2698:	bl	2348 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES2_St10unique_ptrIS3_St14default_deleteIS3_EEOT_DpOT0_.isra.0>
    269c:	ldr	x0, [sp, #208]
    26a0:	cbz	x0, 26b0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x198>
    26a4:	ldr	x1, [x0]
    26a8:	ldr	x1, [x1, #8]
    26ac:	blr	x1
    26b0:	ldr	x0, [sp, #168]
    26b4:	ands	x0, x0, #0xfffffffffffffffe
    26b8:	b.eq	2900 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3e8>  // b.none
    26bc:	adrp	x3, 0 <_ZTVN4llvm18raw_string_ostreamE>
    26c0:	orr	x2, x0, #0x1
    26c4:	add	x4, sp, #0xb0
    26c8:	add	x6, sp, #0xc0
    26cc:	ldr	x3, [x3]
    26d0:	mov	w5, #0x1                   	// #1
    26d4:	add	x19, sp, #0xd0
    26d8:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    26dc:	add	x3, x3, #0x10
    26e0:	add	x1, x1, #0x0
    26e4:	mov	x0, x19
    26e8:	stp	x2, x6, [sp, #168]
    26ec:	str	xzr, [sp, #184]
    26f0:	strb	wzr, [sp, #192]
    26f4:	stp	x3, xzr, [sp, #208]
    26f8:	stp	xzr, xzr, [sp, #224]
    26fc:	str	w5, [sp, #240]
    2700:	str	x4, [sp, #248]
    2704:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2708:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    270c:	add	x1, x1, #0x0
    2710:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2714:	mov	x1, x0
    2718:	ldr	x2, [sp, #168]
    271c:	ands	x2, x2, #0xfffffffffffffffe
    2720:	b.eq	2aa0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x588>  // b.none
    2724:	ldr	x3, [x2]
    2728:	mov	x0, x2
    272c:	ldr	x2, [x3, #16]
    2730:	blr	x2
    2734:	ldr	x0, [sp, #216]
    2738:	ldr	x1, [sp, #232]
    273c:	cmp	x1, x0
    2740:	b.eq	274c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x234>  // b.none
    2744:	mov	x0, x19
    2748:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
    274c:	ldr	x0, [sp, #248]
    2750:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2754:	mov	w2, #0x2c9                 	// #713
    2758:	add	x1, x1, #0x0
    275c:	ldr	x0, [x0]
    2760:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    2764:	ldr	x4, [x0]
    2768:	orr	x2, x1, #0x1
    276c:	str	x2, [sp, #160]
    2770:	ldr	x28, [x21]
    2774:	ldr	x2, [x4, #48]
    2778:	mov	x1, x28
    277c:	blr	x2
    2780:	tst	w0, #0xff
    2784:	b.ne	284c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x334>  // b.any
    2788:	ldr	x0, [sp, #160]
    278c:	mov	x2, #0x0                   	// #0
    2790:	ands	x0, x0, #0xfffffffffffffffe
    2794:	b.ne	28bc <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3a4>  // b.any
    2798:	ldr	x1, [sp, #152]
    279c:	mov	x0, #0x20                  	// #32
    27a0:	stp	xzr, xzr, [sp, #152]
    27a4:	and	x1, x1, #0xfffffffffffffffe
    27a8:	str	x2, [sp, #176]
    27ac:	str	x1, [sp, #208]
    27b0:	bl	0 <_Znwm>
    27b4:	mov	x28, x0
    27b8:	mov	x27, x0
    27bc:	ldr	x0, [sp, #208]
    27c0:	str	x20, [x28], #8
    27c4:	ldr	x1, [x21]
    27c8:	str	x1, [sp, #112]
    27cc:	ldr	x2, [x0]
    27d0:	ldr	x2, [x2, #48]
    27d4:	str	xzr, [x27, #8]
    27d8:	stp	xzr, xzr, [x28, #8]
    27dc:	blr	x2
    27e0:	tst	w0, #0xff
    27e4:	ldr	x1, [sp, #112]
    27e8:	b.ne	2a80 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x568>  // b.any
    27ec:	ldr	x0, [sp, #176]
    27f0:	ldr	x2, [x0]
    27f4:	ldr	x2, [x2, #48]
    27f8:	blr	x2
    27fc:	tst	w0, #0xff
    2800:	b.ne	2a80 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x568>  // b.any
    2804:	mov	x1, x25
    2808:	mov	x0, x28
    280c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2810:	orr	x27, x27, #0x1
    2814:	ldr	x1, [sp, #104]
    2818:	mov	x0, x28
    281c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2820:	ldr	x0, [sp, #176]
    2824:	cbz	x0, 2834 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x31c>
    2828:	ldr	x1, [x0]
    282c:	ldr	x1, [x1, #8]
    2830:	blr	x1
    2834:	ldr	x0, [sp, #208]
    2838:	cbz	x0, 2600 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xe8>
    283c:	ldr	x1, [x0]
    2840:	ldr	x1, [x1, #8]
    2844:	blr	x1
    2848:	b	2600 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xe8>
    284c:	ldp	x0, x1, [sp, #152]
    2850:	and	x27, x0, #0xfffffffffffffffe
    2854:	ands	x0, x1, #0xfffffffffffffffe
    2858:	b.ne	2898 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x380>  // b.any
    285c:	mov	x2, #0x0                   	// #0
    2860:	add	x0, x27, #0x8
    2864:	mov	x1, x25
    2868:	str	xzr, [sp, #160]
    286c:	str	x2, [sp, #208]
    2870:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2874:	ldr	x0, [sp, #208]
    2878:	cbz	x0, 2888 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x370>
    287c:	ldr	x1, [x0]
    2880:	ldr	x1, [x1, #8]
    2884:	blr	x1
    2888:	ldr	x27, [sp, #152]
    288c:	str	xzr, [sp, #152]
    2890:	orr	x27, x27, #0x1
    2894:	b	2600 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xe8>
    2898:	ldr	x2, [x0]
    289c:	mov	x1, x28
    28a0:	ldr	x2, [x2, #48]
    28a4:	blr	x2
    28a8:	tst	w0, #0xff
    28ac:	b.ne	2928 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x410>  // b.any
    28b0:	ldr	x2, [sp, #160]
    28b4:	and	x2, x2, #0xfffffffffffffffe
    28b8:	b	2860 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x348>
    28bc:	ldr	x2, [x0]
    28c0:	mov	x1, x28
    28c4:	ldr	x2, [x2, #48]
    28c8:	blr	x2
    28cc:	tst	w0, #0xff
    28d0:	b.ne	2980 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x468>  // b.any
    28d4:	ldr	x2, [sp, #160]
    28d8:	and	x2, x2, #0xfffffffffffffffe
    28dc:	b	2798 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x280>
    28e0:	add	x0, sp, #0x80
    28e4:	stp	x19, x20, [sp, #16]
    28e8:	stp	x21, x22, [sp, #32]
    28ec:	stp	x23, x24, [sp, #48]
    28f0:	stp	x27, x28, [sp, #80]
    28f4:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    28f8:	add	x0, sp, #0x90
    28fc:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    2900:	ldr	x0, [sp, #136]
    2904:	tbnz	w0, #0, 2910 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x3f8>
    2908:	tst	x0, #0xfffffffffffffffe
    290c:	b.eq	2a6c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x554>  // b.none
    2910:	add	x0, sp, #0x88
    2914:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    2918:	mov	x0, x23
    291c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    2920:	add	x0, sp, #0x98
    2924:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
    2928:	ldr	x28, [sp, #160]
    292c:	str	xzr, [sp, #160]
    2930:	add	x27, x27, #0x8
    2934:	and	x0, x28, #0xfffffffffffffffe
    2938:	str	x0, [sp, #120]
    293c:	ldr	x28, [x0, #8]
    2940:	ldr	x0, [x0, #16]
    2944:	str	x0, [sp, #112]
    2948:	cmp	x28, x0
    294c:	b.eq	296c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x454>  // b.none
    2950:	mov	x1, x28
    2954:	mov	x0, x27
    2958:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    295c:	add	x28, x28, #0x8
    2960:	ldr	x0, [sp, #112]
    2964:	cmp	x0, x28
    2968:	b.ne	2950 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x438>  // b.any
    296c:	ldr	x0, [sp, #120]
    2970:	ldr	x1, [x0]
    2974:	ldr	x1, [x1, #8]
    2978:	blr	x1
    297c:	b	2888 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x370>
    2980:	ldp	x2, x0, [sp, #152]
    2984:	str	xzr, [sp, #152]
    2988:	and	x0, x0, #0xfffffffffffffffe
    298c:	and	x2, x2, #0xfffffffffffffffe
    2990:	ldr	x3, [x0, #8]!
    2994:	str	x3, [sp, #112]
    2998:	ldp	x1, x4, [x0, #8]
    299c:	str	x2, [sp, #208]
    29a0:	cmp	x1, x4
    29a4:	b.eq	2a5c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x544>  // b.none
    29a8:	cmp	x3, x1
    29ac:	add	x4, x1, #0x8
    29b0:	b.eq	2a4c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x534>  // b.none
    29b4:	mov	x28, x1
    29b8:	ldur	x2, [x1, #-8]
    29bc:	stur	xzr, [x1, #-8]
    29c0:	str	x2, [x28], #-8
    29c4:	str	x4, [x0, #8]
    29c8:	ldr	x0, [sp, #112]
    29cc:	sub	x1, x28, x0
    29d0:	cmp	x1, #0x0
    29d4:	asr	x27, x1, #3
    29d8:	b.gt	29e4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4cc>
    29dc:	b	2a04 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4ec>
    29e0:	sub	x28, x28, #0x8
    29e4:	ldp	x2, x0, [x28, #-8]
    29e8:	stp	xzr, x2, [x28, #-8]
    29ec:	cbz	x0, 29fc <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4e4>
    29f0:	ldr	x2, [x0]
    29f4:	ldr	x2, [x2, #8]
    29f8:	blr	x2
    29fc:	subs	x27, x27, #0x1
    2a00:	b.ne	29e0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x4c8>  // b.any
    2a04:	ldr	x2, [sp, #112]
    2a08:	ldr	x1, [sp, #208]
    2a0c:	str	xzr, [sp, #208]
    2a10:	ldr	x0, [x2]
    2a14:	str	x1, [x2]
    2a18:	cbz	x0, 2a28 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x510>
    2a1c:	ldr	x1, [x0]
    2a20:	ldr	x1, [x1, #8]
    2a24:	blr	x1
    2a28:	ldr	x0, [sp, #208]
    2a2c:	cbz	x0, 2a3c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x524>
    2a30:	ldr	x1, [x0]
    2a34:	ldr	x1, [x1, #8]
    2a38:	blr	x1
    2a3c:	ldr	x27, [sp, #160]
    2a40:	str	xzr, [sp, #160]
    2a44:	orr	x27, x27, #0x1
    2a48:	b	2600 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xe8>
    2a4c:	str	xzr, [sp, #208]
    2a50:	str	x2, [x3]
    2a54:	str	x4, [x0, #8]
    2a58:	b	2a28 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x510>
    2a5c:	ldr	x1, [sp, #112]
    2a60:	mov	x2, x25
    2a64:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2a68:	b	2a28 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x510>
    2a6c:	ldp	x19, x20, [sp, #16]
    2a70:	ldp	x21, x22, [sp, #32]
    2a74:	ldp	x23, x24, [sp, #48]
    2a78:	ldp	x27, x28, [sp, #80]
    2a7c:	b	2538 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x20>
    2a80:	adrp	x3, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2a84:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2a88:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2a8c:	add	x3, x3, #0x0
    2a90:	add	x1, x1, #0x0
    2a94:	add	x0, x0, #0x0
    2a98:	mov	w2, #0x181                 	// #385
    2a9c:	bl	0 <__assert_fail>
    2aa0:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2aa4:	add	x1, x1, #0x0
    2aa8:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2aac:	b	2734 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x21c>

0000000000002ab0 <_ZN3lld12ErrorHandler5fatalERKN4llvm5TwineE>:
    2ab0:	stp	x29, x30, [sp, #-16]!
    2ab4:	mov	x29, sp
    2ab8:	bl	17a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    2abc:	mov	w0, #0x1                   	// #1
    2ac0:	bl	2f0 <_ZN3lld7exitLldEi>
    2ac4:	nop

0000000000002ac8 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>:
    2ac8:	stp	x29, x30, [sp, #-96]!
    2acc:	mov	x29, sp
    2ad0:	ldrb	w2, [x0, #49]
    2ad4:	cbnz	w2, 2c64 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x19c>
    2ad8:	stp	x21, x22, [sp, #32]
    2adc:	adrp	x21, 0 <__pthread_key_create>
    2ae0:	stp	x23, x24, [sp, #48]
    2ae4:	mov	x24, x0
    2ae8:	ldr	x0, [x21]
    2aec:	stp	x19, x20, [sp, #16]
    2af0:	mov	x19, x1
    2af4:	adrp	x20, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2af8:	cbz	x0, 2b0c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x44>
    2afc:	add	x0, x20, #0x0
    2b00:	add	x0, x0, #0x128
    2b04:	bl	0 <pthread_mutex_lock>
    2b08:	cbnz	w0, 2ce8 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x220>
    2b0c:	bl	260 <_ZN3lld4errsEv>
    2b10:	mov	x23, x0
    2b14:	ldp	x3, x2, [x0, #16]
    2b18:	add	x1, x20, #0x0
    2b1c:	add	x1, x1, #0x200
    2b20:	ldur	x22, [x1, #-112]
    2b24:	sub	x3, x3, x2
    2b28:	cmp	x3, x22
    2b2c:	ldur	x1, [x1, #-120]
    2b30:	b.cc	2c54 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x18c>  // b.lo, b.ul, b.last
    2b34:	cbnz	x22, 2ccc <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x204>
    2b38:	add	x22, sp, #0x40
    2b3c:	mov	x0, x24
    2b40:	mov	x8, x22
    2b44:	mov	x1, x19
    2b48:	bl	5f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
    2b4c:	ldp	x1, x2, [sp, #64]
    2b50:	mov	x0, x23
    2b54:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2b58:	mov	x1, x0
    2b5c:	ldp	x2, x3, [x0, #16]
    2b60:	sub	x2, x2, x3
    2b64:	cmp	x2, #0x1
    2b68:	b.ls	2ca0 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1d8>  // b.plast
    2b6c:	mov	w0, #0x203a                	// #8250
    2b70:	strh	w0, [x3]
    2b74:	ldr	x0, [x1, #24]
    2b78:	add	x0, x0, #0x2
    2b7c:	str	x0, [x1, #24]
    2b80:	mov	x0, x1
    2b84:	mov	w1, #0x5                   	// #5
    2b88:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    2b8c:	mov	x1, x0
    2b90:	ldp	x2, x3, [x0, #16]
    2b94:	sub	x2, x2, x3
    2b98:	cmp	x2, #0x8
    2b9c:	b.ls	2c88 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1c0>  // b.plast
    2ba0:	adrp	x0, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2ba4:	add	x0, x0, #0x0
    2ba8:	ldr	x2, [x0]
    2bac:	str	x2, [x3]
    2bb0:	ldrb	w0, [x0, #8]
    2bb4:	strb	w0, [x3, #8]
    2bb8:	ldr	x0, [x1, #24]
    2bbc:	add	x0, x0, #0x9
    2bc0:	str	x0, [x1, #24]
    2bc4:	mov	x0, x1
    2bc8:	mov	w1, #0x9                   	// #9
    2bcc:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    2bd0:	mov	x23, x0
    2bd4:	mov	x1, x23
    2bd8:	mov	x0, x19
    2bdc:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
    2be0:	ldp	x1, x0, [x23, #16]
    2be4:	cmp	x1, x0
    2be8:	b.eq	2c70 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1a8>  // b.none
    2bec:	mov	w1, #0xa                   	// #10
    2bf0:	strb	w1, [x0]
    2bf4:	ldr	x0, [x23, #24]
    2bf8:	add	x0, x0, #0x1
    2bfc:	str	x0, [x23, #24]
    2c00:	ldr	x0, [sp, #64]
    2c04:	add	x22, x22, #0x10
    2c08:	cmp	x0, x22
    2c0c:	b.eq	2c14 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x14c>  // b.none
    2c10:	bl	0 <_ZdlPv>
    2c14:	mov	x0, x19
    2c18:	add	x20, x20, #0x0
    2c1c:	bl	0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2c20:	mov	x3, x1
    2c24:	add	x1, x20, #0x200
    2c28:	mov	x2, x0
    2c2c:	ldr	x21, [x21]
    2c30:	stp	x2, x3, [x1, #-120]
    2c34:	cbz	x21, 2cb8 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1f0>
    2c38:	add	x0, x20, #0x128
    2c3c:	bl	0 <pthread_mutex_unlock>
    2c40:	ldp	x19, x20, [sp, #16]
    2c44:	ldp	x21, x22, [sp, #32]
    2c48:	ldp	x23, x24, [sp, #48]
    2c4c:	ldp	x29, x30, [sp], #96
    2c50:	ret
    2c54:	mov	x2, x22
    2c58:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2c5c:	mov	x23, x0
    2c60:	b	2b38 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x70>
    2c64:	bl	17a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    2c68:	ldp	x29, x30, [sp], #96
    2c6c:	ret
    2c70:	mov	x0, x23
    2c74:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2c78:	mov	x2, #0x1                   	// #1
    2c7c:	add	x1, x1, #0x0
    2c80:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2c84:	b	2c00 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x138>
    2c88:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2c8c:	add	x1, x1, #0x0
    2c90:	mov	x2, #0x9                   	// #9
    2c94:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2c98:	mov	x1, x0
    2c9c:	b	2bc4 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xfc>
    2ca0:	adrp	x1, 0 <_ZL12getSeparatorRKN4llvm5TwineE>
    2ca4:	add	x1, x1, #0x0
    2ca8:	mov	x2, #0x2                   	// #2
    2cac:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    2cb0:	mov	x1, x0
    2cb4:	b	2b80 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xb8>
    2cb8:	ldp	x19, x20, [sp, #16]
    2cbc:	ldp	x21, x22, [sp, #32]
    2cc0:	ldp	x23, x24, [sp, #48]
    2cc4:	ldp	x29, x30, [sp], #96
    2cc8:	ret
    2ccc:	mov	x0, x2
    2cd0:	mov	x2, x22
    2cd4:	bl	0 <memcpy>
    2cd8:	ldr	x2, [x23, #24]
    2cdc:	add	x2, x2, x22
    2ce0:	str	x2, [x23, #24]
    2ce4:	b	2b38 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x70>
    2ce8:	bl	0 <_ZSt20__throw_system_errori>
    2cec:	nop

0000000000002cf0 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE>:
    2cf0:	stp	x29, x30, [sp, #-288]!
    2cf4:	adrp	x4, 0 <_ZTVN4llvm19raw_svector_ostreamE>
    2cf8:	mov	x5, #0x8000000000          	// #549755813888
    2cfc:	mov	x29, sp
    2d00:	ldr	x4, [x4]
    2d04:	stp	x19, x20, [sp, #16]
    2d08:	add	x19, sp, #0x90
    2d0c:	add	x6, x19, #0x10
    2d10:	add	x4, x4, #0x10
    2d14:	mov	x20, x0
    2d18:	mov	w7, #0x1                   	// #1
    2d1c:	str	x21, [sp, #32]
    2d20:	add	x21, sp, #0x60
    2d24:	mov	x0, x21
    2d28:	mov	w3, #0x0                   	// #0
    2d2c:	mov	x2, #0x0                   	// #0
    2d30:	mov	x1, #0x0                   	// #0
    2d34:	stp	x4, xzr, [sp, #96]
    2d38:	stp	xzr, xzr, [sp, #112]
    2d3c:	str	w7, [sp, #128]
    2d40:	stp	x19, x6, [sp, #136]
    2d44:	str	x5, [sp, #152]
    2d48:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
    2d4c:	adrp	x2, 0 <_ZTVN4llvm27DiagnosticPrinterRawOStreamE>
    2d50:	mov	x0, x20
    2d54:	ldr	x3, [x20]
    2d58:	add	x1, sp, #0x38
    2d5c:	ldr	x2, [x2]
    2d60:	ldr	x3, [x3, #24]
    2d64:	add	x2, x2, #0x10
    2d68:	stp	x2, x21, [sp, #56]
    2d6c:	blr	x3
    2d70:	ldrb	w0, [x20, #12]
    2d74:	cmp	w0, #0x1
    2d78:	b.eq	2e00 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x110>  // b.none
    2d7c:	b.hi	2dd4 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xe4>  // b.pmore
    2d80:	mov	w0, #0x106                 	// #262
    2d84:	stp	x19, xzr, [sp, #72]
    2d88:	strh	w0, [sp, #88]
    2d8c:	bl	278 <_ZN3lld12errorHandlerEv>
    2d90:	add	x1, sp, #0x48
    2d94:	bl	17a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    2d98:	adrp	x1, 0 <_ZTVN4llvm17raw_pwrite_streamE>
    2d9c:	mov	x0, x21
    2da0:	add	x19, x19, #0x10
    2da4:	ldr	x1, [x1]
    2da8:	add	x1, x1, #0x10
    2dac:	str	x1, [sp, #96]
    2db0:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
    2db4:	ldr	x0, [sp, #144]
    2db8:	cmp	x0, x19
    2dbc:	b.eq	2dc4 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xd4>  // b.none
    2dc0:	bl	0 <free>
    2dc4:	ldp	x19, x20, [sp, #16]
    2dc8:	ldr	x21, [sp, #32]
    2dcc:	ldp	x29, x30, [sp], #288
    2dd0:	ret
    2dd4:	sub	w0, w0, #0x2
    2dd8:	and	w0, w0, #0xff
    2ddc:	cmp	w0, #0x1
    2de0:	b.hi	2d98 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xa8>  // b.pmore
    2de4:	mov	w0, #0x106                 	// #262
    2de8:	stp	x19, xzr, [sp, #72]
    2dec:	strh	w0, [sp, #88]
    2df0:	bl	278 <_ZN3lld12errorHandlerEv>
    2df4:	add	x1, sp, #0x48
    2df8:	bl	4e0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
    2dfc:	b	2d98 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xa8>
    2e00:	mov	w0, #0x106                 	// #262
    2e04:	stp	x19, xzr, [sp, #72]
    2e08:	strh	w0, [sp, #88]
    2e0c:	bl	278 <_ZN3lld12errorHandlerEv>
    2e10:	add	x1, sp, #0x48
    2e14:	bl	2ac8 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
    2e18:	b	2d98 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xa8>

Disassembly of section .text._ZNKSt5ctypeIcE8do_widenEc:

0000000000000000 <_ZNKSt5ctypeIcE8do_widenEc>:
   0:	mov	w0, w1
   4:	ret

Disassembly of section .text._ZNKSt5ctypeIcE9do_narrowEcc:

0000000000000000 <_ZNKSt5ctypeIcE9do_narrowEcc>:
   0:	mov	w0, w1
   4:	ret

Disassembly of section .text._ZN3lld12ErrorHandlerD2Ev:

0000000000000000 <_ZN3lld12ErrorHandlerD1Ev>:
   0:	ldr	x0, [x0, #56]
   4:	cbz	x0, 18 <_ZN3lld12ErrorHandlerD1Ev+0x18>
   8:	ldr	x1, [x0]
   c:	ldr	x1, [x1, #40]
  10:	mov	x16, x1
  14:	br	x16
  18:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x1]
   4:	cmp	w0, #0xd
   8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
   c:	cset	w0, ne  // ne = any
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x1]
   4:	cmp	w0, #0xd
   8:	ccmp	w0, #0xa, #0x4, ne  // ne = any
   c:	cset	w0, ne  // ne = any
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x0, #1]
   4:	ldrb	w1, [x1]
   8:	cmp	w1, w0
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	30 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x30>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldrh	w1, [x1]
  24:	strh	w1, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret
  30:	str	x1, [x0]
  34:	mov	w0, #0x0                   	// #0
  38:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w0, [x0, #8]
   4:	ldrb	w1, [x1]
   8:	cmp	w1, w0
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	30 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x30>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldp	x2, x3, [x1]
  24:	stp	x2, x3, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret
  30:	str	x1, [x0]
  34:	mov	w0, #0x0                   	// #0
  38:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	30 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x30>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldp	x2, x3, [x1]
  24:	stp	x2, x3, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret
  30:	str	x1, [x0]
  34:	mov	w0, #0x0                   	// #0
  38:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.none
   8:	cmp	w2, #0x3
   c:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
  10:	cmp	w2, #0x1
  14:	b.eq	30 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x30>  // b.none
  18:	mov	w0, #0x0                   	// #0
  1c:	ret
  20:	ldp	x2, x3, [x1]
  24:	stp	x2, x3, [x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	ret
  30:	str	x1, [x0]
  34:	mov	w0, #0x0                   	// #0
  38:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	mov	x2, #0x1                   	// #1
   8:	ldr	x0, [x0]
   c:	ubfx	x3, x1, #6, #2
  10:	lsl	x2, x2, x1
  14:	add	x0, x0, #0x78
  18:	ldr	x0, [x0, x3, lsl #3]
  1c:	tst	x2, x0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	mov	x2, #0x1                   	// #1
   8:	ldr	x0, [x0]
   c:	ubfx	x3, x1, #6, #2
  10:	lsl	x2, x2, x1
  14:	add	x0, x0, #0x80
  18:	ldr	x0, [x0, x3, lsl #3]
  1c:	tst	x2, x0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	mov	x2, #0x1                   	// #1
   8:	ldr	x0, [x0]
   c:	ubfx	x3, x1, #6, #2
  10:	lsl	x2, x2, x1
  14:	add	x0, x0, #0x80
  18:	ldr	x0, [x0, x3, lsl #3]
  1c:	tst	x2, x0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	mov	x2, #0x1                   	// #1
   8:	ldr	x0, [x0]
   c:	ubfx	x3, x1, #6, #2
  10:	lsl	x2, x2, x1
  14:	add	x0, x0, #0x80
  18:	ldr	x0, [x0, x3, lsl #3]
  1c:	tst	x2, x0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED1Ev>:
   0:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev>:
   0:	mov	x1, #0x68                  	// #104
   4:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>:
   0:	b	0 <_ZdlPv>

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>
   8:	mov	x29, sp
   c:	ldr	x2, [x2]
  10:	str	x19, [sp, #16]
  14:	add	x19, x0, #0x10
  18:	cmp	x1, x2
  1c:	b.eq	30 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x30>  // b.none
  20:	mov	x0, x1
  24:	bl	0 <_ZNSt19_Sp_make_shared_tag5_S_eqERKSt9type_info>
  28:	tst	w0, #0xff
  2c:	csel	x19, x19, xzr, ne  // ne = any
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x19, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x0
  18:	ldrb	w22, [x1]
  1c:	ldr	x19, [x19]
  20:	ldarb	w0, [x19]
  24:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  28:	tbz	w0, #0, 64 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x64>
  2c:	ldr	x0, [x21]
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x2, [x0]
  38:	mov	w1, w22
  3c:	ldr	x2, [x2, #32]
  40:	blr	x2
  44:	ldr	x20, [x20]
  48:	ldp	x21, x22, [sp, #32]
  4c:	ldrb	w1, [x20]
  50:	ldp	x19, x20, [sp, #16]
  54:	cmp	w1, w0, uxtb
  58:	cset	w0, ne  // ne = any
  5c:	ldp	x29, x30, [sp], #48
  60:	ret
  64:	mov	x0, x19
  68:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  6c:	bl	0 <__cxa_guard_acquire>
  70:	cbz	w0, 2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>
  74:	ldr	x0, [x21]
  78:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  7c:	ldr	x2, [x0]
  80:	mov	w1, #0x0                   	// #0
  84:	ldr	x2, [x2, #32]
  88:	blr	x2
  8c:	mov	w2, w0
  90:	ldr	x1, [x20]
  94:	mov	x0, x19
  98:	strb	w2, [x1]
  9c:	bl	0 <__cxa_guard_release>
  a0:	b	2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x19, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x0
  18:	ldrb	w22, [x1]
  1c:	ldr	x19, [x19]
  20:	ldarb	w0, [x19]
  24:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  28:	tbz	w0, #0, 64 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x64>
  2c:	ldr	x0, [x21]
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x2, [x0]
  38:	mov	w1, w22
  3c:	ldr	x2, [x2, #32]
  40:	blr	x2
  44:	ldr	x20, [x20]
  48:	ldp	x21, x22, [sp, #32]
  4c:	ldrb	w1, [x20]
  50:	ldp	x19, x20, [sp, #16]
  54:	cmp	w1, w0, uxtb
  58:	cset	w0, ne  // ne = any
  5c:	ldp	x29, x30, [sp], #48
  60:	ret
  64:	mov	x0, x19
  68:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  6c:	bl	0 <__cxa_guard_acquire>
  70:	cbz	w0, 2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>
  74:	ldr	x0, [x21]
  78:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  7c:	ldr	x2, [x0]
  80:	mov	w1, #0x0                   	// #0
  84:	ldr	x2, [x2, #32]
  88:	blr	x2
  8c:	mov	w2, w0
  90:	ldr	x1, [x20]
  94:	mov	x0, x19
  98:	strb	w2, [x1]
  9c:	bl	0 <__cxa_guard_release>
  a0:	b	2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldrb	w19, [x0, #8]
  10:	ldr	x0, [x0]
  14:	ldrb	w20, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x2, [x0]
  20:	mov	w1, w20
  24:	ldr	x2, [x2, #32]
  28:	blr	x2
  2c:	cmp	w19, w0, uxtb
  30:	cset	w0, eq  // eq = none
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldrb	w19, [x0, #8]
  10:	ldr	x0, [x0]
  14:	ldrb	w20, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x2, [x0]
  20:	mov	w1, w20
  24:	ldr	x2, [x2, #32]
  28:	blr	x2
  2c:	cmp	w19, w0, uxtb
  30:	cset	w0, eq  // eq = none
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldrb	w20, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x2, [x0]
  20:	mov	w1, w20
  24:	ldr	x2, [x2, #32]
  28:	blr	x2
  2c:	and	w20, w0, #0xff
  30:	ldr	x0, [x19]
  34:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  38:	ldr	x2, [x0]
  3c:	mov	w1, #0xa                   	// #10
  40:	ldr	x2, [x2, #32]
  44:	blr	x2
  48:	mov	w1, w0
  4c:	ldr	x0, [x19]
  50:	and	w19, w1, #0xff
  54:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  58:	ldr	x2, [x0]
  5c:	mov	w1, #0xd                   	// #13
  60:	ldr	x2, [x2, #32]
  64:	blr	x2
  68:	and	w0, w0, #0xff
  6c:	cmp	w20, w19
  70:	ccmp	w20, w0, #0x4, ne  // ne = any
  74:	cset	w0, ne  // ne = any
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldrb	w20, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x2, [x0]
  20:	mov	w1, w20
  24:	ldr	x2, [x2, #32]
  28:	blr	x2
  2c:	and	w20, w0, #0xff
  30:	ldr	x0, [x19]
  34:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  38:	ldr	x2, [x0]
  3c:	mov	w1, #0xa                   	// #10
  40:	ldr	x2, [x2, #32]
  44:	blr	x2
  48:	mov	w1, w0
  4c:	ldr	x0, [x19]
  50:	and	w19, w1, #0xff
  54:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  58:	ldr	x2, [x0]
  5c:	mov	w1, #0xd                   	// #13
  60:	ldr	x2, [x2, #32]
  64:	blr	x2
  68:	and	w0, w0, #0xff
  6c:	cmp	w20, w19
  70:	ccmp	w20, w0, #0x4, ne  // ne = any
  74:	cset	w0, ne  // ne = any
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x19, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	str	x21, [sp, #32]
  14:	ldr	x19, [x19]
  18:	ldrb	w21, [x1]
  1c:	ldarb	w0, [x19]
  20:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  24:	tbz	w0, #0, 48 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x48>
  28:	ldr	x20, [x20]
  2c:	ldrb	w0, [x20]
  30:	ldp	x19, x20, [sp, #16]
  34:	cmp	w0, w21
  38:	cset	w0, ne  // ne = any
  3c:	ldr	x21, [sp, #32]
  40:	ldp	x29, x30, [sp], #48
  44:	ret
  48:	mov	x0, x19
  4c:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  50:	bl	0 <__cxa_guard_acquire>
  54:	cbz	w0, 28 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x28>
  58:	ldr	x1, [x20]
  5c:	mov	x0, x19
  60:	strb	wzr, [x1]
  64:	bl	0 <__cxa_guard_release>
  68:	ldr	x20, [x20]
  6c:	ldrb	w0, [x20]
  70:	ldp	x19, x20, [sp, #16]
  74:	cmp	w0, w21
  78:	cset	w0, ne  // ne = any
  7c:	ldr	x21, [sp, #32]
  80:	ldp	x29, x30, [sp], #48
  84:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	adrp	x19, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	str	x21, [sp, #32]
  14:	ldr	x19, [x19]
  18:	ldrb	w21, [x1]
  1c:	ldarb	w0, [x19]
  20:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  24:	tbz	w0, #0, 48 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x48>
  28:	ldr	x20, [x20]
  2c:	ldrb	w0, [x20]
  30:	ldp	x19, x20, [sp, #16]
  34:	cmp	w0, w21
  38:	cset	w0, ne  // ne = any
  3c:	ldr	x21, [sp, #32]
  40:	ldp	x29, x30, [sp], #48
  44:	ret
  48:	mov	x0, x19
  4c:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  50:	bl	0 <__cxa_guard_acquire>
  54:	cbz	w0, 28 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x28>
  58:	ldr	x1, [x20]
  5c:	mov	x0, x19
  60:	strb	wzr, [x1]
  64:	bl	0 <__cxa_guard_release>
  68:	ldr	x20, [x20]
  6c:	ldrb	w0, [x20]
  70:	ldp	x19, x20, [sp, #16]
  74:	cmp	w0, w21
  78:	cset	w0, ne  // ne = any
  7c:	ldr	x21, [sp, #32]
  80:	ldp	x29, x30, [sp], #48
  84:	ret

Disassembly of section .text._ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev:

0000000000000000 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x20, [x0, #24]
  14:	cbz	x20, 48 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x48>
  18:	str	x21, [sp, #32]
  1c:	adrp	x21, 0 <__pthread_key_create>
  20:	ldr	x0, [x21]
  24:	cbz	x0, 58 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x58>
  28:	add	x1, x20, #0x8
  2c:	ldaxr	w0, [x1]
  30:	sub	w2, w0, #0x1
  34:	stlxr	w3, w2, [x1]
  38:	cbnz	w3, 2c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x2c>
  3c:	cmp	w0, #0x1
  40:	b.eq	6c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x6c>  // b.none
  44:	ldr	x21, [sp, #32]
  48:	add	x0, x19, #0x8
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZNSt6localeD1Ev>
  58:	ldr	w0, [x20, #8]
  5c:	sub	w1, w0, #0x1
  60:	str	w1, [x20, #8]
  64:	cmp	w0, #0x1
  68:	b.ne	44 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x44>  // b.any
  6c:	ldr	x1, [x20]
  70:	mov	x0, x20
  74:	ldr	x1, [x1, #16]
  78:	blr	x1
  7c:	ldr	x21, [x21]
  80:	cbz	x21, b8 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0xb8>
  84:	add	x1, x20, #0xc
  88:	ldaxr	w0, [x1]
  8c:	sub	w2, w0, #0x1
  90:	stlxr	w3, w2, [x1]
  94:	cbnz	w3, 88 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x88>
  98:	cmp	w0, #0x1
  9c:	b.ne	44 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x44>  // b.any
  a0:	ldr	x1, [x20]
  a4:	mov	x0, x20
  a8:	ldr	x1, [x1, #24]
  ac:	blr	x1
  b0:	ldr	x21, [sp, #32]
  b4:	b	48 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x48>
  b8:	ldr	w0, [x20, #12]
  bc:	sub	w1, w0, #0x1
  c0:	str	w1, [x20, #12]
  c4:	b	98 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED1Ev+0x98>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	ldr	x1, [x19, #184]
  18:	stp	x21, x22, [sp, #32]
  1c:	cmp	x0, x1
  20:	b.eq	39c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x39c>  // b.none
  24:	add	x1, x0, #0x1
  28:	str	x1, [x19, #176]
  2c:	ldr	x21, [x19, #192]
  30:	ldrb	w22, [x0]
  34:	add	x0, x21, x22
  38:	mov	x20, x22
  3c:	ldrb	w2, [x0, #313]
  40:	cbnz	w2, 6c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x6c>
  44:	ldr	x1, [x21]
  48:	adrp	x0, 0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv>
  4c:	add	x0, x0, #0x0
  50:	mov	w2, w22
  54:	ldr	x3, [x1, #64]
  58:	cmp	x3, x0
  5c:	b.ne	228 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x228>  // b.any
  60:	cbz	w2, 6c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x6c>
  64:	add	x21, x21, x22
  68:	strb	w2, [x21, #313]
  6c:	ldr	x3, [x19, #152]
  70:	ldrb	w1, [x3]
  74:	cbnz	w1, 84 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x84>
  78:	b	f8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xf8>
  7c:	ldrb	w1, [x3, #2]!
  80:	cbz	w1, f8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xf8>
  84:	cmp	w2, w1
  88:	b.ne	7c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x7c>  // b.any
  8c:	cmp	w20, #0x62
  90:	b.ne	cc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xcc>  // b.any
  94:	ldr	w0, [x19, #136]
  98:	cmp	w0, #0x2
  9c:	b.eq	cc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xcc>  // b.none
  a0:	mov	w0, #0x18                  	// #24
  a4:	str	w0, [x19, #144]
  a8:	add	x0, x19, #0xc8
  ac:	mov	w4, #0x70                  	// #112
  b0:	ldp	x21, x22, [sp, #32]
  b4:	mov	x3, #0x1                   	// #1
  b8:	ldr	x2, [x19, #208]
  bc:	mov	x1, #0x0                   	// #0
  c0:	ldp	x19, x20, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  cc:	mov	w0, #0x1                   	// #1
  d0:	str	w0, [x19, #144]
  d4:	ldr	x2, [x19, #208]
  d8:	add	x0, x19, #0xc8
  dc:	ldrb	w4, [x3, #1]
  e0:	ldp	x19, x20, [sp, #16]
  e4:	mov	x3, #0x1                   	// #1
  e8:	ldp	x21, x22, [sp, #32]
  ec:	mov	x1, #0x0                   	// #0
  f0:	ldp	x29, x30, [sp], #80
  f4:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  f8:	cmp	w20, #0x62
  fc:	b.eq	a0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xa0>  // b.none
 100:	cmp	w20, #0x42
 104:	b.eq	244 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x244>  // b.none
 108:	and	w0, w20, #0xffffffdf
 10c:	cmp	w0, #0x44
 110:	b.eq	1fc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1fc>  // b.none
 114:	mov	w0, #0xffffffdb            	// #-37
 118:	and	w0, w20, w0
 11c:	cmp	w0, #0x53
 120:	b.eq	1fc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1fc>  // b.none
 124:	cmp	w20, #0x63
 128:	b.eq	314 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x314>  // b.none
 12c:	cmp	w20, #0x78
 130:	mov	w0, #0x75                  	// #117
 134:	add	x22, x19, #0xc8
 138:	ccmp	w20, w0, #0x4, ne  // ne = any
 13c:	b.eq	25c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x25c>  // b.none
 140:	ldr	x1, [x19, #192]
 144:	ubfiz	x0, x20, #1, #8
 148:	ldr	x2, [x19, #208]
 14c:	ldr	x1, [x1, #48]
 150:	ldrh	w0, [x1, x0]
 154:	tbz	w0, #11, 380 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x380>
 158:	mov	x1, #0x0                   	// #0
 15c:	mov	w4, w20
 160:	mov	x0, x22
 164:	mov	x3, #0x1                   	// #1
 168:	stp	x23, x24, [sp, #48]
 16c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 170:	add	x24, x19, #0xd8
 174:	ldp	x0, x1, [x19, #176]
 178:	cmp	x1, x0
 17c:	b.ne	1a0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1a0>  // b.any
 180:	b	374 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x374>
 184:	strb	w23, [x1, x21]
 188:	str	x20, [x19, #208]
 18c:	ldr	x0, [x19, #200]
 190:	strb	wzr, [x0, x20]
 194:	ldp	x0, x1, [x19, #176]
 198:	cmp	x0, x1
 19c:	b.eq	374 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x374>  // b.none
 1a0:	ldr	x1, [x19, #192]
 1a4:	ldrb	w2, [x0]
 1a8:	ldr	x1, [x1, #48]
 1ac:	ldrh	w1, [x1, x2, lsl #1]
 1b0:	tbz	w1, #11, 374 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x374>
 1b4:	ldp	x1, x21, [x19, #200]
 1b8:	add	x2, x0, #0x1
 1bc:	str	x2, [x19, #176]
 1c0:	ldrb	w23, [x0]
 1c4:	cmp	x1, x24
 1c8:	add	x20, x21, #0x1
 1cc:	b.eq	30c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x30c>  // b.none
 1d0:	ldr	x0, [x22, #16]
 1d4:	cmp	x20, x0
 1d8:	b.ls	184 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x184>  // b.plast
 1dc:	mov	x1, x21
 1e0:	mov	x0, x22
 1e4:	mov	x4, #0x1                   	// #1
 1e8:	mov	x3, #0x0                   	// #0
 1ec:	mov	x2, #0x0                   	// #0
 1f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 1f4:	ldr	x1, [x19, #200]
 1f8:	b	184 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x184>
 1fc:	mov	w0, #0xe                   	// #14
 200:	str	w0, [x19, #144]
 204:	mov	w4, w20
 208:	add	x0, x19, #0xc8
 20c:	ldp	x21, x22, [sp, #32]
 210:	mov	x3, #0x1                   	// #1
 214:	ldr	x2, [x19, #208]
 218:	mov	x1, #0x0                   	// #0
 21c:	ldp	x19, x20, [sp, #16]
 220:	ldp	x29, x30, [sp], #80
 224:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 228:	mov	w2, #0x0                   	// #0
 22c:	mov	w1, w22
 230:	mov	x0, x21
 234:	blr	x3
 238:	and	w2, w0, #0xff
 23c:	cbnz	w2, 64 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x64>
 240:	b	6c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x6c>
 244:	mov	w0, #0x18                  	// #24
 248:	mov	w4, #0x6e                  	// #110
 24c:	str	w0, [x19, #144]
 250:	add	x0, x19, #0xc8
 254:	ldr	x2, [x19, #208]
 258:	b	e0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xe0>
 25c:	ldr	x0, [x19, #200]
 260:	cmp	w20, #0x78
 264:	stp	x23, x24, [sp, #48]
 268:	mov	w1, #0x4                   	// #4
 26c:	mov	w21, #0x0                   	// #0
 270:	stp	x25, x26, [sp, #64]
 274:	mov	w25, #0x2                   	// #2
 278:	add	x26, x19, #0xd8
 27c:	csel	w25, w25, w1, eq  // eq = none
 280:	str	xzr, [x19, #208]
 284:	strb	wzr, [x0]
 288:	ldp	x0, x1, [x19, #176]
 28c:	cmp	x0, x1
 290:	b.eq	3a4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x3a4>  // b.none
 294:	ldr	x1, [x19, #192]
 298:	ldrb	w2, [x0]
 29c:	ldr	x1, [x1, #48]
 2a0:	ldrh	w1, [x1, x2, lsl #1]
 2a4:	tbz	w1, #12, 3a4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x3a4>
 2a8:	ldp	x1, x23, [x19, #200]
 2ac:	add	x2, x0, #0x1
 2b0:	str	x2, [x19, #176]
 2b4:	ldrb	w24, [x0]
 2b8:	cmp	x1, x26
 2bc:	add	x20, x23, #0x1
 2c0:	b.eq	394 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x394>  // b.none
 2c4:	ldr	x0, [x22, #16]
 2c8:	cmp	x20, x0
 2cc:	b.hi	354 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x354>  // b.pmore
 2d0:	strb	w24, [x1, x23]
 2d4:	add	w21, w21, #0x1
 2d8:	str	x20, [x19, #208]
 2dc:	cmp	w25, w21
 2e0:	ldr	x0, [x19, #200]
 2e4:	strb	wzr, [x0, x20]
 2e8:	b.ne	288 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x288>  // b.any
 2ec:	mov	w0, #0x3                   	// #3
 2f0:	ldp	x25, x26, [sp, #64]
 2f4:	str	w0, [x19, #144]
 2f8:	ldp	x19, x20, [sp, #16]
 2fc:	ldp	x21, x22, [sp, #32]
 300:	ldp	x23, x24, [sp, #48]
 304:	ldp	x29, x30, [sp], #80
 308:	ret
 30c:	mov	x0, #0xf                   	// #15
 310:	b	1d4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1d4>
 314:	ldp	x4, x0, [x19, #176]
 318:	cmp	x4, x0
 31c:	b.eq	39c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x39c>  // b.none
 320:	add	x1, x4, #0x1
 324:	mov	w0, #0x1                   	// #1
 328:	ldp	x21, x22, [sp, #32]
 32c:	str	w0, [x19, #144]
 330:	str	x1, [x19, #176]
 334:	add	x0, x19, #0xc8
 338:	ldr	x2, [x19, #208]
 33c:	mov	x3, #0x1                   	// #1
 340:	ldp	x19, x20, [sp, #16]
 344:	mov	x1, #0x0                   	// #0
 348:	ldp	x29, x30, [sp], #80
 34c:	ldrb	w4, [x4]
 350:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 354:	mov	x1, x23
 358:	mov	x0, x22
 35c:	mov	x4, #0x1                   	// #1
 360:	mov	x3, #0x0                   	// #0
 364:	mov	x2, #0x0                   	// #0
 368:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 36c:	ldr	x1, [x19, #200]
 370:	b	2d0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2d0>
 374:	mov	w0, #0x4                   	// #4
 378:	str	w0, [x19, #144]
 37c:	b	2f8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2f8>
 380:	mov	w0, #0x1                   	// #1
 384:	mov	w4, w20
 388:	str	w0, [x19, #144]
 38c:	mov	x0, x22
 390:	b	e0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xe0>
 394:	mov	x0, #0xf                   	// #15
 398:	b	2c8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2c8>
 39c:	stp	x23, x24, [sp, #48]
 3a0:	stp	x25, x26, [sp, #64]
 3a4:	bl	0 <abort>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 58 <_ZN4llvm11raw_ostreamlsEPKc+0x58>
  14:	mov	x20, x1
  18:	mov	x0, x1
  1c:	str	x21, [sp, #32]
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x1, x0, [x19, #16]
  2c:	sub	x1, x1, x0
  30:	cmp	x21, x1
  34:	b.hi	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.pmore
  38:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  3c:	mov	x2, x21
  40:	mov	x1, x20
  44:	bl	0 <memcpy>
  48:	ldr	x0, [x19, #24]
  4c:	add	x0, x0, x21
  50:	ldr	x21, [sp, #32]
  54:	str	x0, [x19, #24]
  58:	mov	x0, x19
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret
  68:	mov	x2, x21
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  84:	mov	x0, x19
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	stp	x25, x26, [sp, #64]
  14:	mov	x26, x1
  18:	ldp	x23, x25, [x0]
  1c:	stp	x19, x20, [sp, #16]
  20:	stp	x21, x22, [sp, #32]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x25, x23
  2c:	cmp	x3, x1, asr #3
  30:	b.eq	14c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x14c>  // b.none
  34:	mov	x21, x0
  38:	mov	x20, x2
  3c:	asr	x0, x1, #3
  40:	sub	x27, x26, x23
  44:	cbz	x0, 134 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x24, #0x7ffffffffffffff8    	// #9223372036854775800
  50:	lsl	x0, x0, #1
  54:	b.ls	120 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x120>  // b.plast
  58:	mov	x0, x24
  5c:	bl	0 <_Znwm>
  60:	mov	x22, x0
  64:	add	x24, x0, x24
  68:	add	x19, x0, #0x8
  6c:	ldr	x0, [x20]
  70:	str	x0, [x22, x27]
  74:	str	xzr, [x20]
  78:	cmp	x26, x23
  7c:	b.eq	c4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>  // b.none
  80:	mov	x20, x22
  84:	mov	x19, x23
  88:	ldr	x0, [x19]
  8c:	str	xzr, [x19]
  90:	str	x0, [x20]
  94:	ldr	x0, [x19]
  98:	cbz	x0, a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  9c:	ldr	x1, [x0]
  a0:	ldr	x1, [x1, #8]
  a4:	blr	x1
  a8:	add	x19, x19, #0x8
  ac:	add	x20, x20, #0x8
  b0:	cmp	x26, x19
  b4:	b.ne	88 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x88>  // b.any
  b8:	sub	x19, x26, x23
  bc:	add	x19, x19, #0x8
  c0:	add	x19, x22, x19
  c4:	cmp	x26, x25
  c8:	b.eq	f0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf0>  // b.none
  cc:	mov	x2, x26
  d0:	mov	x3, x19
  d4:	nop
  d8:	ldr	x0, [x2], #8
  dc:	str	x0, [x3], #8
  e0:	cmp	x2, x25
  e4:	b.ne	d8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd8>  // b.any
  e8:	sub	x2, x2, x26
  ec:	add	x19, x19, x2
  f0:	cbz	x23, fc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xfc>
  f4:	mov	x0, x23
  f8:	bl	0 <_ZdlPv>
  fc:	ldp	x25, x26, [sp, #64]
 100:	ldr	x27, [sp, #80]
 104:	stp	x22, x19, [x21]
 108:	str	x24, [x21, #16]
 10c:	ldp	x19, x20, [sp, #16]
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x23, x24, [sp, #48]
 118:	ldp	x29, x30, [sp], #96
 11c:	ret
 120:	cbnz	x0, 13c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x13c>
 124:	mov	x19, #0x8                   	// #8
 128:	mov	x24, #0x0                   	// #0
 12c:	mov	x22, #0x0                   	// #0
 130:	b	6c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x6c>
 134:	mov	x24, #0x8                   	// #8
 138:	b	58 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 13c:	cmp	x0, x3
 140:	csel	x0, x0, x3, ls  // ls = plast
 144:	lsl	x24, x0, #3
 148:	b	58 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 14c:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 150:	add	x0, x0, #0x0
 154:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	ldp	x3, x2, [x0, #8]
   4:	mov	x4, x0
   8:	cmp	x3, x2
   c:	b.eq	24 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x24>  // b.none
  10:	ldr	x0, [x1]
  14:	str	xzr, [x1]
  18:	str	x0, [x3], #8
  1c:	str	x3, [x4, #8]
  20:	ret
  24:	mov	x2, x1
  28:	mov	x1, x3
  2c:	b	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev:

0000000000000000 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	adrp	x1, 0 <_ZTVN4llvm18raw_string_ostreamE>
   8:	mov	w3, #0x1                   	// #1
   c:	mov	x29, sp
  10:	ldr	x2, [x0]
  14:	strb	wzr, [sp, #64]
  18:	ldr	x1, [x1]
  1c:	stp	x19, x20, [sp, #16]
  20:	add	x20, sp, #0x30
  24:	ldr	x2, [x2, #16]
  28:	add	x4, x20, #0x10
  2c:	add	x1, x1, #0x10
  30:	str	x21, [sp, #32]
  34:	stp	x4, xzr, [sp, #48]
  38:	add	x21, sp, #0x50
  3c:	mov	x19, x8
  40:	stp	x1, xzr, [sp, #80]
  44:	mov	x1, x21
  48:	stp	xzr, xzr, [sp, #96]
  4c:	str	w3, [sp, #112]
  50:	str	x20, [sp, #120]
  54:	blr	x2
  58:	ldr	x0, [sp, #88]
  5c:	ldr	x1, [sp, #104]
  60:	cmp	x1, x0
  64:	b.eq	70 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0x70>  // b.none
  68:	mov	x0, x21
  6c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  70:	ldr	x2, [sp, #120]
  74:	add	x0, x19, #0x10
  78:	str	x0, [x19]
  7c:	mov	w3, #0x0                   	// #0
  80:	mov	x0, x19
  84:	add	x20, x20, #0x10
  88:	ldp	x1, x2, [x2]
  8c:	add	x2, x1, x2
  90:	bl	0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>
  94:	mov	x0, x21
  98:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  9c:	ldr	x0, [sp, #48]
  a0:	cmp	x0, x20
  a4:	b.eq	ac <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xac>  // b.none
  a8:	bl	0 <_ZdlPv>
  ac:	mov	x0, x19
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldr	x21, [sp, #32]
  b8:	ldp	x29, x30, [sp], #128
  bc:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	cmp	w2, #0x2
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x23, x0
  14:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  18:	cmp	w2, #0x3
  1c:	b.eq	2e0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2e0>  // b.none
  20:	cmp	w2, #0x1
  24:	b.eq	2c8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2c8>  // b.none
  28:	mov	w0, #0x0                   	// #0
  2c:	ldp	x23, x24, [sp, #48]
  30:	ldp	x29, x30, [sp], #96
  34:	ret
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x0, #0xa0                  	// #160
  40:	ldr	x22, [x1]
  44:	stp	x19, x20, [sp, #16]
  48:	stp	x25, x26, [sp, #64]
  4c:	str	x27, [sp, #80]
  50:	bl	0 <_Znwm>
  54:	mov	x21, x0
  58:	ldp	x0, x19, [x22]
  5c:	stp	xzr, xzr, [x21]
  60:	str	xzr, [x21, #16]
  64:	subs	x19, x19, x0
  68:	cbz	x19, 3cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3cc>
  6c:	b.mi	3fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3fc>  // b.first
  70:	mov	x0, x19
  74:	bl	0 <_Znwm>
  78:	mov	x3, x0
  7c:	add	x19, x3, x19
  80:	stp	x3, x3, [x21]
  84:	mov	x20, #0x0                   	// #0
  88:	str	x19, [x21, #16]
  8c:	ldp	x1, x0, [x22]
  90:	subs	x0, x0, x1
  94:	b.ne	3d4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3d4>  // b.any
  98:	ldp	x0, x19, [x22, #24]
  9c:	add	x25, x21, #0x18
  a0:	add	x3, x3, x20
  a4:	str	x3, [x21, #8]
  a8:	str	xzr, [x21, #24]
  ac:	mov	x24, #0x0                   	// #0
  b0:	stp	xzr, xzr, [x25, #8]
  b4:	sub	x19, x19, x0
  b8:	cmp	xzr, x19, asr #5
  bc:	asr	x0, x19, #5
  c0:	b.eq	dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xdc>  // b.none
  c4:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
  c8:	cmp	x0, x1
  cc:	b.hi	3fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3fc>  // b.pmore
  d0:	mov	x0, x19
  d4:	bl	0 <_Znwm>
  d8:	mov	x24, x0
  dc:	str	x24, [x21, #24]
  e0:	add	x19, x24, x19
  e4:	stp	x24, x19, [x25, #8]
  e8:	ldp	x27, x26, [x22, #24]
  ec:	cmp	x27, x26
  f0:	b.eq	138 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x138>  // b.none
  f4:	mov	x20, x27
  f8:	mov	x19, x24
  fc:	nop
 100:	add	x0, x19, #0x10
 104:	add	x20, x20, #0x20
 108:	ldur	x2, [x20, #-24]
 10c:	str	x0, [x19]
 110:	mov	w3, #0x0                   	// #0
 114:	mov	x0, x19
 118:	ldur	x1, [x20, #-32]
 11c:	add	x19, x19, #0x20
 120:	add	x2, x1, x2
 124:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 128:	cmp	x26, x20
 12c:	b.ne	100 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x100>  // b.any
 130:	sub	x26, x26, x27
 134:	add	x24, x24, x26
 138:	ldp	x0, x19, [x22, #48]
 13c:	add	x26, x21, #0x30
 140:	str	x24, [x25, #8]
 144:	str	xzr, [x21, #48]
 148:	stp	xzr, xzr, [x26, #8]
 14c:	sub	x19, x19, x0
 150:	cmp	xzr, x19, asr #6
 154:	asr	x0, x19, #6
 158:	b.eq	3ec <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3ec>  // b.none
 15c:	mov	x1, #0x1ffffffffffffff     	// #144115188075855871
 160:	cmp	x0, x1
 164:	b.hi	3fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3fc>  // b.pmore
 168:	mov	x0, x19
 16c:	bl	0 <_Znwm>
 170:	mov	x24, x0
 174:	str	x24, [x21, #48]
 178:	add	x19, x24, x19
 17c:	stp	x24, x19, [x26, #8]
 180:	ldp	x27, x25, [x22, #48]
 184:	cmp	x27, x25
 188:	b.eq	1f0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1f0>  // b.none
 18c:	mov	x20, x27
 190:	mov	x19, x24
 194:	nop
 198:	add	x0, x19, #0x10
 19c:	mov	w3, #0x0                   	// #0
 1a0:	ldr	x2, [x20, #8]
 1a4:	str	x0, [x19]
 1a8:	mov	x0, x19
 1ac:	add	x20, x20, #0x40
 1b0:	ldur	x1, [x20, #-64]
 1b4:	add	x2, x1, x2
 1b8:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 1bc:	mov	x0, x19
 1c0:	add	x1, x19, #0x30
 1c4:	ldur	x2, [x20, #-24]
 1c8:	mov	w3, #0x0                   	// #0
 1cc:	str	x1, [x0, #32]!
 1d0:	add	x19, x19, #0x40
 1d4:	ldur	x1, [x20, #-32]
 1d8:	add	x2, x1, x2
 1dc:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 1e0:	cmp	x25, x20
 1e4:	b.ne	198 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x198>  // b.any
 1e8:	sub	x25, x25, x27
 1ec:	add	x24, x24, x25
 1f0:	ldp	x0, x19, [x22, #72]
 1f4:	add	x20, x21, #0x48
 1f8:	str	x24, [x26, #8]
 1fc:	str	xzr, [x21, #72]
 200:	stp	xzr, xzr, [x20, #8]
 204:	sub	x19, x19, x0
 208:	cmp	xzr, x19, asr #2
 20c:	asr	x0, x19, #2
 210:	b.eq	3f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3f4>  // b.none
 214:	mov	x1, #0x1fffffffffffffff    	// #2305843009213693951
 218:	cmp	x0, x1
 21c:	b.hi	3fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3fc>  // b.pmore
 220:	mov	x0, x19
 224:	bl	0 <_Znwm>
 228:	str	x0, [x21, #72]
 22c:	add	x19, x0, x19
 230:	stp	x0, x19, [x20, #8]
 234:	ldp	x6, x3, [x22, #72]
 238:	cmp	x6, x3
 23c:	b.eq	270 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x270>  // b.none
 240:	mov	x1, x6
 244:	mov	x2, x0
 248:	ldrh	w5, [x1]
 24c:	add	x1, x1, #0x4
 250:	ldurb	w4, [x1, #-2]
 254:	add	x2, x2, #0x4
 258:	sturh	w5, [x2, #-4]
 25c:	cmp	x3, x1
 260:	sturb	w4, [x2, #-2]
 264:	b.ne	248 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x248>  // b.any
 268:	sub	x3, x3, x6
 26c:	add	x0, x0, x3
 270:	add	x2, x22, #0x80
 274:	add	x1, x21, #0x80
 278:	ldp	x25, x26, [sp, #64]
 27c:	ld1	{v0.16b, v1.16b}, [x2]
 280:	ldr	x27, [sp, #80]
 284:	str	x0, [x20, #8]
 288:	ldr	w0, [x22, #96]
 28c:	ldp	x19, x20, [sp, #16]
 290:	str	w0, [x21, #96]
 294:	ldr	x0, [x22, #104]
 298:	str	x0, [x21, #104]
 29c:	ldr	x0, [x22, #112]
 2a0:	str	x0, [x21, #112]
 2a4:	ldrb	w0, [x22, #120]
 2a8:	str	x21, [x23]
 2ac:	strb	w0, [x21, #120]
 2b0:	mov	w0, #0x0                   	// #0
 2b4:	ldp	x21, x22, [sp, #32]
 2b8:	st1	{v0.16b, v1.16b}, [x1]
 2bc:	ldp	x23, x24, [sp, #48]
 2c0:	ldp	x29, x30, [sp], #96
 2c4:	ret
 2c8:	ldr	x0, [x1]
 2cc:	str	x0, [x23]
 2d0:	mov	w0, #0x0                   	// #0
 2d4:	ldp	x23, x24, [sp, #48]
 2d8:	ldp	x29, x30, [sp], #96
 2dc:	ret
 2e0:	stp	x19, x20, [sp, #16]
 2e4:	ldr	x20, [x0]
 2e8:	cbz	x20, 3b8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3b8>
 2ec:	ldr	x0, [x20, #72]
 2f0:	stp	x21, x22, [sp, #32]
 2f4:	cbz	x0, 2fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2fc>
 2f8:	bl	0 <_ZdlPv>
 2fc:	ldp	x19, x21, [x20, #48]
 300:	cmp	x19, x21
 304:	b.eq	340 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x340>  // b.none
 308:	ldr	x0, [x19, #32]
 30c:	add	x1, x19, #0x30
 310:	cmp	x0, x1
 314:	b.eq	31c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x31c>  // b.none
 318:	bl	0 <_ZdlPv>
 31c:	mov	x1, x19
 320:	ldr	x0, [x1], #16
 324:	cmp	x0, x1
 328:	b.eq	330 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x330>  // b.none
 32c:	bl	0 <_ZdlPv>
 330:	add	x19, x19, #0x40
 334:	cmp	x21, x19
 338:	b.ne	308 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x308>  // b.any
 33c:	ldr	x21, [x20, #48]
 340:	cbz	x21, 34c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34c>
 344:	mov	x0, x21
 348:	bl	0 <_ZdlPv>
 34c:	ldp	x19, x21, [x20, #24]
 350:	cmp	x19, x21
 354:	b.eq	37c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x37c>  // b.none
 358:	mov	x1, x19
 35c:	ldr	x0, [x1], #16
 360:	cmp	x0, x1
 364:	b.eq	36c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x36c>  // b.none
 368:	bl	0 <_ZdlPv>
 36c:	add	x19, x19, #0x20
 370:	cmp	x21, x19
 374:	b.ne	358 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x358>  // b.any
 378:	ldr	x21, [x20, #24]
 37c:	cbz	x21, 388 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x388>
 380:	mov	x0, x21
 384:	bl	0 <_ZdlPv>
 388:	ldr	x0, [x20]
 38c:	cbz	x0, 394 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x394>
 390:	bl	0 <_ZdlPv>
 394:	mov	x0, x20
 398:	mov	x1, #0xa0                  	// #160
 39c:	bl	0 <_ZdlPvm>
 3a0:	mov	w0, #0x0                   	// #0
 3a4:	ldp	x19, x20, [sp, #16]
 3a8:	ldp	x21, x22, [sp, #32]
 3ac:	ldp	x23, x24, [sp, #48]
 3b0:	ldp	x29, x30, [sp], #96
 3b4:	ret
 3b8:	mov	w0, #0x0                   	// #0
 3bc:	ldp	x19, x20, [sp, #16]
 3c0:	ldp	x23, x24, [sp, #48]
 3c4:	ldp	x29, x30, [sp], #96
 3c8:	ret
 3cc:	mov	x3, #0x0                   	// #0
 3d0:	b	7c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x7c>
 3d4:	mov	x2, x0
 3d8:	mov	x20, x0
 3dc:	mov	x0, x3
 3e0:	bl	0 <memmove>
 3e4:	mov	x3, x0
 3e8:	b	98 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x98>
 3ec:	mov	x24, #0x0                   	// #0
 3f0:	b	174 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x174>
 3f4:	mov	x0, #0x0                   	// #0
 3f8:	b	228 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x228>
 3fc:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	cmp	w2, #0x2
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x23, x0
  14:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  18:	cmp	w2, #0x3
  1c:	b.eq	2e0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2e0>  // b.none
  20:	cmp	w2, #0x1
  24:	b.eq	2c8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2c8>  // b.none
  28:	mov	w0, #0x0                   	// #0
  2c:	ldp	x23, x24, [sp, #48]
  30:	ldp	x29, x30, [sp], #96
  34:	ret
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x0, #0xa0                  	// #160
  40:	ldr	x22, [x1]
  44:	stp	x19, x20, [sp, #16]
  48:	stp	x25, x26, [sp, #64]
  4c:	str	x27, [sp, #80]
  50:	bl	0 <_Znwm>
  54:	mov	x21, x0
  58:	ldp	x0, x19, [x22]
  5c:	stp	xzr, xzr, [x21]
  60:	str	xzr, [x21, #16]
  64:	subs	x19, x19, x0
  68:	cbz	x19, 3cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3cc>
  6c:	b.mi	3fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3fc>  // b.first
  70:	mov	x0, x19
  74:	bl	0 <_Znwm>
  78:	mov	x3, x0
  7c:	add	x19, x3, x19
  80:	stp	x3, x3, [x21]
  84:	mov	x20, #0x0                   	// #0
  88:	str	x19, [x21, #16]
  8c:	ldp	x1, x0, [x22]
  90:	subs	x0, x0, x1
  94:	b.ne	3d4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3d4>  // b.any
  98:	ldp	x0, x19, [x22, #24]
  9c:	add	x25, x21, #0x18
  a0:	add	x3, x3, x20
  a4:	str	x3, [x21, #8]
  a8:	str	xzr, [x21, #24]
  ac:	mov	x24, #0x0                   	// #0
  b0:	stp	xzr, xzr, [x25, #8]
  b4:	sub	x19, x19, x0
  b8:	cmp	xzr, x19, asr #5
  bc:	asr	x0, x19, #5
  c0:	b.eq	dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xdc>  // b.none
  c4:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
  c8:	cmp	x0, x1
  cc:	b.hi	3fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3fc>  // b.pmore
  d0:	mov	x0, x19
  d4:	bl	0 <_Znwm>
  d8:	mov	x24, x0
  dc:	str	x24, [x21, #24]
  e0:	add	x19, x24, x19
  e4:	stp	x24, x19, [x25, #8]
  e8:	ldp	x27, x26, [x22, #24]
  ec:	cmp	x27, x26
  f0:	b.eq	138 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x138>  // b.none
  f4:	mov	x20, x27
  f8:	mov	x19, x24
  fc:	nop
 100:	add	x0, x19, #0x10
 104:	add	x20, x20, #0x20
 108:	ldur	x2, [x20, #-24]
 10c:	str	x0, [x19]
 110:	mov	w3, #0x0                   	// #0
 114:	mov	x0, x19
 118:	ldur	x1, [x20, #-32]
 11c:	add	x19, x19, #0x20
 120:	add	x2, x1, x2
 124:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 128:	cmp	x26, x20
 12c:	b.ne	100 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x100>  // b.any
 130:	sub	x26, x26, x27
 134:	add	x24, x24, x26
 138:	ldp	x0, x19, [x22, #48]
 13c:	add	x26, x21, #0x30
 140:	str	x24, [x25, #8]
 144:	str	xzr, [x21, #48]
 148:	stp	xzr, xzr, [x26, #8]
 14c:	sub	x19, x19, x0
 150:	cmp	xzr, x19, asr #6
 154:	asr	x0, x19, #6
 158:	b.eq	3ec <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3ec>  // b.none
 15c:	mov	x1, #0x1ffffffffffffff     	// #144115188075855871
 160:	cmp	x0, x1
 164:	b.hi	3fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3fc>  // b.pmore
 168:	mov	x0, x19
 16c:	bl	0 <_Znwm>
 170:	mov	x24, x0
 174:	str	x24, [x21, #48]
 178:	add	x19, x24, x19
 17c:	stp	x24, x19, [x26, #8]
 180:	ldp	x27, x25, [x22, #48]
 184:	cmp	x27, x25
 188:	b.eq	1f0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1f0>  // b.none
 18c:	mov	x20, x27
 190:	mov	x19, x24
 194:	nop
 198:	add	x0, x19, #0x10
 19c:	mov	w3, #0x0                   	// #0
 1a0:	ldr	x2, [x20, #8]
 1a4:	str	x0, [x19]
 1a8:	mov	x0, x19
 1ac:	add	x20, x20, #0x40
 1b0:	ldur	x1, [x20, #-64]
 1b4:	add	x2, x1, x2
 1b8:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 1bc:	mov	x0, x19
 1c0:	add	x1, x19, #0x30
 1c4:	ldur	x2, [x20, #-24]
 1c8:	mov	w3, #0x0                   	// #0
 1cc:	str	x1, [x0, #32]!
 1d0:	add	x19, x19, #0x40
 1d4:	ldur	x1, [x20, #-32]
 1d8:	add	x2, x1, x2
 1dc:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 1e0:	cmp	x25, x20
 1e4:	b.ne	198 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x198>  // b.any
 1e8:	sub	x25, x25, x27
 1ec:	add	x24, x24, x25
 1f0:	ldp	x0, x19, [x22, #72]
 1f4:	add	x20, x21, #0x48
 1f8:	str	x24, [x26, #8]
 1fc:	str	xzr, [x21, #72]
 200:	stp	xzr, xzr, [x20, #8]
 204:	sub	x19, x19, x0
 208:	cmp	xzr, x19, asr #2
 20c:	asr	x0, x19, #2
 210:	b.eq	3f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3f4>  // b.none
 214:	mov	x1, #0x1fffffffffffffff    	// #2305843009213693951
 218:	cmp	x0, x1
 21c:	b.hi	3fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3fc>  // b.pmore
 220:	mov	x0, x19
 224:	bl	0 <_Znwm>
 228:	str	x0, [x21, #72]
 22c:	add	x19, x0, x19
 230:	stp	x0, x19, [x20, #8]
 234:	ldp	x6, x3, [x22, #72]
 238:	cmp	x6, x3
 23c:	b.eq	270 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x270>  // b.none
 240:	mov	x1, x6
 244:	mov	x2, x0
 248:	ldrh	w5, [x1]
 24c:	add	x1, x1, #0x4
 250:	ldurb	w4, [x1, #-2]
 254:	add	x2, x2, #0x4
 258:	sturh	w5, [x2, #-4]
 25c:	cmp	x3, x1
 260:	sturb	w4, [x2, #-2]
 264:	b.ne	248 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x248>  // b.any
 268:	sub	x3, x3, x6
 26c:	add	x0, x0, x3
 270:	add	x2, x22, #0x80
 274:	add	x1, x21, #0x80
 278:	ldp	x25, x26, [sp, #64]
 27c:	ld1	{v0.16b, v1.16b}, [x2]
 280:	ldr	x27, [sp, #80]
 284:	str	x0, [x20, #8]
 288:	ldr	w0, [x22, #96]
 28c:	ldp	x19, x20, [sp, #16]
 290:	str	w0, [x21, #96]
 294:	ldr	x0, [x22, #104]
 298:	str	x0, [x21, #104]
 29c:	ldr	x0, [x22, #112]
 2a0:	str	x0, [x21, #112]
 2a4:	ldrb	w0, [x22, #120]
 2a8:	str	x21, [x23]
 2ac:	strb	w0, [x21, #120]
 2b0:	mov	w0, #0x0                   	// #0
 2b4:	ldp	x21, x22, [sp, #32]
 2b8:	st1	{v0.16b, v1.16b}, [x1]
 2bc:	ldp	x23, x24, [sp, #48]
 2c0:	ldp	x29, x30, [sp], #96
 2c4:	ret
 2c8:	ldr	x0, [x1]
 2cc:	str	x0, [x23]
 2d0:	mov	w0, #0x0                   	// #0
 2d4:	ldp	x23, x24, [sp, #48]
 2d8:	ldp	x29, x30, [sp], #96
 2dc:	ret
 2e0:	stp	x19, x20, [sp, #16]
 2e4:	ldr	x20, [x0]
 2e8:	cbz	x20, 3b8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3b8>
 2ec:	ldr	x0, [x20, #72]
 2f0:	stp	x21, x22, [sp, #32]
 2f4:	cbz	x0, 2fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2fc>
 2f8:	bl	0 <_ZdlPv>
 2fc:	ldp	x19, x21, [x20, #48]
 300:	cmp	x19, x21
 304:	b.eq	340 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x340>  // b.none
 308:	ldr	x0, [x19, #32]
 30c:	add	x1, x19, #0x30
 310:	cmp	x0, x1
 314:	b.eq	31c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x31c>  // b.none
 318:	bl	0 <_ZdlPv>
 31c:	mov	x1, x19
 320:	ldr	x0, [x1], #16
 324:	cmp	x0, x1
 328:	b.eq	330 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x330>  // b.none
 32c:	bl	0 <_ZdlPv>
 330:	add	x19, x19, #0x40
 334:	cmp	x21, x19
 338:	b.ne	308 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x308>  // b.any
 33c:	ldr	x21, [x20, #48]
 340:	cbz	x21, 34c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34c>
 344:	mov	x0, x21
 348:	bl	0 <_ZdlPv>
 34c:	ldp	x19, x21, [x20, #24]
 350:	cmp	x19, x21
 354:	b.eq	37c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x37c>  // b.none
 358:	mov	x1, x19
 35c:	ldr	x0, [x1], #16
 360:	cmp	x0, x1
 364:	b.eq	36c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x36c>  // b.none
 368:	bl	0 <_ZdlPv>
 36c:	add	x19, x19, #0x20
 370:	cmp	x21, x19
 374:	b.ne	358 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x358>  // b.any
 378:	ldr	x21, [x20, #24]
 37c:	cbz	x21, 388 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x388>
 380:	mov	x0, x21
 384:	bl	0 <_ZdlPv>
 388:	ldr	x0, [x20]
 38c:	cbz	x0, 394 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x394>
 390:	bl	0 <_ZdlPv>
 394:	mov	x0, x20
 398:	mov	x1, #0xa0                  	// #160
 39c:	bl	0 <_ZdlPvm>
 3a0:	mov	w0, #0x0                   	// #0
 3a4:	ldp	x19, x20, [sp, #16]
 3a8:	ldp	x21, x22, [sp, #32]
 3ac:	ldp	x23, x24, [sp, #48]
 3b0:	ldp	x29, x30, [sp], #96
 3b4:	ret
 3b8:	mov	w0, #0x0                   	// #0
 3bc:	ldp	x19, x20, [sp, #16]
 3c0:	ldp	x23, x24, [sp, #48]
 3c4:	ldp	x29, x30, [sp], #96
 3c8:	ret
 3cc:	mov	x3, #0x0                   	// #0
 3d0:	b	7c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x7c>
 3d4:	mov	x2, x0
 3d8:	mov	x20, x0
 3dc:	mov	x0, x3
 3e0:	bl	0 <memmove>
 3e4:	mov	x3, x0
 3e8:	b	98 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x98>
 3ec:	mov	x24, #0x0                   	// #0
 3f0:	b	174 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x174>
 3f4:	mov	x0, #0x0                   	// #0
 3f8:	b	228 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x228>
 3fc:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	cmp	w2, #0x2
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x23, x0
  14:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  18:	cmp	w2, #0x3
  1c:	b.eq	2b0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2b0>  // b.none
  20:	cmp	w2, #0x1
  24:	b.eq	298 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x298>  // b.none
  28:	mov	w0, #0x0                   	// #0
  2c:	ldp	x23, x24, [sp, #48]
  30:	ldp	x29, x30, [sp], #96
  34:	ret
  38:	stp	x19, x20, [sp, #16]
  3c:	mov	x0, #0xa0                  	// #160
  40:	ldr	x20, [x1]
  44:	stp	x21, x22, [sp, #32]
  48:	stp	x25, x26, [sp, #64]
  4c:	str	x27, [sp, #80]
  50:	bl	0 <_Znwm>
  54:	mov	x19, x0
  58:	ldp	x0, x21, [x20]
  5c:	stp	xzr, xzr, [x19]
  60:	str	xzr, [x19, #16]
  64:	subs	x21, x21, x0
  68:	cbz	x21, 35c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x35c>
  6c:	b.mi	38c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38c>  // b.first
  70:	mov	x0, x21
  74:	bl	0 <_Znwm>
  78:	mov	x3, x0
  7c:	add	x21, x3, x21
  80:	stp	x3, x3, [x19]
  84:	mov	x22, #0x0                   	// #0
  88:	str	x21, [x19, #16]
  8c:	ldp	x1, x0, [x20]
  90:	subs	x0, x0, x1
  94:	b.ne	364 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x364>  // b.any
  98:	ldp	x0, x21, [x20, #24]
  9c:	add	x25, x19, #0x18
  a0:	add	x3, x3, x22
  a4:	str	x3, [x19, #8]
  a8:	str	xzr, [x19, #24]
  ac:	mov	x24, #0x0                   	// #0
  b0:	stp	xzr, xzr, [x25, #8]
  b4:	sub	x21, x21, x0
  b8:	cmp	xzr, x21, asr #5
  bc:	asr	x0, x21, #5
  c0:	b.eq	dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xdc>  // b.none
  c4:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
  c8:	cmp	x0, x1
  cc:	b.hi	38c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38c>  // b.pmore
  d0:	mov	x0, x21
  d4:	bl	0 <_Znwm>
  d8:	mov	x24, x0
  dc:	str	x24, [x19, #24]
  e0:	add	x21, x24, x21
  e4:	stp	x24, x21, [x25, #8]
  e8:	ldp	x27, x26, [x20, #24]
  ec:	cmp	x27, x26
  f0:	b.eq	138 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x138>  // b.none
  f4:	mov	x22, x27
  f8:	mov	x21, x24
  fc:	nop
 100:	add	x0, x21, #0x10
 104:	add	x22, x22, #0x20
 108:	ldur	x2, [x22, #-24]
 10c:	str	x0, [x21]
 110:	mov	w3, #0x0                   	// #0
 114:	mov	x0, x21
 118:	ldur	x1, [x22, #-32]
 11c:	add	x21, x21, #0x20
 120:	add	x2, x1, x2
 124:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 128:	cmp	x26, x22
 12c:	b.ne	100 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x100>  // b.any
 130:	sub	x26, x26, x27
 134:	add	x24, x24, x26
 138:	ldp	x0, x21, [x20, #48]
 13c:	add	x26, x19, #0x30
 140:	str	x24, [x25, #8]
 144:	str	xzr, [x19, #48]
 148:	stp	xzr, xzr, [x26, #8]
 14c:	sub	x21, x21, x0
 150:	cmp	xzr, x21, asr #1
 154:	asr	x0, x21, #1
 158:	b.eq	37c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x37c>  // b.none
 15c:	mov	x1, #0x3fffffffffffffff    	// #4611686018427387903
 160:	cmp	x0, x1
 164:	b.hi	38c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38c>  // b.pmore
 168:	mov	x0, x21
 16c:	bl	0 <_Znwm>
 170:	str	x0, [x19, #48]
 174:	add	x21, x0, x21
 178:	stp	x0, x21, [x26, #8]
 17c:	ldp	x6, x3, [x20, #48]
 180:	cmp	x6, x3
 184:	b.eq	1b8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1b8>  // b.none
 188:	mov	x1, x6
 18c:	mov	x2, x0
 190:	ldrb	w5, [x1]
 194:	add	x1, x1, #0x2
 198:	ldurb	w4, [x1, #-1]
 19c:	add	x2, x2, #0x2
 1a0:	sturb	w5, [x2, #-2]
 1a4:	cmp	x3, x1
 1a8:	sturb	w4, [x2, #-1]
 1ac:	b.ne	190 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x190>  // b.any
 1b0:	sub	x3, x3, x6
 1b4:	add	x0, x0, x3
 1b8:	add	x22, x19, #0x48
 1bc:	ldr	x21, [x20, #80]
 1c0:	str	x0, [x26, #8]
 1c4:	ldr	x0, [x20, #72]
 1c8:	str	xzr, [x19, #72]
 1cc:	stp	xzr, xzr, [x22, #8]
 1d0:	sub	x21, x21, x0
 1d4:	cmp	xzr, x21, asr #2
 1d8:	asr	x0, x21, #2
 1dc:	b.eq	384 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x384>  // b.none
 1e0:	mov	x1, #0x1fffffffffffffff    	// #2305843009213693951
 1e4:	cmp	x0, x1
 1e8:	b.hi	38c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38c>  // b.pmore
 1ec:	mov	x0, x21
 1f0:	bl	0 <_Znwm>
 1f4:	str	x0, [x19, #72]
 1f8:	add	x21, x0, x21
 1fc:	stp	x0, x21, [x22, #8]
 200:	ldp	x6, x3, [x20, #72]
 204:	cmp	x6, x3
 208:	b.eq	240 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x240>  // b.none
 20c:	mov	x1, x6
 210:	mov	x2, x0
 214:	nop
 218:	ldrh	w5, [x1]
 21c:	add	x1, x1, #0x4
 220:	ldurb	w4, [x1, #-2]
 224:	add	x2, x2, #0x4
 228:	sturh	w5, [x2, #-4]
 22c:	cmp	x3, x1
 230:	sturb	w4, [x2, #-2]
 234:	b.ne	218 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x218>  // b.any
 238:	sub	x3, x3, x6
 23c:	add	x0, x0, x3
 240:	add	x2, x20, #0x80
 244:	add	x1, x19, #0x80
 248:	ldp	x25, x26, [sp, #64]
 24c:	ld1	{v0.16b, v1.16b}, [x2]
 250:	ldr	x27, [sp, #80]
 254:	str	x0, [x22, #8]
 258:	ldr	w0, [x20, #96]
 25c:	ldp	x21, x22, [sp, #32]
 260:	str	w0, [x19, #96]
 264:	ldr	x0, [x20, #104]
 268:	str	x0, [x19, #104]
 26c:	ldr	x0, [x20, #112]
 270:	str	x0, [x19, #112]
 274:	ldrb	w0, [x20, #120]
 278:	str	x19, [x23]
 27c:	strb	w0, [x19, #120]
 280:	mov	w0, #0x0                   	// #0
 284:	ldp	x19, x20, [sp, #16]
 288:	st1	{v0.16b, v1.16b}, [x1]
 28c:	ldp	x23, x24, [sp, #48]
 290:	ldp	x29, x30, [sp], #96
 294:	ret
 298:	ldr	x0, [x1]
 29c:	str	x0, [x23]
 2a0:	mov	w0, #0x0                   	// #0
 2a4:	ldp	x23, x24, [sp, #48]
 2a8:	ldp	x29, x30, [sp], #96
 2ac:	ret
 2b0:	stp	x21, x22, [sp, #32]
 2b4:	ldr	x21, [x0]
 2b8:	cbz	x21, 348 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x348>
 2bc:	ldr	x0, [x21, #72]
 2c0:	stp	x19, x20, [sp, #16]
 2c4:	cbz	x0, 2cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2cc>
 2c8:	bl	0 <_ZdlPv>
 2cc:	ldr	x0, [x21, #48]
 2d0:	cbz	x0, 2d8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2d8>
 2d4:	bl	0 <_ZdlPv>
 2d8:	ldp	x19, x20, [x21, #24]
 2dc:	cmp	x19, x20
 2e0:	b.eq	30c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x30c>  // b.none
 2e4:	nop
 2e8:	mov	x1, x19
 2ec:	ldr	x0, [x1], #16
 2f0:	cmp	x0, x1
 2f4:	b.eq	2fc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2fc>  // b.none
 2f8:	bl	0 <_ZdlPv>
 2fc:	add	x19, x19, #0x20
 300:	cmp	x20, x19
 304:	b.ne	2e8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2e8>  // b.any
 308:	ldr	x20, [x21, #24]
 30c:	cbz	x20, 318 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x318>
 310:	mov	x0, x20
 314:	bl	0 <_ZdlPv>
 318:	ldr	x0, [x21]
 31c:	cbz	x0, 324 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x324>
 320:	bl	0 <_ZdlPv>
 324:	mov	x0, x21
 328:	mov	x1, #0xa0                  	// #160
 32c:	bl	0 <_ZdlPvm>
 330:	mov	w0, #0x0                   	// #0
 334:	ldp	x19, x20, [sp, #16]
 338:	ldp	x21, x22, [sp, #32]
 33c:	ldp	x23, x24, [sp, #48]
 340:	ldp	x29, x30, [sp], #96
 344:	ret
 348:	mov	w0, #0x0                   	// #0
 34c:	ldp	x21, x22, [sp, #32]
 350:	ldp	x23, x24, [sp, #48]
 354:	ldp	x29, x30, [sp], #96
 358:	ret
 35c:	mov	x3, #0x0                   	// #0
 360:	b	7c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x7c>
 364:	mov	x2, x0
 368:	mov	x22, x0
 36c:	mov	x0, x3
 370:	bl	0 <memmove>
 374:	mov	x3, x0
 378:	b	98 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x98>
 37c:	mov	x0, #0x0                   	// #0
 380:	b	170 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x170>
 384:	mov	x0, #0x0                   	// #0
 388:	b	1f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1f4>
 38c:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	cmp	w2, #0x2
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x23, x0
  14:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  18:	cmp	w2, #0x3
  1c:	b.eq	2a8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2a8>  // b.none
  20:	cmp	w2, #0x1
  24:	b.eq	290 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x290>  // b.none
  28:	mov	w0, #0x0                   	// #0
  2c:	ldp	x23, x24, [sp, #48]
  30:	ldp	x29, x30, [sp], #96
  34:	ret
  38:	stp	x19, x20, [sp, #16]
  3c:	mov	x0, #0x98                  	// #152
  40:	ldr	x20, [x1]
  44:	stp	x21, x22, [sp, #32]
  48:	stp	x25, x26, [sp, #64]
  4c:	str	x27, [sp, #80]
  50:	bl	0 <_Znwm>
  54:	mov	x19, x0
  58:	ldp	x0, x21, [x20]
  5c:	stp	xzr, xzr, [x19]
  60:	str	xzr, [x19, #16]
  64:	subs	x21, x21, x0
  68:	cbz	x21, 354 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x354>
  6c:	b.mi	384 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x384>  // b.first
  70:	mov	x0, x21
  74:	bl	0 <_Znwm>
  78:	mov	x3, x0
  7c:	add	x21, x3, x21
  80:	stp	x3, x3, [x19]
  84:	mov	x22, #0x0                   	// #0
  88:	str	x21, [x19, #16]
  8c:	ldp	x1, x0, [x20]
  90:	subs	x0, x0, x1
  94:	b.ne	35c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x35c>  // b.any
  98:	ldp	x0, x21, [x20, #24]
  9c:	add	x25, x19, #0x18
  a0:	add	x3, x3, x22
  a4:	str	x3, [x19, #8]
  a8:	str	xzr, [x19, #24]
  ac:	mov	x24, #0x0                   	// #0
  b0:	stp	xzr, xzr, [x25, #8]
  b4:	sub	x21, x21, x0
  b8:	cmp	xzr, x21, asr #5
  bc:	asr	x0, x21, #5
  c0:	b.eq	dc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xdc>  // b.none
  c4:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
  c8:	cmp	x0, x1
  cc:	b.hi	384 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x384>  // b.pmore
  d0:	mov	x0, x21
  d4:	bl	0 <_Znwm>
  d8:	mov	x24, x0
  dc:	str	x24, [x19, #24]
  e0:	add	x21, x24, x21
  e4:	stp	x24, x21, [x25, #8]
  e8:	ldp	x27, x26, [x20, #24]
  ec:	cmp	x27, x26
  f0:	b.eq	138 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x138>  // b.none
  f4:	mov	x22, x27
  f8:	mov	x21, x24
  fc:	nop
 100:	add	x0, x21, #0x10
 104:	add	x22, x22, #0x20
 108:	ldur	x2, [x22, #-24]
 10c:	str	x0, [x21]
 110:	mov	w3, #0x0                   	// #0
 114:	mov	x0, x21
 118:	ldur	x1, [x22, #-32]
 11c:	add	x21, x21, #0x20
 120:	add	x2, x1, x2
 124:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
 128:	cmp	x26, x22
 12c:	b.ne	100 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x100>  // b.any
 130:	sub	x26, x26, x27
 134:	add	x24, x24, x26
 138:	ldp	x0, x21, [x20, #48]
 13c:	add	x26, x19, #0x30
 140:	str	x24, [x25, #8]
 144:	str	xzr, [x19, #48]
 148:	stp	xzr, xzr, [x26, #8]
 14c:	sub	x21, x21, x0
 150:	cmp	xzr, x21, asr #1
 154:	asr	x0, x21, #1
 158:	b.eq	374 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x374>  // b.none
 15c:	mov	x1, #0x3fffffffffffffff    	// #4611686018427387903
 160:	cmp	x0, x1
 164:	b.hi	384 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x384>  // b.pmore
 168:	mov	x0, x21
 16c:	bl	0 <_Znwm>
 170:	str	x0, [x19, #48]
 174:	add	x21, x0, x21
 178:	stp	x0, x21, [x26, #8]
 17c:	ldp	x6, x3, [x20, #48]
 180:	cmp	x6, x3
 184:	b.eq	1b8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1b8>  // b.none
 188:	mov	x1, x6
 18c:	mov	x2, x0
 190:	ldrb	w5, [x1]
 194:	add	x1, x1, #0x2
 198:	ldurb	w4, [x1, #-1]
 19c:	add	x2, x2, #0x2
 1a0:	sturb	w5, [x2, #-2]
 1a4:	cmp	x3, x1
 1a8:	sturb	w4, [x2, #-1]
 1ac:	b.ne	190 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x190>  // b.any
 1b0:	sub	x3, x3, x6
 1b4:	add	x0, x0, x3
 1b8:	add	x22, x19, #0x48
 1bc:	ldr	x21, [x20, #80]
 1c0:	str	x0, [x26, #8]
 1c4:	ldr	x0, [x20, #72]
 1c8:	str	xzr, [x19, #72]
 1cc:	stp	xzr, xzr, [x22, #8]
 1d0:	sub	x21, x21, x0
 1d4:	cmp	xzr, x21, asr #2
 1d8:	asr	x0, x21, #2
 1dc:	b.eq	37c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x37c>  // b.none
 1e0:	mov	x1, #0x1fffffffffffffff    	// #2305843009213693951
 1e4:	cmp	x0, x1
 1e8:	b.hi	384 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x384>  // b.pmore
 1ec:	mov	x0, x21
 1f0:	bl	0 <_Znwm>
 1f4:	str	x0, [x19, #72]
 1f8:	add	x21, x0, x21
 1fc:	stp	x0, x21, [x22, #8]
 200:	ldp	x6, x3, [x20, #72]
 204:	cmp	x6, x3
 208:	b.eq	240 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x240>  // b.none
 20c:	mov	x1, x6
 210:	mov	x2, x0
 214:	nop
 218:	ldrh	w5, [x1]
 21c:	add	x1, x1, #0x4
 220:	ldurb	w4, [x1, #-2]
 224:	add	x2, x2, #0x4
 228:	sturh	w5, [x2, #-4]
 22c:	cmp	x3, x1
 230:	sturb	w4, [x2, #-2]
 234:	b.ne	218 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x218>  // b.any
 238:	sub	x3, x3, x6
 23c:	add	x0, x0, x3
 240:	add	x2, x20, #0x78
 244:	add	x1, x19, #0x78
 248:	ldp	x25, x26, [sp, #64]
 24c:	ld1	{v0.16b, v1.16b}, [x2]
 250:	ldr	x27, [sp, #80]
 254:	str	x0, [x22, #8]
 258:	ldr	w0, [x20, #96]
 25c:	ldp	x21, x22, [sp, #32]
 260:	str	w0, [x19, #96]
 264:	ldr	x0, [x20, #104]
 268:	str	x0, [x19, #104]
 26c:	ldrb	w0, [x20, #112]
 270:	str	x19, [x23]
 274:	strb	w0, [x19, #112]
 278:	mov	w0, #0x0                   	// #0
 27c:	ldp	x19, x20, [sp, #16]
 280:	st1	{v0.16b, v1.16b}, [x1]
 284:	ldp	x23, x24, [sp, #48]
 288:	ldp	x29, x30, [sp], #96
 28c:	ret
 290:	ldr	x0, [x1]
 294:	str	x0, [x23]
 298:	mov	w0, #0x0                   	// #0
 29c:	ldp	x23, x24, [sp, #48]
 2a0:	ldp	x29, x30, [sp], #96
 2a4:	ret
 2a8:	stp	x21, x22, [sp, #32]
 2ac:	ldr	x21, [x0]
 2b0:	cbz	x21, 340 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x340>
 2b4:	ldr	x0, [x21, #72]
 2b8:	stp	x19, x20, [sp, #16]
 2bc:	cbz	x0, 2c4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2c4>
 2c0:	bl	0 <_ZdlPv>
 2c4:	ldr	x0, [x21, #48]
 2c8:	cbz	x0, 2d0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2d0>
 2cc:	bl	0 <_ZdlPv>
 2d0:	ldp	x19, x20, [x21, #24]
 2d4:	cmp	x19, x20
 2d8:	b.eq	304 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x304>  // b.none
 2dc:	nop
 2e0:	mov	x1, x19
 2e4:	ldr	x0, [x1], #16
 2e8:	cmp	x0, x1
 2ec:	b.eq	2f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2f4>  // b.none
 2f0:	bl	0 <_ZdlPv>
 2f4:	add	x19, x19, #0x20
 2f8:	cmp	x20, x19
 2fc:	b.ne	2e0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x2e0>  // b.any
 300:	ldr	x20, [x21, #24]
 304:	cbz	x20, 310 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x310>
 308:	mov	x0, x20
 30c:	bl	0 <_ZdlPv>
 310:	ldr	x0, [x21]
 314:	cbz	x0, 31c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x31c>
 318:	bl	0 <_ZdlPv>
 31c:	mov	x0, x21
 320:	mov	x1, #0x98                  	// #152
 324:	bl	0 <_ZdlPvm>
 328:	mov	w0, #0x0                   	// #0
 32c:	ldp	x19, x20, [sp, #16]
 330:	ldp	x21, x22, [sp, #32]
 334:	ldp	x23, x24, [sp, #48]
 338:	ldp	x29, x30, [sp], #96
 33c:	ret
 340:	mov	w0, #0x0                   	// #0
 344:	ldp	x21, x22, [sp, #32]
 348:	ldp	x23, x24, [sp, #48]
 34c:	ldp	x29, x30, [sp], #96
 350:	ret
 354:	mov	x3, #0x0                   	// #0
 358:	b	7c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x7c>
 35c:	mov	x2, x0
 360:	mov	x22, x0
 364:	mov	x0, x3
 368:	bl	0 <memmove>
 36c:	mov	x3, x0
 370:	b	98 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x98>
 374:	mov	x0, #0x0                   	// #0
 378:	b	170 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x170>
 37c:	mov	x0, #0x0                   	// #0
 380:	b	1f4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1f4>
 384:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>:
   0:	cbz	x1, 90 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x90>
   4:	stp	x29, x30, [sp, #-64]!
   8:	mov	x3, #0x5555555555555555    	// #6148914691236517205
   c:	movk	x3, #0x555, lsl #48
  10:	mov	x29, sp
  14:	ldp	x2, x4, [x0]
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x0
  20:	ldr	x0, [x0, #16]
  24:	stp	x19, x20, [sp, #16]
  28:	mov	x20, x1
  2c:	sub	x19, x4, x2
  30:	sub	x0, x0, x4
  34:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  38:	asr	x22, x19, #3
  3c:	asr	x0, x0, #3
  40:	movk	x1, #0xaaab
  44:	mul	x0, x0, x1
  48:	mul	x22, x22, x1
  4c:	cmp	x0, x20
  50:	sub	x1, x3, x22
  54:	b.cc	94 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x94>  // b.lo, b.ul, b.last
  58:	mov	x2, x4
  5c:	mov	x3, x20
  60:	stp	xzr, xzr, [x2]
  64:	subs	x3, x3, #0x1
  68:	add	x2, x2, #0x18
  6c:	sturb	wzr, [x2, #-8]
  70:	b.ne	60 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x60>  // b.any
  74:	add	x20, x20, x20, lsl #1
  78:	add	x4, x4, x20, lsl #3
  7c:	str	x4, [x21, #8]
  80:	ldp	x19, x20, [sp, #16]
  84:	ldp	x21, x22, [sp, #32]
  88:	ldp	x29, x30, [sp], #64
  8c:	ret
  90:	ret
  94:	stp	x23, x24, [sp, #48]
  98:	cmp	x1, x20
  9c:	b.cc	14c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x14c>  // b.lo, b.ul, b.last
  a0:	cmp	x22, x20
  a4:	csel	x23, x22, x20, cs  // cs = hs, nlast
  a8:	add	x23, x22, x23
  ac:	cmp	x23, x3
  b0:	csel	x23, x23, x3, ls  // ls = plast
  b4:	add	x23, x23, x23, lsl #1
  b8:	lsl	x23, x23, #3
  bc:	mov	x0, x23
  c0:	bl	0 <_Znwm>
  c4:	mov	x1, x20
  c8:	mov	x24, x0
  cc:	add	x2, x0, x19
  d0:	stp	xzr, xzr, [x2]
  d4:	subs	x1, x1, #0x1
  d8:	add	x2, x2, #0x18
  dc:	sturb	wzr, [x2, #-8]
  e0:	b.ne	d0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xd0>  // b.any
  e4:	ldp	x0, x6, [x21]
  e8:	mov	x2, x24
  ec:	mov	x1, x0
  f0:	cmp	x0, x6
  f4:	b.eq	118 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x118>  // b.none
  f8:	ldp	x4, x5, [x1]
  fc:	stp	x4, x5, [x2]
 100:	add	x1, x1, #0x18
 104:	ldur	x3, [x1, #-8]
 108:	str	x3, [x2, #16]
 10c:	cmp	x6, x1
 110:	add	x2, x2, #0x18
 114:	b.ne	f8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xf8>  // b.any
 118:	cbz	x0, 120 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x120>
 11c:	bl	0 <_ZdlPv>
 120:	add	x20, x22, x20
 124:	add	x23, x24, x23
 128:	str	x23, [x21, #16]
 12c:	add	x20, x20, x20, lsl #1
 130:	add	x20, x24, x20, lsl #3
 134:	stp	x24, x20, [x21]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x23, x24, [sp, #48]
 144:	ldp	x29, x30, [sp], #64
 148:	ret
 14c:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>
 150:	add	x0, x0, #0x0
 154:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail6_StateIcED2Ev:

0000000000000000 <_ZNSt8__detail6_StateIcED1Ev>:
   0:	ldr	w1, [x0]
   4:	cmp	w1, #0xb
   8:	b.eq	10 <_ZNSt8__detail6_StateIcED1Ev+0x10>  // b.none
   c:	ret
  10:	ldr	x3, [x0, #32]
  14:	add	x1, x0, #0x10
  18:	cbz	x3, c <_ZNSt8__detail6_StateIcED1Ev+0xc>
  1c:	mov	x0, x1
  20:	mov	x16, x3
  24:	mov	w2, #0x3                   	// #3
  28:	br	x16

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x0, x0, #0x60
  14:	str	x21, [sp, #32]
  18:	bl	0 <_ZNSt6localeD1Ev>
  1c:	ldp	x20, x21, [x19, #72]
  20:	cmp	x20, x21
  24:	b.eq	40 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x40>  // b.none
  28:	mov	x0, x20
  2c:	add	x20, x20, #0x30
  30:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>
  34:	cmp	x21, x20
  38:	b.ne	28 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x28>  // b.any
  3c:	ldr	x21, [x19, #72]
  40:	cbz	x21, 4c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x4c>
  44:	mov	x0, x21
  48:	bl	0 <_ZdlPv>
  4c:	ldr	x0, [x19, #16]
  50:	cbz	x0, 64 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x64>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldr	x21, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	b	0 <_ZdlPv>
  64:	ldp	x19, x20, [sp, #16]
  68:	ldr	x21, [sp, #32]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZNSt8__detail6_StateIcEC2EOS1_:

0000000000000000 <_ZNSt8__detail6_StateIcEC1EOS1_>:
   0:	ldp	x2, x3, [x1]
   4:	stp	x2, x3, [x0]
   8:	ldr	w2, [x1]
   c:	ldp	x4, x5, [x1, #16]
  10:	cmp	w2, #0xb
  14:	ldp	x2, x3, [x1, #32]
  18:	stp	x4, x5, [x0, #16]
  1c:	stp	x2, x3, [x0, #32]
  20:	b.eq	28 <_ZNSt8__detail6_StateIcEC1EOS1_+0x28>  // b.none
  24:	ret
  28:	str	xzr, [x0, #32]
  2c:	ldp	x2, x3, [x1, #16]
  30:	stp	x2, x3, [x0, #16]
  34:	ldp	x2, x3, [x1, #32]
  38:	str	x2, [x0, #32]
  3c:	ldr	x2, [x0, #40]
  40:	stp	x4, x5, [x1, #16]
  44:	stp	xzr, x2, [x1, #32]
  48:	str	x3, [x0, #40]
  4c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x1, x0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x20, x0
  14:	b.eq	a0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xa0>  // b.none
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  20:	movk	x5, #0xaaab
  24:	ldp	x19, x21, [x1]
  28:	ldr	x2, [x0]
  2c:	ldr	x1, [x0, #16]
  30:	sub	x22, x21, x19
  34:	sub	x1, x1, x2
  38:	asr	x3, x22, #3
  3c:	asr	x1, x1, #3
  40:	mul	x3, x3, x5
  44:	mul	x1, x1, x5
  48:	cmp	x3, x1
  4c:	b.hi	b0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xb0>  // b.pmore
  50:	ldr	x4, [x0, #8]
  54:	add	x7, x2, x22
  58:	sub	x1, x4, x2
  5c:	asr	x0, x1, #3
  60:	mul	x0, x0, x5
  64:	cmp	x3, x0
  68:	b.hi	130 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x130>  // b.pmore
  6c:	cmp	x22, #0x0
  70:	b.le	98 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x98>
  74:	nop
  78:	ldrb	w0, [x19, #16]
  7c:	subs	x3, x3, #0x1
  80:	ldp	x4, x1, [x19]
  84:	stp	x4, x1, [x2]
  88:	add	x19, x19, #0x18
  8c:	strb	w0, [x2, #16]
  90:	add	x2, x2, #0x18
  94:	b.ne	78 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x78>  // b.any
  98:	ldp	x21, x22, [sp, #32]
  9c:	str	x7, [x20, #8]
  a0:	mov	x0, x20
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	ret
  b0:	str	x23, [sp, #48]
  b4:	mov	x23, #0x0                   	// #0
  b8:	cbz	x3, dc <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xdc>
  bc:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  c0:	movk	x0, #0x555, lsl #48
  c4:	cmp	x3, x0
  c8:	b.hi	194 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x194>  // b.pmore
  cc:	mov	x0, x22
  d0:	bl	0 <_Znwm>
  d4:	ldr	x2, [x20]
  d8:	mov	x23, x0
  dc:	mov	x1, x23
  e0:	cmp	x19, x21
  e4:	b.eq	108 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x108>  // b.none
  e8:	ldp	x4, x5, [x19]
  ec:	stp	x4, x5, [x1]
  f0:	add	x19, x19, #0x18
  f4:	ldur	x3, [x19, #-8]
  f8:	str	x3, [x1, #16]
  fc:	cmp	x21, x19
 100:	add	x1, x1, #0x18
 104:	b.ne	e8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xe8>  // b.any
 108:	cbz	x2, 114 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x114>
 10c:	mov	x0, x2
 110:	bl	0 <_ZdlPv>
 114:	add	x7, x23, x22
 118:	str	x23, [x20]
 11c:	str	x7, [x20, #16]
 120:	ldp	x21, x22, [sp, #32]
 124:	ldr	x23, [sp, #48]
 128:	str	x7, [x20, #8]
 12c:	b	a0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xa0>
 130:	cmp	x1, #0x0
 134:	add	x1, x19, x1
 138:	b.le	160 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x160>
 13c:	nop
 140:	ldrb	w3, [x19, #16]
 144:	subs	x0, x0, #0x1
 148:	ldp	x6, x5, [x19]
 14c:	stp	x6, x5, [x2]
 150:	add	x19, x19, #0x18
 154:	strb	w3, [x2, #16]
 158:	add	x2, x2, #0x18
 15c:	b.ne	140 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x140>  // b.any
 160:	cmp	x1, x21
 164:	b.eq	98 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x98>  // b.none
 168:	ldp	x2, x3, [x1]
 16c:	stp	x2, x3, [x4]
 170:	add	x1, x1, #0x18
 174:	ldur	x0, [x1, #-8]
 178:	str	x0, [x4, #16]
 17c:	cmp	x21, x1
 180:	add	x4, x4, #0x18
 184:	b.ne	168 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x168>  // b.any
 188:	ldp	x21, x22, [sp, #32]
 18c:	str	x7, [x20, #8]
 190:	b	a0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xa0>
 194:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	stp	x21, x22, [sp, #32]
  18:	add	x1, x0, #0x1
  1c:	str	x1, [x19, #176]
  20:	ldr	x20, [x19, #192]
  24:	ldrb	w22, [x0]
  28:	add	x0, x20, x22
  2c:	mov	x21, x22
  30:	ldrb	w0, [x0, #313]
  34:	cbnz	w0, 60 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x60>
  38:	ldr	x2, [x20]
  3c:	adrp	x1, 0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv>
  40:	add	x1, x1, #0x0
  44:	mov	w0, w22
  48:	ldr	x3, [x2, #64]
  4c:	cmp	x3, x1
  50:	b.ne	198 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x198>  // b.any
  54:	cbz	w0, 60 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x60>
  58:	add	x20, x20, x22
  5c:	strb	w0, [x20, #313]
  60:	ldr	x3, [x19, #152]
  64:	ldrb	w1, [x3]
  68:	cbnz	w1, 78 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x78>
  6c:	b	ac <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0xac>
  70:	ldrb	w1, [x3, #2]!
  74:	cbz	w1, ac <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0xac>
  78:	cmp	w1, w0
  7c:	b.ne	70 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x70>  // b.any
  80:	mov	w0, #0x1                   	// #1
  84:	mov	x1, #0x0                   	// #0
  88:	ldp	x21, x22, [sp, #32]
  8c:	str	w0, [x19, #144]
  90:	add	x0, x19, #0xc8
  94:	ldr	x2, [x19, #208]
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldp	x29, x30, [sp], #80
  a0:	ldrb	w4, [x3, #1]
  a4:	mov	x3, #0x1                   	// #1
  a8:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  ac:	ldr	x1, [x19, #192]
  b0:	ubfiz	x0, x21, #1, #8
  b4:	stp	x23, x24, [sp, #48]
  b8:	ldr	x1, [x1, #48]
  bc:	ldrh	w0, [x1, x0]
  c0:	str	x25, [sp, #64]
  c4:	tbz	w0, #11, 1dc <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1dc>
  c8:	sub	w0, w21, #0x38
  cc:	and	w0, w0, #0xff
  d0:	cmp	w0, #0x1
  d4:	b.ls	1dc <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1dc>  // b.plast
  d8:	ldr	x2, [x19, #208]
  dc:	add	x22, x19, #0xc8
  e0:	mov	w4, w21
  e4:	mov	x0, x22
  e8:	add	x25, x19, #0xd8
  ec:	mov	x3, #0x1                   	// #1
  f0:	mov	x1, #0x0                   	// #0
  f4:	mov	w23, #0x2                   	// #2
  f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  fc:	ldp	x2, x0, [x19, #176]
 100:	cmp	x2, x0
 104:	b.eq	170 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x170>  // b.none
 108:	ldr	x1, [x19, #192]
 10c:	ldrb	w0, [x2]
 110:	ldr	x3, [x1, #48]
 114:	ubfiz	x1, x0, #1, #8
 118:	sub	w0, w0, #0x38
 11c:	and	w0, w0, #0xff
 120:	ldrh	w1, [x3, x1]
 124:	tst	x1, #0x800
 128:	ccmp	w0, #0x1, #0x0, ne  // ne = any
 12c:	b.ls	170 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x170>  // b.plast
 130:	ldp	x0, x21, [x19, #200]
 134:	add	x1, x2, #0x1
 138:	str	x1, [x19, #176]
 13c:	ldrb	w24, [x2]
 140:	cmp	x0, x25
 144:	add	x20, x21, #0x1
 148:	b.eq	1d4 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1d4>  // b.none
 14c:	ldr	x1, [x22, #16]
 150:	cmp	x20, x1
 154:	b.hi	1b4 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1b4>  // b.pmore
 158:	strb	w24, [x0, x21]
 15c:	cmp	w23, #0x1
 160:	str	x20, [x19, #208]
 164:	ldr	x0, [x19, #200]
 168:	strb	wzr, [x0, x20]
 16c:	b.ne	190 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x190>  // b.any
 170:	mov	w0, #0x2                   	// #2
 174:	ldp	x21, x22, [sp, #32]
 178:	ldp	x23, x24, [sp, #48]
 17c:	ldr	x25, [sp, #64]
 180:	str	w0, [x19, #144]
 184:	ldp	x19, x20, [sp, #16]
 188:	ldp	x29, x30, [sp], #80
 18c:	ret
 190:	mov	w23, #0x1                   	// #1
 194:	b	fc <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0xfc>
 198:	mov	w1, w22
 19c:	mov	x0, x20
 1a0:	mov	w2, #0x0                   	// #0
 1a4:	blr	x3
 1a8:	and	w0, w0, #0xff
 1ac:	cbnz	w0, 58 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x58>
 1b0:	b	60 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x60>
 1b4:	mov	x0, x22
 1b8:	mov	x1, x21
 1bc:	mov	x4, #0x1                   	// #1
 1c0:	mov	x3, #0x0                   	// #0
 1c4:	mov	x2, #0x0                   	// #0
 1c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 1cc:	ldr	x0, [x19, #200]
 1d0:	b	158 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x158>
 1d4:	mov	x1, #0xf                   	// #15
 1d8:	b	150 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x150>
 1dc:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	stp	x21, x22, [sp, #32]
  18:	ldr	x1, [x19, #184]
  1c:	str	x23, [sp, #48]
  20:	cmp	x0, x1
  24:	b.eq	138 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x138>  // b.none
  28:	ldr	x21, [x19, #192]
  2c:	ldrb	w22, [x0]
  30:	ldr	x23, [x19, #160]
  34:	add	x0, x21, x22
  38:	mov	x20, x22
  3c:	ldrb	w1, [x0, #313]
  40:	cbnz	w1, 70 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x70>
  44:	ldr	x3, [x21]
  48:	adrp	x2, 0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>
  4c:	add	x2, x2, #0x0
  50:	mov	w1, w22
  54:	mov	w0, w22
  58:	ldr	x3, [x3, #64]
  5c:	cmp	x3, x2
  60:	b.ne	104 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x104>  // b.any
  64:	cbz	w0, 70 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x70>
  68:	add	x21, x21, x22
  6c:	strb	w0, [x21, #313]
  70:	mov	x0, x23
  74:	bl	0 <strchr>
  78:	cbz	x0, 84 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x84>
  7c:	ldrb	w0, [x0]
  80:	cbnz	w0, f8 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xf8>
  84:	ldr	w0, [x19, #140]
  88:	tbnz	w0, #7, 120 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x120>
  8c:	mov	w1, #0x120                 	// #288
  90:	tst	w0, w1
  94:	b.eq	138 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x138>  // b.none
  98:	ldr	x1, [x19, #192]
  9c:	ubfiz	x0, x20, #1, #8
  a0:	cmp	w20, #0x30
  a4:	ldr	x1, [x1, #48]
  a8:	ldrh	w0, [x1, x0]
  ac:	and	w0, w0, #0x800
  b0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  b4:	b.eq	138 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x138>  // b.none
  b8:	ldr	x2, [x19, #208]
  bc:	mov	w0, #0x4                   	// #4
  c0:	str	w0, [x19, #144]
  c4:	mov	w4, w20
  c8:	add	x0, x19, #0xc8
  cc:	mov	x3, #0x1                   	// #1
  d0:	mov	x1, #0x0                   	// #0
  d4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  d8:	ldr	x0, [x19, #176]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	add	x0, x0, #0x1
  e4:	ldr	x23, [sp, #48]
  e8:	str	x0, [x19, #176]
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldp	x29, x30, [sp], #64
  f4:	ret
  f8:	mov	w0, #0x1                   	// #1
  fc:	ldr	x2, [x19, #208]
 100:	b	c0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xc0>
 104:	mov	x0, x21
 108:	mov	w2, #0x0                   	// #0
 10c:	blr	x3
 110:	and	w0, w0, #0xff
 114:	mov	w1, w0
 118:	cbnz	w0, 68 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x68>
 11c:	b	70 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x70>
 120:	mov	x0, x19
 124:	ldp	x19, x20, [sp, #16]
 128:	ldp	x21, x22, [sp, #32]
 12c:	ldr	x23, [sp, #48]
 130:	ldp	x29, x30, [sp], #64
 134:	b	0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>
 138:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE14_M_scan_normalEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	stp	x21, x22, [sp, #32]
  18:	ldr	x21, [x19, #192]
  1c:	str	x23, [sp, #48]
  20:	add	x1, x0, #0x1
  24:	str	x1, [x19, #176]
  28:	ldr	x23, [x19, #160]
  2c:	ldrb	w22, [x0]
  30:	add	x0, x21, x22
  34:	mov	x20, x22
  38:	ldrb	w1, [x0, #313]
  3c:	cbnz	w1, 70 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x70>
  40:	ldr	x3, [x21]
  44:	adrp	x2, 0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>
  48:	add	x2, x2, #0x0
  4c:	mov	w1, w22
  50:	mov	w0, w22
  54:	ldr	x3, [x3, #64]
  58:	cmp	x3, x2
  5c:	b.ne	278 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x278>  // b.any
  60:	cmp	w0, #0x20
  64:	b.eq	70 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x70>  // b.none
  68:	add	x21, x21, x22
  6c:	strb	w0, [x21, #313]
  70:	mov	x0, x23
  74:	bl	0 <strchr>
  78:	cbz	x0, 248 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x248>
  7c:	cmp	w20, #0x5c
  80:	b.eq	144 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x144>  // b.none
  84:	cmp	w20, #0x28
  88:	b.eq	114 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x114>  // b.none
  8c:	cmp	w20, #0x29
  90:	b.eq	22c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x22c>  // b.none
  94:	cmp	w20, #0x5b
  98:	b.eq	290 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x290>  // b.none
  9c:	cmp	w20, #0x7b
  a0:	b.eq	1e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1e8>  // b.none
  a4:	and	w0, w20, #0xffffffdf
  a8:	cmp	w0, #0x5d
  ac:	b.eq	248 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x248>  // b.none
  b0:	ldr	x22, [x19, #192]
  b4:	mov	x21, x19
  b8:	mov	w23, w20
  bc:	add	x0, x22, w20, sxtw
  c0:	ldrb	w0, [x0, #313]
  c4:	cbnz	w0, 2f4 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2f4>
  c8:	ldr	x1, [x22]
  cc:	adrp	x0, 0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>
  d0:	add	x0, x0, #0x0
  d4:	ldr	x3, [x1, #64]
  d8:	cmp	x3, x0
  dc:	b.ne	2d8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2d8>  // b.any
  e0:	cbz	w20, ec <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xec>
  e4:	add	x22, x22, w23, sxtw
  e8:	strb	w20, [x22, #313]
  ec:	ldrb	w0, [x19]
  f0:	cbnz	w0, 100 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x100>
  f4:	b	130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
  f8:	ldrb	w0, [x21, #8]!
  fc:	cbz	w0, 130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
 100:	cmp	w20, w0
 104:	b.ne	f8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xf8>  // b.any
 108:	ldr	w0, [x21, #4]
 10c:	str	w0, [x19, #144]
 110:	b	130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
 114:	ldr	w0, [x19, #140]
 118:	tbnz	w0, #4, 188 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x188>
 11c:	tst	x0, #0x2
 120:	mov	w1, #0x6                   	// #6
 124:	mov	w0, #0x5                   	// #5
 128:	csel	w0, w0, w1, eq  // eq = none
 12c:	str	w0, [x19, #144]
 130:	ldp	x19, x20, [sp, #16]
 134:	ldp	x21, x22, [sp, #32]
 138:	ldr	x23, [sp, #48]
 13c:	ldp	x29, x30, [sp], #64
 140:	ret
 144:	ldp	x0, x1, [x19, #176]
 148:	cmp	x0, x1
 14c:	b.eq	330 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x330>  // b.none
 150:	ldr	w2, [x19, #140]
 154:	mov	w1, #0x120                 	// #288
 158:	tst	w2, w1
 15c:	b.eq	1fc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1fc>  // b.none
 160:	ldrb	w2, [x0]
 164:	sub	w1, w2, #0x28
 168:	cmp	w2, #0x7b
 16c:	and	w1, w1, #0xff
 170:	ccmp	w1, #0x1, #0x0, ne  // ne = any
 174:	b.hi	1fc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1fc>  // b.pmore
 178:	add	x1, x0, #0x1
 17c:	str	x1, [x19, #176]
 180:	ldrb	w20, [x0]
 184:	b	84 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x84>
 188:	ldr	x1, [x19, #176]
 18c:	ldrb	w2, [x1]
 190:	cmp	w2, #0x3f
 194:	b.ne	11c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x11c>  // b.any
 198:	ldr	x2, [x19, #184]
 19c:	add	x0, x1, #0x1
 1a0:	str	x0, [x19, #176]
 1a4:	cmp	x0, x2
 1a8:	b.eq	330 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x330>  // b.none
 1ac:	ldrb	w0, [x1, #1]
 1b0:	cmp	w0, #0x3a
 1b4:	b.eq	2fc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2fc>  // b.none
 1b8:	cmp	w0, #0x3d
 1bc:	b.eq	310 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x310>  // b.none
 1c0:	cmp	w0, #0x21
 1c4:	b.ne	330 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x330>  // b.any
 1c8:	mov	w0, #0x7                   	// #7
 1cc:	add	x1, x1, #0x2
 1d0:	mov	w4, #0x6e                  	// #110
 1d4:	str	w0, [x19, #144]
 1d8:	add	x0, x19, #0xc8
 1dc:	str	x1, [x19, #176]
 1e0:	ldr	x2, [x19, #208]
 1e4:	b	25c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x25c>
 1e8:	mov	w1, #0x1                   	// #1
 1ec:	mov	w0, #0xc                   	// #12
 1f0:	str	w1, [x19, #136]
 1f4:	str	w0, [x19, #144]
 1f8:	b	130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
 1fc:	ldp	x2, x1, [x19, #232]
 200:	asr	x3, x1, #1
 204:	add	x0, x19, x3
 208:	tbz	w1, #0, 214 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x214>
 20c:	ldr	x1, [x19, x3]
 210:	ldr	x2, [x1, x2]
 214:	mov	x16, x2
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldr	x23, [sp, #48]
 224:	ldp	x29, x30, [sp], #64
 228:	br	x16
 22c:	mov	w0, #0x8                   	// #8
 230:	str	w0, [x19, #144]
 234:	ldp	x19, x20, [sp, #16]
 238:	ldp	x21, x22, [sp, #32]
 23c:	ldr	x23, [sp, #48]
 240:	ldp	x29, x30, [sp], #64
 244:	ret
 248:	mov	w0, #0x1                   	// #1
 24c:	mov	w4, w20
 250:	ldr	x2, [x19, #208]
 254:	str	w0, [x19, #144]
 258:	add	x0, x19, #0xc8
 25c:	ldp	x19, x20, [sp, #16]
 260:	mov	x3, #0x1                   	// #1
 264:	ldp	x21, x22, [sp, #32]
 268:	mov	x1, #0x0                   	// #0
 26c:	ldr	x23, [sp, #48]
 270:	ldp	x29, x30, [sp], #64
 274:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 278:	mov	x0, x21
 27c:	mov	w2, #0x20                  	// #32
 280:	blr	x3
 284:	and	w0, w0, #0xff
 288:	mov	w1, w0
 28c:	b	60 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x60>
 290:	ldp	x0, x1, [x19, #176]
 294:	mov	w3, #0x2                   	// #2
 298:	mov	w2, #0x1                   	// #1
 29c:	str	w3, [x19, #136]
 2a0:	strb	w2, [x19, #168]
 2a4:	cmp	x0, x1
 2a8:	b.eq	2b8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2b8>  // b.none
 2ac:	ldrb	w1, [x0]
 2b0:	cmp	w1, #0x5e
 2b4:	b.eq	2c4 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2c4>  // b.none
 2b8:	mov	w0, #0x9                   	// #9
 2bc:	str	w0, [x19, #144]
 2c0:	b	130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
 2c4:	add	x0, x0, #0x1
 2c8:	mov	w1, #0xa                   	// #10
 2cc:	str	w1, [x19, #144]
 2d0:	str	x0, [x19, #176]
 2d4:	b	130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
 2d8:	mov	w1, w20
 2dc:	mov	x0, x22
 2e0:	mov	w2, #0x0                   	// #0
 2e4:	blr	x3
 2e8:	and	w20, w0, #0xff
 2ec:	cbnz	w20, e4 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xe4>
 2f0:	b	ec <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xec>
 2f4:	mov	w20, w0
 2f8:	b	ec <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xec>
 2fc:	add	x1, x1, #0x2
 300:	mov	w0, #0x6                   	// #6
 304:	str	w0, [x19, #144]
 308:	str	x1, [x19, #176]
 30c:	b	130 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x130>
 310:	mov	w0, #0x7                   	// #7
 314:	add	x1, x1, #0x2
 318:	mov	w4, #0x70                  	// #112
 31c:	str	w0, [x19, #144]
 320:	add	x0, x19, #0xc8
 324:	str	x1, [x19, #176]
 328:	ldr	x2, [x19, #208]
 32c:	b	25c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x25c>
 330:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #176]
  14:	ldr	x2, [x19, #184]
  18:	cmp	x0, x2
  1c:	b.eq	1ac <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x1ac>  // b.none
  20:	ldr	x3, [x19, #192]
  24:	add	x1, x0, #0x1
  28:	ldr	x5, [x3, #48]
  2c:	str	x1, [x19, #176]
  30:	ldrb	w4, [x0]
  34:	ubfiz	x3, x4, #1, #8
  38:	ldrh	w3, [x5, x3]
  3c:	tbnz	w3, #11, a4 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xa4>
  40:	cmp	w4, #0x2c
  44:	b.eq	90 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x90>  // b.none
  48:	ldr	w5, [x19, #140]
  4c:	mov	w3, #0x120                 	// #288
  50:	tst	w5, w3
  54:	b.eq	18c <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x18c>  // b.none
  58:	cmp	w4, #0x5c
  5c:	ccmp	x2, x1, #0x4, eq  // eq = none
  60:	b.eq	1ac <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x1ac>  // b.none
  64:	ldrb	w1, [x0, #1]
  68:	cmp	w1, #0x7d
  6c:	b.ne	1ac <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x1ac>  // b.any
  70:	add	x0, x0, #0x2
  74:	mov	w1, #0xd                   	// #13
  78:	str	wzr, [x19, #136]
  7c:	str	w1, [x19, #144]
  80:	str	x0, [x19, #176]
  84:	ldp	x19, x20, [sp, #16]
  88:	ldp	x29, x30, [sp], #64
  8c:	ret
  90:	mov	w0, #0x19                  	// #25
  94:	str	w0, [x19, #144]
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldp	x29, x30, [sp], #64
  a0:	ret
  a4:	ldr	x2, [x19, #208]
  a8:	stp	x23, x24, [sp, #48]
  ac:	mov	w0, #0x1a                  	// #26
  b0:	str	w0, [x19, #144]
  b4:	add	x23, x19, #0xc8
  b8:	mov	x1, #0x0                   	// #0
  bc:	mov	x0, x23
  c0:	mov	x3, #0x1                   	// #1
  c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  c8:	ldp	x0, x1, [x19, #176]
  cc:	cmp	x1, x0
  d0:	b.eq	174 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x174>  // b.none
  d4:	add	x24, x19, #0xd8
  d8:	stp	x21, x22, [sp, #32]
  dc:	b	fc <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xfc>
  e0:	strb	w22, [x1, x21]
  e4:	str	x20, [x19, #208]
  e8:	ldr	x0, [x19, #200]
  ec:	strb	wzr, [x0, x20]
  f0:	ldp	x0, x1, [x19, #176]
  f4:	cmp	x0, x1
  f8:	b.eq	170 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x170>  // b.none
  fc:	ldr	x1, [x19, #192]
 100:	ldrb	w2, [x0]
 104:	ldr	x1, [x1, #48]
 108:	ldrh	w1, [x1, x2, lsl #1]
 10c:	tbz	w1, #11, 170 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x170>
 110:	ldp	x1, x21, [x19, #200]
 114:	add	x2, x0, #0x1
 118:	str	x2, [x19, #176]
 11c:	ldrb	w22, [x0]
 120:	cmp	x1, x24
 124:	add	x20, x21, #0x1
 128:	b.eq	184 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x184>  // b.none
 12c:	ldr	x0, [x23, #16]
 130:	cmp	x20, x0
 134:	b.ls	e0 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xe0>  // b.plast
 138:	mov	x1, x21
 13c:	mov	x0, x23
 140:	mov	x4, #0x1                   	// #1
 144:	mov	x3, #0x0                   	// #0
 148:	mov	x2, #0x0                   	// #0
 14c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 150:	ldr	x1, [x19, #200]
 154:	strb	w22, [x1, x21]
 158:	str	x20, [x19, #208]
 15c:	ldr	x0, [x19, #200]
 160:	strb	wzr, [x0, x20]
 164:	ldp	x0, x1, [x19, #176]
 168:	cmp	x0, x1
 16c:	b.ne	fc <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xfc>  // b.any
 170:	ldp	x21, x22, [sp, #32]
 174:	ldp	x19, x20, [sp, #16]
 178:	ldp	x23, x24, [sp, #48]
 17c:	ldp	x29, x30, [sp], #64
 180:	ret
 184:	mov	x0, #0xf                   	// #15
 188:	b	130 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x130>
 18c:	cmp	w4, #0x7d
 190:	b.ne	1ac <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x1ac>  // b.any
 194:	mov	w0, #0xd                   	// #13
 198:	str	wzr, [x19, #136]
 19c:	str	w0, [x19, #144]
 1a0:	ldp	x19, x20, [sp, #16]
 1a4:	ldp	x29, x30, [sp], #64
 1a8:	ret
 1ac:	stp	x21, x22, [sp, #32]
 1b0:	stp	x23, x24, [sp, #48]
 1b4:	bl	0 <abort>

Disassembly of section .text._ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x23, x1
  18:	ldp	x24, x21, [x0]
  1c:	stp	x19, x20, [sp, #16]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x21, x24
  2c:	cmp	x3, x1, asr #3
  30:	b.eq	10c <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x10c>  // b.none
  34:	mov	x19, x0
  38:	mov	x22, x2
  3c:	asr	x0, x1, #3
  40:	sub	x26, x23, x24
  44:	cbz	x0, 104 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x104>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x25, #0x7ffffffffffffff8    	// #9223372036854775800
  50:	lsl	x0, x0, #1
  54:	b.ls	dc <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xdc>  // b.plast
  58:	mov	x0, x25
  5c:	bl	0 <_Znwm>
  60:	mov	x20, x0
  64:	add	x25, x0, x25
  68:	ldr	x0, [x22]
  6c:	add	x22, x26, #0x8
  70:	str	x0, [x20, x26]
  74:	sub	x21, x21, x23
  78:	add	x22, x20, x22
  7c:	cmp	x26, #0x0
  80:	add	x27, x22, x21
  84:	b.gt	b8 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xb8>
  88:	cmp	x21, #0x0
  8c:	b.gt	ec <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xec>
  90:	cbnz	x24, d0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xd0>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldp	x23, x24, [sp, #48]
  9c:	stp	x20, x27, [x19]
  a0:	str	x25, [x19, #16]
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x25, x26, [sp, #64]
  ac:	ldr	x27, [sp, #80]
  b0:	ldp	x29, x30, [sp], #96
  b4:	ret
  b8:	mov	x2, x26
  bc:	mov	x1, x24
  c0:	mov	x0, x20
  c4:	bl	0 <memmove>
  c8:	cmp	x21, #0x0
  cc:	b.gt	ec <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xec>
  d0:	mov	x0, x24
  d4:	bl	0 <_ZdlPv>
  d8:	b	94 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x94>
  dc:	cbnz	x0, 118 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x118>
  e0:	mov	x25, #0x0                   	// #0
  e4:	mov	x20, #0x0                   	// #0
  e8:	b	68 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x68>
  ec:	mov	x2, x21
  f0:	mov	x1, x23
  f4:	mov	x0, x22
  f8:	bl	0 <memcpy>
  fc:	cbz	x24, 94 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x94>
 100:	b	d0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xd0>
 104:	mov	x25, #0x8                   	// #8
 108:	b	58 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x58>
 10c:	adrp	x0, 0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt20__throw_length_errorPKc>
 118:	cmp	x0, x3
 11c:	csel	x0, x0, x3, ls  // ls = plast
 120:	lsl	x25, x0, #3
 124:	b	58 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x58>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE12_M_eat_classEc:

0000000000000000 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x23, x24, [sp, #48]
  14:	add	x24, x0, #0xc8
  18:	and	w23, w1, #0xff
  1c:	str	x25, [sp, #64]
  20:	add	x25, x0, #0xd8
  24:	ldr	x0, [x0, #200]
  28:	stp	x21, x22, [sp, #32]
  2c:	str	xzr, [x19, #208]
  30:	strb	wzr, [x0]
  34:	ldp	x2, x3, [x19, #176]
  38:	cmp	x3, x2
  3c:	b.ne	60 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x60>  // b.any
  40:	b	cc <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0xcc>
  44:	strb	w22, [x3, x21]
  48:	str	x20, [x19, #208]
  4c:	ldr	x1, [x19, #200]
  50:	strb	wzr, [x1, x20]
  54:	ldp	x2, x3, [x19, #176]
  58:	cmp	x2, x3
  5c:	b.eq	cc <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0xcc>  // b.none
  60:	mov	x1, x2
  64:	ldrb	w4, [x1], #1
  68:	cmp	w4, w23
  6c:	b.eq	d8 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0xd8>  // b.none
  70:	ldp	x3, x21, [x19, #200]
  74:	str	x1, [x19, #176]
  78:	ldrb	w22, [x2]
  7c:	cmp	x3, x25
  80:	add	x20, x21, #0x1
  84:	b.eq	d0 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0xd0>  // b.none
  88:	ldr	x1, [x24, #16]
  8c:	cmp	x20, x1
  90:	b.ls	44 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x44>  // b.plast
  94:	mov	x1, x21
  98:	mov	x3, #0x0                   	// #0
  9c:	mov	x2, #0x0                   	// #0
  a0:	mov	x0, x24
  a4:	mov	x4, #0x1                   	// #1
  a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
  ac:	ldr	x3, [x19, #200]
  b0:	strb	w22, [x3, x21]
  b4:	str	x20, [x19, #208]
  b8:	ldr	x1, [x19, #200]
  bc:	strb	wzr, [x1, x20]
  c0:	ldp	x2, x3, [x19, #176]
  c4:	cmp	x2, x3
  c8:	b.ne	60 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x60>  // b.any
  cc:	bl	0 <abort>
  d0:	mov	x1, #0xf                   	// #15
  d4:	b	8c <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x8c>
  d8:	str	x1, [x19, #176]
  dc:	ldrb	w0, [x2]
  e0:	cmp	w0, w23
  e4:	ccmp	x1, x3, #0x4, eq  // eq = none
  e8:	b.eq	cc <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0xcc>  // b.none
  ec:	add	x0, x2, #0x2
  f0:	str	x0, [x19, #176]
  f4:	ldrb	w0, [x2, #1]
  f8:	cmp	w0, #0x5d
  fc:	b.ne	cc <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0xcc>  // b.any
 100:	ldp	x19, x20, [sp, #16]
 104:	ldp	x21, x22, [sp, #32]
 108:	ldp	x23, x24, [sp, #48]
 10c:	ldr	x25, [sp, #64]
 110:	ldp	x29, x30, [sp], #80
 114:	ret

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldp	x1, x3, [x0, #176]
   c:	str	x19, [sp, #16]
  10:	cmp	x1, x3
  14:	b.eq	148 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x148>  // b.none
  18:	add	x2, x1, #0x1
  1c:	str	x2, [x0, #176]
  20:	mov	x19, x0
  24:	ldrb	w4, [x1]
  28:	cmp	w4, #0x2d
  2c:	b.eq	dc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xdc>  // b.none
  30:	cmp	w4, #0x5b
  34:	b.eq	84 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x84>  // b.none
  38:	cmp	w4, #0x5d
  3c:	b.eq	11c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x11c>  // b.none
  40:	cmp	w4, #0x5c
  44:	b.ne	b0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xb0>  // b.any
  48:	ldr	w1, [x19, #140]
  4c:	mov	w0, #0x90                  	// #144
  50:	tst	w1, w0
  54:	b.eq	b0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xb0>  // b.none
  58:	ldp	x1, x2, [x19, #232]
  5c:	asr	x3, x2, #1
  60:	add	x0, x19, x3
  64:	tbz	w2, #0, 70 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x70>
  68:	ldr	x2, [x19, x3]
  6c:	ldr	x1, [x2, x1]
  70:	blr	x1
  74:	strb	wzr, [x19, #168]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	cmp	x3, x2
  88:	b.eq	148 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x148>  // b.none
  8c:	ldrb	w2, [x1, #1]
  90:	mov	w3, #0x10                  	// #16
  94:	cmp	w2, #0x2e
  98:	b.eq	f8 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xf8>  // b.none
  9c:	cmp	w2, #0x3a
  a0:	mov	w3, #0xf                   	// #15
  a4:	b.eq	f8 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xf8>  // b.none
  a8:	cmp	w2, #0x3d
  ac:	b.eq	f4 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xf4>  // b.none
  b0:	ldr	x2, [x19, #208]
  b4:	mov	w0, #0x1                   	// #1
  b8:	str	w0, [x19, #144]
  bc:	mov	x3, #0x1                   	// #1
  c0:	add	x0, x19, #0xc8
  c4:	mov	x1, #0x0                   	// #0
  c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  cc:	strb	wzr, [x19, #168]
  d0:	ldr	x19, [sp, #16]
  d4:	ldp	x29, x30, [sp], #32
  d8:	ret
  dc:	mov	w0, #0x1c                  	// #28
  e0:	str	w0, [x19, #144]
  e4:	strb	wzr, [x19, #168]
  e8:	ldr	x19, [sp, #16]
  ec:	ldp	x29, x30, [sp], #32
  f0:	ret
  f4:	mov	w3, #0x11                  	// #17
  f8:	add	x2, x1, #0x2
  fc:	str	w3, [x19, #144]
 100:	str	x2, [x19, #176]
 104:	ldrb	w1, [x1, #1]
 108:	bl	0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>
 10c:	strb	wzr, [x19, #168]
 110:	ldr	x19, [sp, #16]
 114:	ldp	x29, x30, [sp], #32
 118:	ret
 11c:	ldr	w0, [x0, #140]
 120:	tbnz	w0, #4, 12c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x12c>
 124:	ldrb	w0, [x19, #168]
 128:	cbnz	w0, b0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xb0>
 12c:	mov	w0, #0xb                   	// #11
 130:	str	wzr, [x19, #136]
 134:	str	w0, [x19, #144]
 138:	strb	wzr, [x19, #168]
 13c:	ldr	x19, [sp, #16]
 140:	ldp	x29, x30, [sp], #32
 144:	ret
 148:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE10_M_advanceEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>:
   0:	ldp	x3, x2, [x0, #176]
   4:	mov	x1, x0
   8:	cmp	x3, x2
   c:	b.eq	38 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x38>  // b.none
  10:	ldr	w1, [x0, #136]
  14:	cbz	w1, 2c <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x2c>
  18:	cmp	w1, #0x2
  1c:	b.eq	30 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x30>  // b.none
  20:	cmp	w1, #0x1
  24:	b.eq	34 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x34>  // b.none
  28:	ret
  2c:	b	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>
  30:	b	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>
  34:	b	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>
  38:	mov	w0, #0x1b                  	// #27
  3c:	str	w0, [x1, #144]
  40:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x4, #0x3ffffffffffffff     	// #288230376151711743
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	ldp	x23, x24, [x0]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x21, x0
  20:	stp	x25, x26, [sp, #64]
  24:	sub	x0, x24, x23
  28:	stp	x27, x28, [sp, #80]
  2c:	cmp	x4, x0, asr #5
  30:	b.eq	238 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x238>  // b.none
  34:	mov	x28, x2
  38:	mov	x20, x1
  3c:	mov	x25, x3
  40:	asr	x19, x0, #5
  44:	sub	x2, x1, x23
  48:	cbz	x19, 210 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x210>
  4c:	cmp	x19, x19, lsl #1
  50:	lsl	x19, x19, #1
  54:	b.ls	204 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x204>  // b.plast
  58:	mov	x19, x4
  5c:	mov	x0, #0x7fffffffffffffe0    	// #9223372036854775776
  60:	str	x2, [sp, #104]
  64:	bl	0 <_Znwm>
  68:	ldr	x2, [sp, #104]
  6c:	mov	x22, x0
  70:	ldp	x8, x5, [x25]
  74:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  78:	add	x1, x22, x2
  7c:	movk	x3, #0xaaab
  80:	add	x26, x1, #0x8
  84:	ldr	x4, [x28]
  88:	str	x4, [x22, x2]
  8c:	sub	x27, x5, x8
  90:	str	xzr, [x1, #8]
  94:	stp	xzr, xzr, [x26, #8]
  98:	asr	x0, x27, #3
  9c:	mul	x0, x0, x3
  a0:	cbz	x0, c8 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xc8>
  a4:	mov	x2, #0x5555555555555555    	// #6148914691236517205
  a8:	movk	x2, #0x555, lsl #48
  ac:	cmp	x0, x2
  b0:	b.hi	224 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x224>  // b.pmore
  b4:	mov	x0, x27
  b8:	str	x1, [sp, #104]
  bc:	bl	0 <_Znwm>
  c0:	ldp	x8, x5, [x25]
  c4:	ldr	x1, [sp, #104]
  c8:	str	x0, [x1, #8]
  cc:	add	x27, x0, x27
  d0:	stp	x0, x27, [x26, #8]
  d4:	cmp	x8, x5
  d8:	b.eq	138 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x138>  // b.none
  dc:	mov	x3, x8
  e0:	mov	x4, x0
  e4:	nop
  e8:	ldp	x6, x7, [x3]
  ec:	stp	x6, x7, [x4]
  f0:	add	x3, x3, #0x18
  f4:	ldur	x1, [x3, #-8]
  f8:	str	x1, [x4, #16]
  fc:	cmp	x5, x3
 100:	add	x4, x4, #0x18
 104:	b.ne	e8 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xe8>  // b.any
 108:	sub	x3, x5, #0x18
 10c:	mov	x1, #0xaaab                	// #43691
 110:	sub	x3, x3, x8
 114:	movk	x1, #0xaaaa, lsl #16
 118:	movk	x1, #0xaaaa, lsl #32
 11c:	lsr	x3, x3, #3
 120:	movk	x1, #0xaaa, lsl #48
 124:	mul	x3, x3, x1
 128:	and	x3, x3, #0x1fffffffffffffff
 12c:	add	x3, x3, #0x1
 130:	add	x3, x3, x3, lsl #1
 134:	add	x0, x0, x3, lsl #3
 138:	str	x0, [x26, #8]
 13c:	cmp	x20, x23
 140:	b.eq	21c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x21c>  // b.none
 144:	mov	x4, x22
 148:	mov	x3, x23
 14c:	nop
 150:	ldp	x0, x1, [x3]
 154:	stp	x0, x1, [x4]
 158:	add	x3, x3, #0x20
 15c:	ldur	x0, [x3, #-16]
 160:	str	x0, [x4, #16]
 164:	add	x4, x4, #0x20
 168:	ldur	x0, [x3, #-8]
 16c:	stur	x0, [x4, #-8]
 170:	cmp	x20, x3
 174:	b.ne	150 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x150>  // b.any
 178:	sub	x25, x20, x23
 17c:	add	x25, x22, x25
 180:	add	x25, x25, #0x20
 184:	cmp	x20, x24
 188:	b.eq	1d0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x1d0>  // b.none
 18c:	mov	x2, x20
 190:	mov	x3, x25
 194:	nop
 198:	ldr	x1, [x2]
 19c:	str	x1, [x3]
 1a0:	ldr	x1, [x2, #8]
 1a4:	str	x1, [x3, #8]
 1a8:	ldr	x1, [x2, #16]
 1ac:	str	x1, [x3, #16]
 1b0:	ldr	x1, [x2, #24]
 1b4:	str	x1, [x3, #24]
 1b8:	add	x2, x2, #0x20
 1bc:	add	x3, x3, #0x20
 1c0:	cmp	x2, x24
 1c4:	b.ne	198 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x198>  // b.any
 1c8:	sub	x2, x2, x20
 1cc:	add	x25, x25, x2
 1d0:	cbz	x23, 1dc <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x1dc>
 1d4:	mov	x0, x23
 1d8:	bl	0 <_ZdlPv>
 1dc:	add	x19, x22, x19, lsl #5
 1e0:	ldp	x23, x24, [sp, #48]
 1e4:	ldp	x27, x28, [sp, #80]
 1e8:	stp	x22, x25, [x21]
 1ec:	str	x19, [x21, #16]
 1f0:	ldp	x19, x20, [sp, #16]
 1f4:	ldp	x21, x22, [sp, #32]
 1f8:	ldp	x25, x26, [sp, #64]
 1fc:	ldp	x29, x30, [sp], #112
 200:	ret
 204:	cbnz	x19, 228 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x228>
 208:	mov	x22, #0x0                   	// #0
 20c:	b	70 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x70>
 210:	mov	x0, #0x20                  	// #32
 214:	mov	x19, #0x1                   	// #1
 218:	b	60 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x60>
 21c:	mov	x25, x22
 220:	b	180 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x180>
 224:	bl	0 <_ZSt17__throw_bad_allocv>
 228:	cmp	x19, x4
 22c:	csel	x19, x19, x4, ls  // ls = plast
 230:	lsl	x0, x19, #5
 234:	b	60 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x60>
 238:	adrp	x0, 0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>
 23c:	add	x0, x0, #0x0
 240:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x2
  10:	ldr	x2, [x0, #16]
  14:	str	x23, [sp, #48]
  18:	ldr	x23, [x0, #8]
  1c:	cmp	x23, x2
  20:	b.eq	110 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0x110>  // b.none
  24:	stp	x21, x22, [sp, #32]
  28:	mov	x21, x23
  2c:	mov	x19, x0
  30:	ldp	x3, x22, [x20]
  34:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  38:	ldr	x0, [x1]
  3c:	str	x0, [x21], #8
  40:	movk	x2, #0xaaab
  44:	str	xzr, [x23, #8]
  48:	stp	xzr, xzr, [x21, #8]
  4c:	mov	x6, x23
  50:	sub	x22, x22, x3
  54:	asr	x0, x22, #3
  58:	mul	x0, x0, x2
  5c:	cbz	x0, 7c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0x7c>
  60:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  64:	movk	x1, #0x555, lsl #48
  68:	cmp	x0, x1
  6c:	b.hi	12c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0x12c>  // b.pmore
  70:	mov	x0, x22
  74:	bl	0 <_Znwm>
  78:	ldr	x6, [x19, #8]
  7c:	str	x0, [x23, #8]
  80:	add	x22, x0, x22
  84:	stp	x0, x22, [x21, #8]
  88:	ldp	x7, x1, [x20]
  8c:	cmp	x7, x1
  90:	b.eq	f0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0xf0>  // b.none
  94:	mov	x2, x7
  98:	mov	x3, x0
  9c:	nop
  a0:	ldp	x4, x5, [x2]
  a4:	stp	x4, x5, [x3]
  a8:	add	x2, x2, #0x18
  ac:	ldur	x4, [x2, #-8]
  b0:	str	x4, [x3, #16]
  b4:	cmp	x1, x2
  b8:	add	x3, x3, #0x18
  bc:	b.ne	a0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0xa0>  // b.any
  c0:	sub	x1, x1, #0x18
  c4:	mov	x2, #0xaaab                	// #43691
  c8:	sub	x1, x1, x7
  cc:	movk	x2, #0xaaaa, lsl #16
  d0:	movk	x2, #0xaaaa, lsl #32
  d4:	lsr	x1, x1, #3
  d8:	movk	x2, #0xaaa, lsl #48
  dc:	mul	x1, x1, x2
  e0:	and	x1, x1, #0x1fffffffffffffff
  e4:	add	x1, x1, #0x1
  e8:	add	x1, x1, x1, lsl #1
  ec:	add	x0, x0, x1, lsl #3
  f0:	ldr	x23, [sp, #48]
  f4:	str	x0, [x21, #8]
  f8:	add	x6, x6, #0x20
  fc:	ldp	x21, x22, [sp, #32]
 100:	str	x6, [x19, #8]
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x29, x30, [sp], #64
 10c:	ret
 110:	mov	x3, x20
 114:	mov	x2, x1
 118:	mov	x1, x23
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldr	x23, [sp, #48]
 124:	ldp	x29, x30, [sp], #64
 128:	b	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_>
 12c:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE5valueEci:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci>:
   0:	sub	sp, sp, #0x210
   4:	stp	x29, x30, [sp]
   8:	mov	x29, sp
   c:	stp	x27, x28, [sp, #80]
  10:	add	x27, sp, #0x70
  14:	add	x5, x27, #0x10
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	w23, w2
  20:	mov	w2, w1
  24:	mov	x1, #0x1                   	// #1
  28:	stp	x19, x20, [sp, #16]
  2c:	add	x19, sp, #0x90
  30:	mov	x0, x27
  34:	add	x24, x19, #0x78
  38:	stp	x21, x22, [sp, #32]
  3c:	adrp	x21, 0 <_ZTVSt9basic_iosIcSt11char_traitsIcEE>
  40:	adrp	x20, 0 <_ZTVNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEE>
  44:	stp	x25, x26, [sp, #64]
  48:	adrp	x22, 0 <_ZTVSt15basic_streambufIcSt11char_traitsIcEE>
  4c:	adrp	x26, 0 <_ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE>
  50:	stp	x5, x5, [sp, #104]
  54:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  58:	mov	x0, x24
  5c:	bl	0 <_ZNSt8ios_baseC2Ev>
  60:	strh	wzr, [sp, #488]
  64:	adrp	x0, 0 <_ZTTNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEE>
  68:	add	x28, x19, #0x10
  6c:	ldr	x1, [x21]
  70:	ldr	x0, [x0]
  74:	add	x1, x1, #0x10
  78:	ldp	x25, x0, [x0, #8]
  7c:	str	x0, [sp, #96]
  80:	ldur	x2, [x25, #-24]
  84:	str	x25, [sp, #144]
  88:	str	x1, [sp, #264]
  8c:	mov	x1, #0x0                   	// #0
  90:	str	xzr, [sp, #480]
  94:	stp	xzr, xzr, [sp, #496]
  98:	str	xzr, [sp, #512]
  9c:	str	xzr, [sp, #520]
  a0:	str	x0, [x19, x2]
  a4:	str	xzr, [sp, #152]
  a8:	ldur	x0, [x25, #-24]
  ac:	add	x0, x19, x0
  b0:	bl	0 <_ZNSt9basic_iosIcSt11char_traitsIcEE4initEPSt15basic_streambufIcS1_E>
  b4:	ldr	x1, [x20]
  b8:	add	x0, x19, #0x48
  bc:	ldr	x2, [x22]
  c0:	add	x3, x1, #0x18
  c4:	add	x1, x1, #0x40
  c8:	str	x3, [sp, #144]
  cc:	add	x2, x2, #0x10
  d0:	stp	x2, xzr, [sp, #160]
  d4:	stp	xzr, xzr, [sp, #176]
  d8:	stp	xzr, xzr, [sp, #192]
  dc:	str	xzr, [sp, #208]
  e0:	str	x1, [sp, #264]
  e4:	bl	0 <_ZNSt6localeC1Ev>
  e8:	ldr	x4, [x26]
  ec:	add	x7, x19, #0x68
  f0:	ldp	x1, x2, [sp, #112]
  f4:	add	x4, x4, #0x10
  f8:	add	x0, x19, #0x58
  fc:	mov	w3, #0x0                   	// #0
 100:	str	x4, [sp, #160]
 104:	str	wzr, [sp, #224]
 108:	str	x7, [sp, #232]
 10c:	add	x2, x1, x2
 110:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci>
 114:	ldr	x1, [sp, #232]
 118:	mov	w4, #0x8                   	// #8
 11c:	mov	x3, #0x0                   	// #0
 120:	mov	x2, #0x0                   	// #0
 124:	mov	x0, x28
 128:	str	w4, [sp, #224]
 12c:	bl	0 <_ZNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEE7_M_syncEPcmm>
 130:	mov	x0, x24
 134:	mov	x1, x28
 138:	bl	0 <_ZNSt9basic_iosIcSt11char_traitsIcEE4initEPSt15basic_streambufIcS1_E>
 13c:	ldp	x5, x0, [sp, #104]
 140:	cmp	x0, x5
 144:	b.eq	14c <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x14c>  // b.none
 148:	bl	0 <_ZdlPv>
 14c:	cmp	w23, #0x8
 150:	b.eq	210 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x210>  // b.none
 154:	cmp	w23, #0x10
 158:	b.eq	234 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x234>  // b.none
 15c:	mov	x1, x27
 160:	mov	x0, x19
 164:	bl	0 <_ZNSi10_M_extractIlEERSiRT_>
 168:	ldr	w1, [sp, #296]
 16c:	mov	w0, #0x5                   	// #5
 170:	tst	w1, w0
 174:	b.ne	258 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x258>  // b.any
 178:	ldr	w23, [sp, #112]
 17c:	ldr	x20, [x20]
 180:	add	x1, x19, #0x68
 184:	ldr	x26, [x26]
 188:	add	x2, x20, #0x18
 18c:	ldr	x0, [sp, #232]
 190:	add	x26, x26, #0x10
 194:	add	x20, x20, #0x40
 198:	str	x2, [sp, #144]
 19c:	str	x26, [sp, #160]
 1a0:	cmp	x0, x1
 1a4:	str	x20, [sp, #264]
 1a8:	b.eq	1b0 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x1b0>  // b.none
 1ac:	bl	0 <_ZdlPv>
 1b0:	ldr	x22, [x22]
 1b4:	add	x0, x19, #0x48
 1b8:	add	x22, x22, #0x10
 1bc:	str	x22, [sp, #160]
 1c0:	bl	0 <_ZNSt6localeD1Ev>
 1c4:	ldur	x1, [x25, #-24]
 1c8:	str	x25, [sp, #144]
 1cc:	ldr	x2, [sp, #96]
 1d0:	add	x0, x19, #0x78
 1d4:	ldr	x21, [x21]
 1d8:	str	x2, [x19, x1]
 1dc:	str	xzr, [sp, #152]
 1e0:	add	x21, x21, #0x10
 1e4:	str	x21, [sp, #264]
 1e8:	bl	0 <_ZNSt8ios_baseD2Ev>
 1ec:	mov	w0, w23
 1f0:	ldp	x29, x30, [sp]
 1f4:	ldp	x19, x20, [sp, #16]
 1f8:	ldp	x21, x22, [sp, #32]
 1fc:	ldp	x23, x24, [sp, #48]
 200:	ldp	x25, x26, [sp, #64]
 204:	ldp	x27, x28, [sp, #80]
 208:	add	sp, sp, #0x210
 20c:	ret
 210:	ldr	x0, [sp, #144]
 214:	mov	w2, #0xffffffb5            	// #-75
 218:	ldur	x1, [x0, #-24]
 21c:	add	x1, x19, x1
 220:	ldr	w0, [x1, #24]
 224:	and	w0, w0, w2
 228:	orr	w0, w0, #0x40
 22c:	str	w0, [x1, #24]
 230:	b	15c <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x15c>
 234:	ldr	x0, [sp, #144]
 238:	mov	w2, #0xffffffb5            	// #-75
 23c:	ldur	x1, [x0, #-24]
 240:	add	x1, x19, x1
 244:	ldr	w0, [x1, #24]
 248:	and	w0, w0, w2
 24c:	orr	w0, w0, #0x8
 250:	str	w0, [x1, #24]
 254:	b	15c <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x15c>
 258:	mov	w23, #0xffffffff            	// #-1
 25c:	b	17c <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x17c>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #280]
  14:	cbz	x0, 70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi+0x70>
  18:	mov	w22, w1
  1c:	str	x23, [sp, #48]
  20:	sxtw	x23, w1
  24:	mov	x0, #0x0                   	// #0
  28:	stp	x19, x20, [sp, #16]
  2c:	mov	x20, #0x0                   	// #0
  30:	mul	x19, x23, x0
  34:	ldr	x3, [x21, #272]
  38:	mov	w2, w22
  3c:	ldr	x0, [x21, #384]
  40:	ldrb	w1, [x3, x20]
  44:	add	x20, x20, #0x1
  48:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi>
  4c:	add	x0, x19, w0, sxtw
  50:	ldr	x3, [x21, #280]
  54:	cmp	x20, x3
  58:	b.cc	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi+0x30>  // b.lo, b.ul, b.last
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x21, x22, [sp, #32]
  64:	ldr	x23, [sp, #48]
  68:	ldp	x29, x30, [sp], #64
  6c:	ret
  70:	mov	w0, #0x0                   	// #0
  74:	ldp	x21, x22, [sp, #32]
  78:	ldp	x29, x30, [sp], #64
  7c:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	w20, [x0, #152]
  14:	cmp	w20, #0x2
  18:	b.eq	3c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x3c>  // b.none
  1c:	cmp	w20, #0x3
  20:	b.eq	94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x94>  // b.none
  24:	cmp	w20, #0x1
  28:	mov	w0, #0x0                   	// #0
  2c:	b.eq	bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0xbc>  // b.none
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret
  3c:	add	x1, x0, #0xd0
  40:	add	x20, x0, #0x110
  44:	mov	x0, x20
  48:	str	x21, [sp, #32]
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  50:	add	x21, x19, #0x8
  54:	mov	x0, x21
  58:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  5c:	mov	w1, #0x8                   	// #8
  60:	mov	x0, x19
  64:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  68:	ldr	x2, [x19, #280]
  6c:	mov	w4, w0
  70:	mov	x3, #0x1                   	// #1
  74:	mov	x0, x20
  78:	mov	x1, #0x0                   	// #0
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  80:	mov	w0, #0x1                   	// #1
  84:	ldp	x19, x20, [sp, #16]
  88:	ldr	x21, [sp, #32]
  8c:	ldp	x29, x30, [sp], #48
  90:	ret
  94:	add	x1, x0, #0xd0
  98:	add	x20, x0, #0x110
  9c:	mov	x0, x20
  a0:	str	x21, [sp, #32]
  a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  a8:	add	x21, x19, #0x8
  ac:	mov	x0, x21
  b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  b4:	mov	w1, #0x10                  	// #16
  b8:	b	60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x60>
  bc:	add	x1, x19, #0xd0
  c0:	add	x0, x19, #0x110
  c4:	str	x21, [sp, #32]
  c8:	add	x21, x19, #0x8
  cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  d0:	mov	x0, x21
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  d8:	mov	w0, w20
  dc:	ldr	x21, [sp, #32]
  e0:	b	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x30>

Disassembly of section .text._ZNSt8__detail6_StateIcEC2ERKS1_:

0000000000000000 <_ZNSt8__detail6_StateIcEC1ERKS1_>:
   0:	ldp	x2, x3, [x1]
   4:	stp	x2, x3, [x0]
   8:	ldr	w2, [x1]
   c:	ldp	x4, x5, [x1, #16]
  10:	cmp	w2, #0xb
  14:	ldp	x2, x3, [x1, #32]
  18:	stp	x4, x5, [x0, #16]
  1c:	stp	x2, x3, [x0, #32]
  20:	b.eq	28 <_ZNSt8__detail6_StateIcEC1ERKS1_+0x28>  // b.none
  24:	ret
  28:	stp	x29, x30, [sp, #-32]!
  2c:	mov	x29, sp
  30:	stp	x19, x20, [sp, #16]
  34:	add	x20, x0, #0x10
  38:	str	xzr, [x0, #32]
  3c:	ldr	x3, [x1, #32]
  40:	cbz	x3, 68 <_ZNSt8__detail6_StateIcEC1ERKS1_+0x68>
  44:	add	x19, x1, #0x10
  48:	mov	x0, x20
  4c:	mov	x1, x19
  50:	mov	w2, #0x2                   	// #2
  54:	blr	x3
  58:	ldr	x0, [x19, #16]
  5c:	str	x0, [x20, #16]
  60:	ldr	x0, [x19, #24]
  64:	str	x0, [x20, #24]
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret

Disassembly of section .text._ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x3, #0xaaab
   c:	mov	x29, sp
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x24, x0
  1c:	ldp	x23, x22, [x0]
  20:	stp	x19, x20, [sp, #16]
  24:	mov	x20, x1
  28:	stp	x25, x26, [sp, #64]
  2c:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  30:	movk	x1, #0x2aa, lsl #48
  34:	str	x27, [sp, #80]
  38:	sub	x0, x22, x23
  3c:	asr	x0, x0, #4
  40:	mul	x0, x0, x3
  44:	cmp	x0, x1
  48:	b.eq	1c4 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1c4>  // b.none
  4c:	mov	x19, x2
  50:	sub	x21, x20, x23
  54:	cbz	x0, 1a8 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1a8>
  58:	cmp	x0, x0, lsl #1
  5c:	mov	x26, #0x7fffffffffffffe0    	// #9223372036854775776
  60:	lsl	x0, x0, #1
  64:	b.ls	194 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x194>  // b.plast
  68:	mov	x0, x26
  6c:	bl	0 <_Znwm>
  70:	mov	x25, x0
  74:	add	x26, x0, x26
  78:	add	x27, x0, #0x30
  7c:	mov	x1, x19
  80:	add	x0, x25, x21
  84:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  88:	cmp	x20, x23
  8c:	b.eq	e4 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xe4>  // b.none
  90:	mov	x21, x25
  94:	mov	x19, x23
  98:	mov	x1, x19
  9c:	mov	x0, x21
  a0:	add	x19, x19, #0x30
  a4:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  a8:	cmp	x20, x19
  ac:	add	x21, x21, #0x30
  b0:	b.ne	98 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x98>  // b.any
  b4:	sub	x27, x20, #0x30
  b8:	mov	x0, #0xaaab                	// #43691
  bc:	sub	x27, x27, x23
  c0:	movk	x0, #0xaaaa, lsl #16
  c4:	movk	x0, #0xaaaa, lsl #32
  c8:	lsr	x27, x27, #4
  cc:	movk	x0, #0xaaa, lsl #48
  d0:	mul	x27, x27, x0
  d4:	and	x27, x27, #0xfffffffffffffff
  d8:	add	x27, x27, #0x2
  dc:	add	x27, x27, x27, lsl #1
  e0:	add	x27, x25, x27, lsl #4
  e4:	cmp	x20, x22
  e8:	mov	x19, x20
  ec:	mov	x21, x27
  f0:	b.eq	144 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x144>  // b.none
  f4:	nop
  f8:	mov	x1, x19
  fc:	mov	x0, x21
 100:	add	x19, x19, #0x30
 104:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 108:	cmp	x19, x22
 10c:	add	x21, x21, #0x30
 110:	b.ne	f8 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xf8>  // b.any
 114:	sub	x0, x22, x20
 118:	mov	x1, #0xaaab                	// #43691
 11c:	sub	x0, x0, #0x30
 120:	movk	x1, #0xaaaa, lsl #16
 124:	movk	x1, #0xaaaa, lsl #32
 128:	lsr	x0, x0, #4
 12c:	movk	x1, #0xaaa, lsl #48
 130:	mul	x0, x0, x1
 134:	and	x0, x0, #0xfffffffffffffff
 138:	add	x0, x0, #0x1
 13c:	add	x0, x0, x0, lsl #1
 140:	add	x27, x27, x0, lsl #4
 144:	cmp	x23, x22
 148:	mov	x19, x23
 14c:	b.eq	164 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x164>  // b.none
 150:	mov	x0, x19
 154:	add	x19, x19, #0x30
 158:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 15c:	cmp	x19, x22
 160:	b.ne	150 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x150>  // b.any
 164:	cbz	x23, 170 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x170>
 168:	mov	x0, x23
 16c:	bl	0 <_ZdlPv>
 170:	ldp	x19, x20, [sp, #16]
 174:	ldp	x21, x22, [sp, #32]
 178:	stp	x25, x27, [x24]
 17c:	str	x26, [x24, #16]
 180:	ldp	x23, x24, [sp, #48]
 184:	ldp	x25, x26, [sp, #64]
 188:	ldr	x27, [sp, #80]
 18c:	ldp	x29, x30, [sp], #96
 190:	ret
 194:	cbnz	x0, 1b0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1b0>
 198:	mov	x27, #0x30                  	// #48
 19c:	mov	x26, #0x0                   	// #0
 1a0:	mov	x25, #0x0                   	// #0
 1a4:	b	7c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x7c>
 1a8:	mov	x26, #0x30                  	// #48
 1ac:	b	68 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x68>
 1b0:	cmp	x0, x1
 1b4:	mov	x26, #0x30                  	// #48
 1b8:	csel	x0, x0, x1, ls  // ls = plast
 1bc:	mul	x26, x0, x26
 1c0:	b	68 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x68>
 1c4:	adrp	x0, 0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1c8:	add	x0, x0, #0x0
 1cc:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x3, x1
   8:	mov	w7, #0xb                   	// #11
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	add	x19, x0, #0x38
  18:	mov	x20, x0
  1c:	stp	x21, x22, [sp, #32]
  20:	add	x22, sp, #0x30
  24:	add	x21, sp, #0x60
  28:	ldp	x4, x5, [x3]
  2c:	str	w7, [sp, #48]
  30:	ldp	x6, x2, [x3, #16]
  34:	stp	xzr, xzr, [x3, #16]
  38:	ldp	x0, x1, [sp, #96]
  3c:	stp	x0, x1, [x3]
  40:	mov	x3, #0xffffffffffffffff    	// #-1
  44:	mov	x1, x22
  48:	mov	x0, x21
  4c:	str	x3, [sp, #56]
  50:	stp	x4, x5, [sp, #64]
  54:	stp	x6, x2, [sp, #80]
  58:	stp	x4, x5, [sp, #96]
  5c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  60:	ldp	x0, x1, [x19, #8]
  64:	cmp	x0, x1
  68:	b.eq	cc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xcc>  // b.none
  6c:	mov	x1, x21
  70:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  74:	ldr	x1, [x19, #8]
  78:	add	x1, x1, #0x30
  7c:	str	x1, [x19, #8]
  80:	ldr	x19, [x20, #56]
  84:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  88:	movk	x2, #0xaaab
  8c:	mov	x0, #0x86a0                	// #34464
  90:	sub	x19, x1, x19
  94:	movk	x0, #0x1, lsl #16
  98:	asr	x19, x19, #4
  9c:	mul	x19, x19, x2
  a0:	cmp	x19, x0
  a4:	b.hi	e4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xe4>  // b.pmore
  a8:	mov	x0, x21
  ac:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  b0:	mov	x0, x22
  b4:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  b8:	sub	x0, x19, #0x1
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x21, x22, [sp, #32]
  c4:	ldp	x29, x30, [sp], #144
  c8:	ret
  cc:	mov	x1, x0
  d0:	mov	x2, x21
  d4:	mov	x0, x19
  d8:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  dc:	ldr	x1, [x20, #64]
  e0:	b	80 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x80>
  e4:	bl	0 <abort>

Disassembly of section .text._ZNSt11_Deque_baseIlSaIlEED2Ev:

0000000000000000 <_ZNSt11_Deque_baseIlSaIlEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x21, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0]
  14:	cbz	x0, 54 <_ZNSt11_Deque_baseIlSaIlEED1Ev+0x54>
  18:	stp	x19, x20, [sp, #16]
  1c:	ldr	x20, [x21, #72]
  20:	ldr	x19, [x21, #40]
  24:	add	x20, x20, #0x8
  28:	cmp	x19, x20
  2c:	b.cs	44 <_ZNSt11_Deque_baseIlSaIlEED1Ev+0x44>  // b.hs, b.nlast
  30:	ldr	x0, [x19], #8
  34:	bl	0 <_ZdlPv>
  38:	cmp	x20, x19
  3c:	b.hi	30 <_ZNSt11_Deque_baseIlSaIlEED1Ev+0x30>  // b.pmore
  40:	ldr	x0, [x21]
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	b	0 <_ZdlPv>
  54:	ldr	x21, [sp, #32]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x1
  10:	and	w1, w3, #0xff
  14:	add	x22, sp, #0x70
  18:	stp	x19, x20, [sp, #16]
  1c:	stp	x23, x24, [sp, #48]
  20:	mov	x23, x2
  24:	add	x24, x22, #0x10
  28:	str	w1, [sp, #108]
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	stp	x24, xzr, [sp, #112]
  34:	cmp	x21, x23
  38:	strb	wzr, [sp, #128]
  3c:	b.eq	138 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x138>  // b.none
  40:	mov	x20, x0
  44:	stp	x25, x26, [sp, #64]
  48:	mov	x26, #0xf                   	// #15
  4c:	stp	x27, x28, [sp, #80]
  50:	adrp	x27, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
  54:	add	x27, x27, #0x0
  58:	b	b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xb0>
  5c:	ldr	x1, [x20]
  60:	ldr	x3, [x1, #64]
  64:	cmp	x3, x27
  68:	b.ne	19c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x19c>  // b.any
  6c:	add	x28, x20, w28, sxtw
  70:	cbz	w19, 78 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x78>
  74:	strb	w19, [x28, #313]
  78:	ldp	x2, x25, [sp, #112]
  7c:	add	x21, x21, #0x1
  80:	ldr	x0, [sp, #128]
  84:	cmp	x2, x24
  88:	add	x28, x25, #0x1
  8c:	csel	x0, x0, x26, ne  // ne = any
  90:	cmp	x28, x0
  94:	b.hi	fc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xfc>  // b.pmore
  98:	strb	w19, [x2, x25]
  9c:	cmp	x23, x21
  a0:	str	x28, [sp, #120]
  a4:	ldr	x0, [sp, #112]
  a8:	strb	wzr, [x0, x28]
  ac:	b.eq	130 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x130>  // b.none
  b0:	ldr	x2, [x20]
  b4:	mov	x0, x20
  b8:	ldrb	w1, [x21]
  bc:	ldr	x2, [x2, #32]
  c0:	blr	x2
  c4:	and	w19, w0, #0xff
  c8:	mov	w28, w19
  cc:	add	x1, x20, w19, sxtw
  d0:	ldrb	w1, [x1, #313]
  d4:	cbz	w1, 5c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x5c>
  d8:	ldp	x2, x25, [sp, #112]
  dc:	mov	w19, w1
  e0:	ldr	x0, [sp, #128]
  e4:	add	x21, x21, #0x1
  e8:	cmp	x2, x24
  ec:	add	x28, x25, #0x1
  f0:	csel	x0, x0, x26, ne  // ne = any
  f4:	cmp	x28, x0
  f8:	b.ls	98 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x98>  // b.plast
  fc:	mov	x0, x22
 100:	mov	x2, #0x0                   	// #0
 104:	mov	x1, x25
 108:	mov	x4, #0x1                   	// #1
 10c:	mov	x3, #0x0                   	// #0
 110:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 114:	ldr	x2, [sp, #112]
 118:	cmp	x23, x21
 11c:	strb	w19, [x2, x25]
 120:	str	x28, [sp, #120]
 124:	ldr	x0, [sp, #112]
 128:	strb	wzr, [x0, x28]
 12c:	b.ne	b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xb0>  // b.any
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	adrp	x19, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 13c:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 140:	add	x1, x1, #0x0
 144:	ldr	x19, [x19]
 148:	add	x20, x19, #0xf0
 14c:	b	154 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x154>
 150:	ldr	x1, [x19]
 154:	mov	x0, x22
 158:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 15c:	cbz	w0, 1b4 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x1b4>
 160:	add	x19, x19, #0x10
 164:	cmp	x20, x19
 168:	b.ne	150 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x150>  // b.any
 16c:	mov	w19, #0x0                   	// #0
 170:	ldr	x0, [sp, #112]
 174:	add	x22, x22, #0x10
 178:	cmp	x0, x22
 17c:	b.eq	184 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x184>  // b.none
 180:	bl	0 <_ZdlPv>
 184:	mov	w0, w19
 188:	ldp	x19, x20, [sp, #16]
 18c:	ldp	x21, x22, [sp, #32]
 190:	ldp	x23, x24, [sp, #48]
 194:	ldp	x29, x30, [sp], #144
 198:	ret
 19c:	mov	w1, w0
 1a0:	mov	w2, #0x0                   	// #0
 1a4:	mov	x0, x20
 1a8:	blr	x3
 1ac:	and	w19, w0, #0xff
 1b0:	b	6c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x6c>
 1b4:	ldr	w0, [sp, #108]
 1b8:	cbz	w0, 1d0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x1d0>
 1bc:	ldrh	w0, [x19, #8]
 1c0:	tst	w0, #0x300
 1c4:	b.eq	1d0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x1d0>  // b.none
 1c8:	mov	w19, #0x400                 	// #1024
 1cc:	b	170 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x170>
 1d0:	ldr	w19, [x19, #8]
 1d4:	b	170 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x170>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	ldr	x3, [x0, #120]
   c:	stp	x21, x22, [sp, #32]
  10:	ldrb	w21, [x3, x2]
  14:	cbnz	w21, b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
  18:	ldr	x4, [x0, #56]
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	w5, #0x1                   	// #1
  24:	stp	x23, x24, [sp, #48]
  28:	and	w23, w1, #0xff
  2c:	add	x1, x2, x2, lsl #1
  30:	strb	w5, [x3, x2]
  34:	mov	x19, x0
  38:	ldr	x3, [x4, #56]
  3c:	lsl	x1, x1, #4
  40:	mov	x20, x2
  44:	add	x22, x3, x1
  48:	ldr	w1, [x3, x1]
  4c:	cmp	w1, #0x6
  50:	b.eq	24c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x24c>  // b.none
  54:	b.le	c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xc4>
  58:	cmp	w1, #0x9
  5c:	b.eq	2e4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2e4>  // b.none
  60:	b.le	14c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x14c>
  64:	cmp	w1, #0xb
  68:	b.eq	1ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x1ec>  // b.none
  6c:	cmp	w1, #0xc
  70:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
  74:	ldp	x0, x1, [x0, #24]
  78:	cmp	x0, x1
  7c:	b.eq	438 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x438>  // b.none
  80:	cmp	w23, #0x1
  84:	b.eq	94 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x94>  // b.none
  88:	ldr	x1, [x19, #40]
  8c:	cmp	x0, x1
  90:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
  94:	ldrb	w0, [x19, #140]
  98:	cbnz	w0, e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
  9c:	ldr	x0, [x19, #64]
  a0:	mov	w1, #0x1                   	// #1
  a4:	strb	w1, [x19, #140]
  a8:	mov	x1, x19
  ac:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  b0:	ldp	x19, x20, [sp, #16]
  b4:	ldp	x23, x24, [sp, #48]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #128
  c0:	ret
  c4:	cmp	w1, #0x3
  c8:	b.eq	330 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x330>  // b.none
  cc:	b.le	fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xfc>
  d0:	cmp	w1, #0x4
  d4:	b.eq	190 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x190>  // b.none
  d8:	ldr	x2, [x0, #24]
  dc:	ldr	x1, [x0, #40]
  e0:	cmp	x2, x1
  e4:	b.eq	444 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x444>  // b.none
  e8:	ldp	x19, x20, [sp, #16]
  ec:	ldp	x21, x22, [sp, #32]
  f0:	ldp	x23, x24, [sp, #48]
  f4:	ldp	x29, x30, [sp], #128
  f8:	ret
  fc:	cmp	w1, #0x1
 100:	b.eq	1b0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x1b0>  // b.none
 104:	cmp	w1, #0x2
 108:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
 10c:	ldrb	w1, [x22, #24]
 110:	cbz	w1, 42c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x42c>
 114:	ldrb	w1, [x0, #140]
 118:	cbnz	w1, e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
 11c:	ldr	x2, [x22, #8]
 120:	mov	w1, w23
 124:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 128:	ldrb	w0, [x19, #140]
 12c:	cbnz	w0, e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
 130:	mov	x2, x20
 134:	mov	w1, w23
 138:	mov	x0, x19
 13c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 140:	ldp	x19, x20, [sp, #16]
 144:	ldp	x23, x24, [sp, #48]
 148:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 14c:	cmp	w1, #0x7
 150:	b.eq	1d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x1d0>  // b.none
 154:	cmp	w1, #0x8
 158:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
 15c:	ldp	x2, x20, [x22, #8]
 160:	mov	w1, w23
 164:	ldr	x21, [x0]
 168:	ldr	x3, [x0, #24]
 16c:	add	x20, x20, x20, lsl #1
 170:	lsl	x20, x20, #3
 174:	ldr	x19, [x21, x20]
 178:	str	x3, [x21, x20]
 17c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 180:	str	x19, [x21, x20]
 184:	ldp	x19, x20, [sp, #16]
 188:	ldp	x23, x24, [sp, #48]
 18c:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 190:	ldp	x2, x1, [x0, #24]
 194:	cmp	x2, x1
 198:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
 19c:	ldr	w2, [x0, #136]
 1a0:	mov	w1, #0x81                  	// #129
 1a4:	tst	w2, w1
 1a8:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
 1ac:	b	44c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x44c>
 1b0:	ldr	w1, [x4, #24]
 1b4:	ldr	x2, [x22, #16]
 1b8:	tbz	w1, #4, 3f4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x3f4>
 1bc:	mov	w1, w23
 1c0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1c4:	ldrb	w0, [x19, #140]
 1c8:	cbnz	w0, e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
 1cc:	b	2c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2c8>
 1d0:	ldr	x1, [x22, #16]
 1d4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1d8:	ldrb	w1, [x22, #24]
 1dc:	eor	w1, w1, #0x1
 1e0:	cmp	w1, w0, uxtb
 1e4:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
 1e8:	b	2c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2c8>
 1ec:	ldr	x0, [x0, #24]
 1f0:	ldr	x1, [x19, #40]
 1f4:	cmp	x0, x1
 1f8:	b.eq	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.none
 1fc:	ldrb	w0, [x0]
 200:	strb	w0, [sp, #120]
 204:	ldr	x0, [x22, #32]
 208:	cbz	x0, 5d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x5d0>
 20c:	ldr	x2, [x22, #40]
 210:	add	x20, sp, #0x78
 214:	add	x0, x22, #0x10
 218:	mov	x1, x20
 21c:	blr	x2
 220:	tst	w0, #0xff
 224:	b.eq	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.none
 228:	ldr	x3, [x22, #8]
 22c:	mov	x1, x20
 230:	mov	x2, x19
 234:	add	x0, x19, #0x60
 238:	str	x3, [sp, #120]
 23c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 240:	ldp	x19, x20, [sp, #16]
 244:	ldp	x23, x24, [sp, #48]
 248:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 24c:	ldp	x1, x0, [x0, #24]
 250:	cmp	x1, x0
 254:	b.eq	464 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x464>  // b.none
 258:	ldr	x0, [x19, #40]
 25c:	cmp	x1, x0
 260:	b.eq	4fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x4fc>  // b.none
 264:	ldr	x2, [x19, #48]
 268:	adrp	x0, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 26c:	ldurb	w21, [x1, #-1]
 270:	mov	w3, #0x0                   	// #0
 274:	ldr	x1, [x0]
 278:	ldr	x20, [x2, #16]
 27c:	add	x2, x1, #0x1
 280:	add	x20, x20, #0x50
 284:	mov	x0, x20
 288:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 28c:	mov	w3, w0
 290:	mov	w1, w21
 294:	mov	w2, w3
 298:	mov	x0, x20
 29c:	ubfx	x3, x3, #16, #8
 2a0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 2a4:	and	w21, w0, #0xff
 2a8:	ldr	x1, [x19, #24]
 2ac:	ldr	x0, [x19, #40]
 2b0:	cmp	x1, x0
 2b4:	b.ne	47c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x47c>  // b.any
 2b8:	ldrb	w0, [x22, #24]
 2bc:	eor	w0, w0, #0x1
 2c0:	cmp	w0, w21
 2c4:	b.ne	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.any
 2c8:	ldr	x2, [x22, #8]
 2cc:	mov	w1, w23
 2d0:	mov	x0, x19
 2d4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 2d8:	ldp	x19, x20, [sp, #16]
 2dc:	ldp	x23, x24, [sp, #48]
 2e0:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 2e4:	ldp	x2, x20, [x22, #8]
 2e8:	mov	w1, w23
 2ec:	ldr	x23, [x0]
 2f0:	ldr	x3, [x0, #24]
 2f4:	add	x20, x20, x20, lsl #1
 2f8:	lsl	x20, x20, #3
 2fc:	add	x21, x23, x20
 300:	ldr	x24, [x23, x20]
 304:	ldrb	w19, [x21, #16]
 308:	strb	w5, [x21, #16]
 30c:	ldr	x22, [x21, #8]
 310:	str	x3, [x21, #8]
 314:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 318:	str	x24, [x23, x20]
 31c:	strb	w19, [x21, #16]
 320:	ldp	x19, x20, [sp, #16]
 324:	ldp	x23, x24, [sp, #48]
 328:	str	x22, [x21, #8]
 32c:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 330:	ldr	x2, [x0]
 334:	ldr	x0, [x22, #16]
 338:	add	x0, x0, x0, lsl #1
 33c:	lsl	x0, x0, #3
 340:	add	x1, x2, x0
 344:	ldrb	w3, [x1, #16]
 348:	cbz	w3, e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
 34c:	ldr	x24, [x19, #24]
 350:	stp	x25, x26, [sp, #64]
 354:	ldr	x20, [x19, #40]
 358:	stp	x27, x28, [sp, #80]
 35c:	cmp	x24, x20
 360:	ldr	x25, [x2, x0]
 364:	ldr	x28, [x1, #8]
 368:	b.eq	394 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x394>  // b.none
 36c:	add	x1, x28, x24
 370:	mov	x0, x24
 374:	sub	x1, x1, x25
 378:	b	388 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x388>
 37c:	add	x0, x0, #0x1
 380:	cmp	x20, x0
 384:	b.eq	394 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x394>  // b.none
 388:	cmp	x0, x1
 38c:	b.ne	37c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x37c>  // b.any
 390:	mov	x20, x0
 394:	ldr	x1, [x19, #48]
 398:	sub	x27, x28, x25
 39c:	sub	x2, x20, x24
 3a0:	ldr	w0, [x1]
 3a4:	ldr	x1, [x1, #16]
 3a8:	and	w3, w0, #0x1
 3ac:	str	w3, [sp, #100]
 3b0:	tbnz	w0, #0, 508 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x508>
 3b4:	cmp	x27, x2
 3b8:	b.ne	4e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x4e8>  // b.any
 3bc:	cbnz	x27, 4c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x4c8>
 3c0:	cmp	x24, x20
 3c4:	b.eq	5a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x5a0>  // b.none
 3c8:	str	x20, [x19, #24]
 3cc:	mov	w1, w23
 3d0:	mov	x0, x19
 3d4:	ldr	x2, [x22, #8]
 3d8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 3dc:	ldp	x25, x26, [sp, #64]
 3e0:	ldp	x27, x28, [sp, #80]
 3e4:	str	x24, [x19, #24]
 3e8:	ldp	x19, x20, [sp, #16]
 3ec:	ldp	x23, x24, [sp, #48]
 3f0:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 3f4:	mov	w1, w23
 3f8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 3fc:	ldr	x2, [x22, #8]
 400:	mov	x0, x19
 404:	ldrb	w20, [x19, #140]
 408:	mov	w1, w23
 40c:	strb	wzr, [x19, #140]
 410:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 414:	ldrb	w0, [x19, #140]
 418:	ldp	x23, x24, [sp, #48]
 41c:	orr	w20, w20, w0
 420:	strb	w20, [x19, #140]
 424:	ldp	x19, x20, [sp, #16]
 428:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 42c:	mov	w1, w23
 430:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 434:	b	2c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2c8>
 438:	ldr	w1, [x19, #136]
 43c:	tbz	w1, #5, 80 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x80>
 440:	b	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
 444:	ldr	w1, [x0, #136]
 448:	tbnz	w1, #1, e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
 44c:	ldr	x2, [x22, #8]
 450:	mov	w1, w23
 454:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 458:	ldp	x19, x20, [sp, #16]
 45c:	ldp	x23, x24, [sp, #48]
 460:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 464:	ldr	w2, [x19, #136]
 468:	tbnz	w2, #2, 2b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2b8>
 46c:	ldr	x0, [x19, #40]
 470:	cmp	x1, x0
 474:	b.eq	5dc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x5dc>  // b.none
 478:	tbnz	w2, #7, 264 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x264>
 47c:	ldr	x2, [x19, #48]
 480:	adrp	x0, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 484:	ldrb	w24, [x1]
 488:	mov	w3, #0x0                   	// #0
 48c:	ldr	x1, [x0]
 490:	ldr	x20, [x2, #16]
 494:	add	x2, x1, #0x1
 498:	add	x20, x20, #0x50
 49c:	mov	x0, x20
 4a0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 4a4:	mov	w3, w0
 4a8:	mov	w1, w24
 4ac:	mov	w2, w3
 4b0:	mov	x0, x20
 4b4:	ubfx	x3, x3, #16, #8
 4b8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 4bc:	and	w0, w0, #0xff
 4c0:	eor	w21, w21, w0
 4c4:	b	2b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2b8>
 4c8:	mov	x2, x27
 4cc:	mov	x1, x24
 4d0:	mov	x0, x25
 4d4:	bl	0 <memcmp>
 4d8:	cmp	w0, #0x0
 4dc:	cset	w21, eq  // eq = none
 4e0:	cbnz	w21, 598 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x598>
 4e4:	nop
 4e8:	ldp	x19, x20, [sp, #16]
 4ec:	ldp	x23, x24, [sp, #48]
 4f0:	ldp	x25, x26, [sp, #64]
 4f4:	ldp	x27, x28, [sp, #80]
 4f8:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 4fc:	ldr	w0, [x19, #136]
 500:	tbnz	w0, #3, 2b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2b8>
 504:	b	264 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x264>
 508:	add	x1, x1, #0x50
 50c:	add	x21, sp, #0x78
 510:	mov	x0, x21
 514:	str	x2, [sp, #104]
 518:	bl	0 <_ZNSt6localeC1ERKS_>
 51c:	mov	x0, x21
 520:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 524:	mov	x26, x0
 528:	mov	x0, x21
 52c:	bl	0 <_ZNSt6localeD1Ev>
 530:	ldr	x2, [sp, #104]
 534:	cmp	x27, x2
 538:	b.ne	4e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x4e8>  // b.any
 53c:	cmp	x25, x28
 540:	b.eq	598 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x598>  // b.none
 544:	mov	x27, #0x0                   	// #0
 548:	b	55c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x55c>
 54c:	add	x27, x27, #0x1
 550:	add	x0, x25, x27
 554:	cmp	x28, x0
 558:	b.eq	5c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x5c4>  // b.none
 55c:	ldr	x3, [x26]
 560:	mov	x0, x26
 564:	ldrb	w1, [x25, x27]
 568:	ldrb	w21, [x24, x27]
 56c:	ldr	x3, [x3, #32]
 570:	blr	x3
 574:	ldr	x3, [x26]
 578:	mov	w1, w21
 57c:	and	w21, w0, #0xff
 580:	mov	x0, x26
 584:	ldr	x3, [x3, #32]
 588:	blr	x3
 58c:	cmp	w21, w0, uxtb
 590:	b.eq	54c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x54c>  // b.none
 594:	b	4e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x4e8>
 598:	ldr	x24, [x19, #24]
 59c:	b	3c0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x3c0>
 5a0:	ldr	x2, [x22, #8]
 5a4:	mov	w1, w23
 5a8:	mov	x0, x19
 5ac:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 5b0:	ldp	x19, x20, [sp, #16]
 5b4:	ldp	x23, x24, [sp, #48]
 5b8:	ldp	x25, x26, [sp, #64]
 5bc:	ldp	x27, x28, [sp, #80]
 5c0:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xb8>
 5c4:	ldr	w21, [sp, #100]
 5c8:	cbnz	w21, 598 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x598>
 5cc:	b	4e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x4e8>
 5d0:	stp	x25, x26, [sp, #64]
 5d4:	stp	x27, x28, [sp, #80]
 5d8:	bl	0 <_ZSt25__throw_bad_function_callv>
 5dc:	tbnz	w2, #3, 2b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2b8>
 5e0:	tbz	w2, #7, 2b0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x2b0>
 5e4:	b	264 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x264>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	stp	x23, x24, [sp, #48]
  14:	add	x24, x0, #0x60
  18:	mov	x0, x24
  1c:	ldr	x2, [x20, #64]
  20:	stp	x21, x22, [sp, #32]
  24:	and	w22, w1, #0xff
  28:	ldr	x3, [x20, #128]
  2c:	add	x1, sp, #0x58
  30:	stp	x25, x26, [sp, #64]
  34:	str	x3, [sp, #88]
  38:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
  3c:	ldp	x23, x21, [x20, #96]
  40:	strb	wzr, [x20, #140]
  44:	cmp	x21, x23
  48:	b.eq	1d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1d0>  // b.none
  4c:	mov	x25, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  50:	mov	w26, #0x0                   	// #0
  54:	movk	x25, #0xaaab
  58:	ldr	x1, [x20, #56]
  5c:	ldr	x0, [x20, #120]
  60:	ldp	x3, x2, [x1, #56]
  64:	sub	x2, x2, x3
  68:	asr	x2, x2, #4
  6c:	mul	x2, x2, x25
  70:	add	x1, x0, x2
  74:	cbz	x2, 84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x84>
  78:	strb	wzr, [x0], #1
  7c:	cmp	x0, x1
  80:	b.ne	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x78>  // b.any
  84:	mov	x19, x23
  88:	stp	xzr, xzr, [x24]
  8c:	str	xzr, [x24, #16]
  90:	ldr	x1, [x19, #8]
  94:	ldr	x0, [x20]
  98:	str	x1, [x20]
  9c:	ldr	x1, [x19, #16]
  a0:	str	x1, [x20, #8]
  a4:	ldr	x1, [x19, #24]
  a8:	str	x1, [x20, #16]
  ac:	stp	xzr, xzr, [x19, #8]
  b0:	str	xzr, [x19, #24]
  b4:	cbz	x0, bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xbc>
  b8:	bl	0 <_ZdlPv>
  bc:	ldr	x2, [x19], #32
  c0:	mov	w1, w22
  c4:	mov	x0, x20
  c8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
  cc:	cmp	x21, x19
  d0:	b.ne	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x90>  // b.any
  d4:	cmp	w22, #0x1
  d8:	b.ne	e4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xe4>  // b.any
  dc:	ldrb	w0, [x20, #140]
  e0:	orr	w26, w0, w26
  e4:	ldr	x0, [x20, #24]
  e8:	mov	x19, x23
  ec:	ldr	x1, [x20, #40]
  f0:	cmp	x0, x1
  f4:	b.eq	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x158>  // b.none
  f8:	add	x0, x0, #0x1
  fc:	str	x0, [x20, #24]
 100:	ldr	x0, [x19, #8]
 104:	add	x19, x19, #0x20
 108:	cbz	x0, 110 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x110>
 10c:	bl	0 <_ZdlPv>
 110:	cmp	x19, x21
 114:	b.ne	100 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x100>  // b.any
 118:	cbz	x23, 124 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x124>
 11c:	mov	x0, x23
 120:	bl	0 <_ZdlPv>
 124:	ldp	x23, x21, [x20, #96]
 128:	strb	wzr, [x20, #140]
 12c:	cmp	x21, x23
 130:	b.ne	58 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x58>  // b.any
 134:	mov	x21, x23
 138:	cbz	w22, 184 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x184>
 13c:	mov	w0, w26
 140:	ldp	x19, x20, [sp, #16]
 144:	ldp	x21, x22, [sp, #32]
 148:	ldp	x23, x24, [sp, #48]
 14c:	ldp	x25, x26, [sp, #64]
 150:	ldp	x29, x30, [sp], #96
 154:	ret
 158:	ldr	x0, [x19, #8]
 15c:	add	x19, x19, #0x20
 160:	cbz	x0, 168 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x168>
 164:	bl	0 <_ZdlPv>
 168:	cmp	x19, x21
 16c:	b.ne	158 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x158>  // b.any
 170:	cbz	x23, 17c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x17c>
 174:	mov	x0, x23
 178:	bl	0 <_ZdlPv>
 17c:	ldp	x23, x21, [x20, #96]
 180:	cbnz	w22, 188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x188>
 184:	ldrb	w26, [x20, #140]
 188:	cmp	x21, x23
 18c:	b.eq	13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x13c>  // b.none
 190:	mov	x19, x23
 194:	nop
 198:	ldr	x0, [x19, #8]
 19c:	add	x19, x19, #0x20
 1a0:	cbz	x0, 1a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1a8>
 1a4:	bl	0 <_ZdlPv>
 1a8:	cmp	x19, x21
 1ac:	b.ne	198 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x198>  // b.any
 1b0:	str	x23, [x20, #104]
 1b4:	mov	w0, w26
 1b8:	ldp	x19, x20, [sp, #16]
 1bc:	ldp	x21, x22, [sp, #32]
 1c0:	ldp	x23, x24, [sp, #48]
 1c4:	ldp	x25, x26, [sp, #64]
 1c8:	ldp	x29, x30, [sp], #96
 1cc:	ret
 1d0:	mov	x21, x23
 1d4:	mov	w26, #0x0                   	// #0
 1d8:	cbnz	w22, 13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x13c>
 1dc:	b	184 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x184>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>:
   0:	stp	x29, x30, [sp, #-224]!
   4:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x3, #0xaaab
   c:	mov	x29, sp
  10:	ldp	x6, x2, [x0]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	stp	xzr, xzr, [sp, #56]
  28:	sub	x21, x2, x6
  2c:	str	xzr, [sp, #72]
  30:	asr	x0, x21, #3
  34:	mul	x0, x0, x3
  38:	cbz	x0, 58 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x58>
  3c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40:	movk	x1, #0x555, lsl #48
  44:	cmp	x0, x1
  48:	b.hi	2d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2d4>  // b.pmore
  4c:	mov	x0, x21
  50:	bl	0 <_Znwm>
  54:	ldp	x6, x2, [x20]
  58:	add	x21, x0, x21
  5c:	stp	x0, x0, [sp, #56]
  60:	cmp	x6, x2
  64:	str	x21, [sp, #72]
  68:	b.eq	c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xc8>  // b.none
  6c:	mov	x1, x6
  70:	mov	x3, x0
  74:	nop
  78:	ldp	x4, x5, [x1]
  7c:	stp	x4, x5, [x3]
  80:	add	x1, x1, #0x18
  84:	ldur	x4, [x1, #-8]
  88:	str	x4, [x3, #16]
  8c:	cmp	x2, x1
  90:	add	x3, x3, #0x18
  94:	b.ne	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x78>  // b.any
  98:	sub	x2, x2, #0x18
  9c:	mov	x1, #0xaaab                	// #43691
  a0:	sub	x2, x2, x6
  a4:	movk	x1, #0xaaaa, lsl #16
  a8:	movk	x1, #0xaaaa, lsl #32
  ac:	lsr	x2, x2, #3
  b0:	movk	x1, #0xaaa, lsl #48
  b4:	mul	x2, x2, x1
  b8:	and	x2, x2, #0x1fffffffffffffff
  bc:	add	x2, x2, #0x1
  c0:	add	x2, x2, x2, lsl #1
  c4:	add	x0, x0, x2, lsl #3
  c8:	ldp	x6, x3, [x20, #40]
  cc:	str	x0, [sp, #64]
  d0:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  d4:	add	x1, sp, #0x38
  d8:	movk	x5, #0xaaab
  dc:	stp	xzr, xzr, [sp, #80]
  e0:	mov	x4, #0x7ffffffffffffff     	// #576460752303423487
  e4:	ldr	x7, [x20, #24]
  e8:	ldr	x2, [x3, #16]
  ec:	stp	xzr, xzr, [sp, #96]
  f0:	ldr	w22, [x20, #136]
  f4:	stp	x7, x6, [sp, #112]
  f8:	ldr	x8, [x2, #56]
  fc:	stp	x3, x2, [sp, #128]
 100:	ldr	x0, [x2, #64]
 104:	str	x1, [sp, #144]
 108:	sub	x0, x0, x8
 10c:	asr	x0, x0, #4
 110:	mul	x0, x0, x5
 114:	cmp	x0, x4
 118:	b.hi	2d8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2d8>  // b.pmore
 11c:	stp	xzr, xzr, [sp, #152]
 120:	lsl	x21, x0, #4
 124:	str	xzr, [sp, #168]
 128:	cbz	x0, 2bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2bc>
 12c:	mov	x0, x21
 130:	bl	0 <_Znwm>
 134:	add	x1, x0, x21
 138:	str	x0, [sp, #152]
 13c:	str	x1, [sp, #168]
 140:	str	xzr, [x0]
 144:	add	x0, x0, #0x10
 148:	stur	wzr, [x0, #-8]
 14c:	cmp	x0, x1
 150:	b.ne	140 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x140>  // b.any
 154:	ldr	x1, [sp, #136]
 158:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 15c:	movk	x2, #0xaaab
 160:	ldp	x3, x1, [x1, #56]
 164:	str	x0, [sp, #160]
 168:	stp	xzr, xzr, [sp, #176]
 16c:	str	xzr, [sp, #192]
 170:	sub	x0, x1, x3
 174:	asr	x0, x0, #4
 178:	mul	x0, x0, x2
 17c:	sub	x21, x0, #0x1
 180:	bl	0 <_Znam>
 184:	mov	x3, x0
 188:	mov	x1, x0
 18c:	tbnz	x21, #63, 1a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1a0>
 190:	strb	wzr, [x1], #1
 194:	sub	x0, x3, x1
 198:	cmn	x0, x21
 19c:	b.pl	190 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x190>  // b.nfrst
 1a0:	ldr	x4, [sp, #112]
 1a4:	tst	x22, #0x80
 1a8:	mov	w0, #0xfffffffa            	// #-6
 1ac:	and	w0, w22, w0
 1b0:	csel	w22, w0, w22, ne  // ne = any
 1b4:	mov	w2, #0x0                   	// #0
 1b8:	add	x0, sp, #0x50
 1bc:	mov	w1, #0x1                   	// #1
 1c0:	str	x4, [sp, #104]
 1c4:	stp	x3, x19, [sp, #200]
 1c8:	str	w22, [sp, #216]
 1cc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
 1d0:	mov	w21, w0
 1d4:	tst	w0, #0xff
 1d8:	b.ne	258 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x258>  // b.any
 1dc:	ldr	x0, [sp, #200]
 1e0:	cbz	x0, 1e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1e8>
 1e4:	bl	0 <_ZdaPv>
 1e8:	ldp	x19, x20, [sp, #176]
 1ec:	cmp	x19, x20
 1f0:	b.eq	214 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x214>  // b.none
 1f4:	nop
 1f8:	ldr	x0, [x19, #8]
 1fc:	cbz	x0, 204 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x204>
 200:	bl	0 <_ZdlPv>
 204:	add	x19, x19, #0x20
 208:	cmp	x20, x19
 20c:	b.ne	1f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1f8>  // b.any
 210:	ldr	x20, [sp, #176]
 214:	cbz	x20, 220 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x220>
 218:	mov	x0, x20
 21c:	bl	0 <_ZdlPv>
 220:	ldr	x0, [sp, #152]
 224:	cbz	x0, 22c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x22c>
 228:	bl	0 <_ZdlPv>
 22c:	ldr	x0, [sp, #80]
 230:	cbz	x0, 238 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x238>
 234:	bl	0 <_ZdlPv>
 238:	ldr	x0, [sp, #56]
 23c:	cbz	x0, 244 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x244>
 240:	bl	0 <_ZdlPv>
 244:	mov	w0, w21
 248:	ldp	x19, x20, [sp, #16]
 24c:	ldp	x21, x22, [sp, #32]
 250:	ldp	x29, x30, [sp], #224
 254:	ret
 258:	ldp	x7, x3, [sp, #56]
 25c:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 260:	movk	x2, #0xaaab
 264:	mov	x1, #0x0                   	// #0
 268:	mov	w8, #0x1                   	// #1
 26c:	sub	x3, x3, x7
 270:	add	x4, x7, #0x10
 274:	add	x9, x7, #0x8
 278:	asr	x0, x3, #3
 27c:	mul	x0, x0, x2
 280:	cbz	x0, 1dc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1dc>
 284:	nop
 288:	ldrb	w2, [x4, x1]
 28c:	cbz	w2, 2ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2ac>
 290:	ldr	x2, [x20]
 294:	ldr	x6, [x7, x1]
 298:	add	x0, x2, x1
 29c:	ldr	x5, [x9, x1]
 2a0:	str	x6, [x2, x1]
 2a4:	str	x5, [x0, #8]
 2a8:	strb	w8, [x0, #16]
 2ac:	add	x1, x1, #0x18
 2b0:	cmp	x3, x1
 2b4:	b.ne	288 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x288>  // b.any
 2b8:	b	1dc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1dc>
 2bc:	mov	x0, #0x0                   	// #0
 2c0:	stp	xzr, xzr, [sp, #176]
 2c4:	str	xzr, [sp, #192]
 2c8:	bl	0 <_Znam>
 2cc:	mov	x3, x0
 2d0:	b	1a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1a0>
 2d4:	bl	0 <_ZSt17__throw_bad_allocv>
 2d8:	adrp	x0, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
 2dc:	add	x0, x0, #0x0
 2e0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x3, x0
   8:	and	w1, w1, #0xff
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	lsl	x19, x2, #4
  18:	add	x2, x2, x2, lsl #1
  1c:	ldr	x20, [x0, #72]
  20:	stp	x21, x22, [sp, #32]
  24:	ldr	x4, [x0, #56]
  28:	add	x21, x20, x19
  2c:	ldr	w22, [x21, #8]
  30:	ldr	x4, [x4, #56]
  34:	str	x23, [sp, #48]
  38:	ldr	x23, [x20, x19]
  3c:	add	x2, x4, x2, lsl #4
  40:	cbz	w22, 50 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x50>
  44:	ldr	x4, [x0, #24]
  48:	cmp	x23, x4
  4c:	b.eq	88 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x88>  // b.none
  50:	ldr	x0, [x3, #24]
  54:	str	x0, [x20, x19]
  58:	mov	w0, #0x1                   	// #1
  5c:	str	w0, [x21, #8]
  60:	mov	x0, x3
  64:	ldr	x2, [x2, #16]
  68:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>
  6c:	str	x23, [x20, x19]
  70:	str	w22, [x21, #8]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x21, x22, [sp, #32]
  7c:	ldr	x23, [sp, #48]
  80:	ldp	x29, x30, [sp], #64
  84:	ret
  88:	cmp	w22, #0x1
  8c:	b.gt	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>
  90:	add	w22, w22, #0x1
  94:	str	w22, [x21, #8]
  98:	ldr	x2, [x2, #16]
  9c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>
  a0:	ldr	w0, [x21, #8]
  a4:	sub	w0, w0, #0x1
  a8:	str	w0, [x21, #8]
  ac:	b	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	ldr	x4, [x0, #56]
   c:	stp	x21, x22, [sp, #32]
  10:	and	w22, w1, #0xff
  14:	add	x1, x2, x2, lsl #1
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x19, x0
  20:	ldr	x3, [x4, #56]
  24:	lsl	x1, x1, #4
  28:	add	x21, x3, x1
  2c:	ldr	w1, [x3, x1]
  30:	cmp	w1, #0x6
  34:	b.eq	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x188>  // b.none
  38:	b.le	b0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xb0>
  3c:	cmp	w1, #0x9
  40:	b.eq	210 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x210>  // b.none
  44:	b.le	130 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x130>
  48:	cmp	w1, #0xb
  4c:	b.eq	260 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x260>  // b.none
  50:	cmp	w1, #0xc
  54:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
  58:	ldr	x0, [x0, #24]
  5c:	cbz	w22, 41c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x41c>
  60:	ldr	x1, [x19, #32]
  64:	mov	w2, #0x1                   	// #1
  68:	strb	w2, [x19, #116]
  6c:	cmp	x1, x0
  70:	b.eq	52c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x52c>  // b.none
  74:	ldr	w1, [x4, #24]
  78:	tbnz	w1, #4, 51c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x51c>
  7c:	ldr	x1, [x19, #104]
  80:	cmp	x1, #0x0
  84:	ccmp	x1, x0, #0x0, ne  // ne = any
  88:	b.cs	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.hs, b.nlast
  8c:	ldr	x2, [x19, #24]
  90:	str	x2, [x19, #104]
  94:	ldr	x0, [x19, #64]
  98:	mov	x1, x19
  9c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  a0:	ldp	x19, x20, [sp, #16]
  a4:	ldp	x21, x22, [sp, #32]
  a8:	ldp	x29, x30, [sp], #144
  ac:	ret
  b0:	cmp	w1, #0x3
  b4:	b.eq	2c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2c4>  // b.none
  b8:	b.le	ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xec>
  bc:	cmp	w1, #0x4
  c0:	b.eq	388 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x388>  // b.none
  c4:	ldr	x2, [x0, #24]
  c8:	ldr	x1, [x0, #40]
  cc:	cmp	x2, x1
  d0:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
  d4:	ldr	w1, [x0, #112]
  d8:	tbnz	w1, #1, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
  dc:	ldr	x2, [x21, #8]
  e0:	mov	w1, w22
  e4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  e8:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
  ec:	cmp	w1, #0x1
  f0:	b.eq	3a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x3a8>  // b.none
  f4:	cmp	w1, #0x2
  f8:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
  fc:	ldrb	w1, [x21, #24]
 100:	cbz	w1, 408 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x408>
 104:	mov	x20, x2
 108:	mov	w1, w22
 10c:	ldr	x2, [x21, #8]
 110:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 114:	ldrb	w0, [x19, #116]
 118:	cbnz	w0, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 11c:	mov	x2, x20
 120:	mov	w1, w22
 124:	mov	x0, x19
 128:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 12c:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 130:	cmp	w1, #0x7
 134:	b.eq	16c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x16c>  // b.none
 138:	cmp	w1, #0x8
 13c:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
 140:	ldp	x2, x20, [x21, #8]
 144:	mov	w1, w22
 148:	ldr	x22, [x0]
 14c:	ldr	x3, [x0, #24]
 150:	add	x20, x20, x20, lsl #1
 154:	lsl	x20, x20, #3
 158:	ldr	x19, [x22, x20]
 15c:	str	x3, [x22, x20]
 160:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 164:	str	x19, [x22, x20]
 168:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 16c:	ldr	x1, [x21, #16]
 170:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 174:	ldrb	w1, [x21, #24]
 178:	eor	w1, w1, #0x1
 17c:	cmp	w1, w0, uxtb
 180:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
 184:	b	3c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x3c4>
 188:	ldp	x2, x0, [x0, #24]
 18c:	stp	x23, x24, [sp, #48]
 190:	cmp	x2, x0
 194:	b.eq	440 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x440>  // b.none
 198:	ldr	x0, [x19, #40]
 19c:	cmp	x2, x0
 1a0:	b.eq	4a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x4a8>  // b.none
 1a4:	ldr	x0, [x19, #48]
 1a8:	adrp	x1, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1ac:	mov	w3, #0x0                   	// #0
 1b0:	ldurb	w23, [x2, #-1]
 1b4:	ldr	x1, [x1]
 1b8:	ldr	x20, [x0, #16]
 1bc:	add	x2, x1, #0x1
 1c0:	add	x20, x20, #0x50
 1c4:	mov	x0, x20
 1c8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1cc:	mov	w3, w0
 1d0:	mov	w1, w23
 1d4:	mov	w2, w3
 1d8:	mov	x0, x20
 1dc:	ubfx	x3, x3, #16, #8
 1e0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1e4:	and	w20, w0, #0xff
 1e8:	ldr	x2, [x19, #24]
 1ec:	ldr	x0, [x19, #40]
 1f0:	cmp	x0, x2
 1f4:	b.ne	45c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x45c>  // b.any
 1f8:	ldrb	w0, [x21, #24]
 1fc:	eor	w0, w0, #0x1
 200:	cmp	w0, w20
 204:	b.eq	504 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x504>  // b.none
 208:	ldp	x23, x24, [sp, #48]
 20c:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 210:	stp	x23, x24, [sp, #48]
 214:	mov	w1, w22
 218:	mov	w4, #0x1                   	// #1
 21c:	ldp	x2, x20, [x21, #8]
 220:	ldr	x23, [x0]
 224:	ldr	x3, [x0, #24]
 228:	add	x20, x20, x20, lsl #1
 22c:	lsl	x20, x20, #3
 230:	add	x21, x23, x20
 234:	ldr	x24, [x23, x20]
 238:	ldrb	w19, [x21, #16]
 23c:	strb	w4, [x21, #16]
 240:	ldr	x22, [x21, #8]
 244:	str	x3, [x21, #8]
 248:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 24c:	str	x24, [x23, x20]
 250:	strb	w19, [x21, #16]
 254:	ldp	x23, x24, [sp, #48]
 258:	str	x22, [x21, #8]
 25c:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 260:	ldr	x0, [x0, #24]
 264:	ldr	x1, [x19, #40]
 268:	cmp	x0, x1
 26c:	b.eq	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.none
 270:	ldrb	w0, [x0]
 274:	strb	w0, [sp, #136]
 278:	ldr	x0, [x21, #32]
 27c:	cbz	x0, 5f4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x5f4>
 280:	ldr	x2, [x21, #40]
 284:	add	x0, x21, #0x10
 288:	add	x1, sp, #0x88
 28c:	blr	x2
 290:	tst	w0, #0xff
 294:	b.eq	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.none
 298:	ldr	x0, [x19, #24]
 29c:	mov	w1, w22
 2a0:	ldr	x2, [x21, #8]
 2a4:	add	x0, x0, #0x1
 2a8:	str	x0, [x19, #24]
 2ac:	mov	x0, x19
 2b0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 2b4:	ldr	x0, [x19, #24]
 2b8:	sub	x0, x0, #0x1
 2bc:	str	x0, [x19, #24]
 2c0:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 2c4:	ldr	x2, [x0]
 2c8:	ldr	x0, [x21, #16]
 2cc:	add	x0, x0, x0, lsl #1
 2d0:	lsl	x0, x0, #3
 2d4:	add	x1, x2, x0
 2d8:	ldrb	w3, [x1, #16]
 2dc:	cbz	w3, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 2e0:	stp	x23, x24, [sp, #48]
 2e4:	ldr	x23, [x19, #24]
 2e8:	stp	x25, x26, [sp, #64]
 2ec:	ldr	x20, [x19, #40]
 2f0:	stp	x27, x28, [sp, #80]
 2f4:	cmp	x23, x20
 2f8:	ldr	x24, [x2, x0]
 2fc:	ldr	x28, [x1, #8]
 300:	b.eq	32c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x32c>  // b.none
 304:	add	x1, x28, x23
 308:	mov	x0, x23
 30c:	sub	x1, x1, x24
 310:	b	320 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x320>
 314:	add	x0, x0, #0x1
 318:	cmp	x20, x0
 31c:	b.eq	32c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x32c>  // b.none
 320:	cmp	x1, x0
 324:	b.ne	314 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x314>  // b.any
 328:	mov	x20, x1
 32c:	ldr	x1, [x19, #48]
 330:	sub	x2, x28, x24
 334:	sub	x26, x20, x23
 338:	ldr	w0, [x1]
 33c:	ldr	x1, [x1, #16]
 340:	and	w3, w0, #0x1
 344:	str	w3, [sp, #108]
 348:	tbnz	w0, #0, 4b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x4b8>
 34c:	cmp	x26, x2
 350:	b.ne	4f4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x4f4>  // b.any
 354:	cbnz	x26, 56c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x56c>
 358:	cmp	x23, x20
 35c:	b.eq	54c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x54c>  // b.none
 360:	str	x20, [x19, #24]
 364:	mov	w1, w22
 368:	mov	x0, x19
 36c:	ldr	x2, [x21, #8]
 370:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 374:	ldp	x25, x26, [sp, #64]
 378:	ldp	x27, x28, [sp, #80]
 37c:	str	x23, [x19, #24]
 380:	ldp	x23, x24, [sp, #48]
 384:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 388:	ldp	x2, x1, [x0, #24]
 38c:	cmp	x2, x1
 390:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
 394:	ldr	w2, [x0, #112]
 398:	mov	w1, #0x81                  	// #129
 39c:	tst	w2, w1
 3a0:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
 3a4:	b	dc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xdc>
 3a8:	ldr	w1, [x4, #24]
 3ac:	ldr	x2, [x21, #16]
 3b0:	tbz	w1, #4, 3d8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x3d8>
 3b4:	mov	w1, w22
 3b8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 3bc:	ldrb	w0, [x19, #116]
 3c0:	cbnz	w0, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 3c4:	ldr	x2, [x21, #8]
 3c8:	mov	w1, w22
 3cc:	mov	x0, x19
 3d0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 3d4:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 3d8:	mov	w1, w22
 3dc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 3e0:	ldr	x2, [x21, #8]
 3e4:	mov	x0, x19
 3e8:	ldrb	w20, [x19, #116]
 3ec:	mov	w1, w22
 3f0:	strb	wzr, [x19, #116]
 3f4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 3f8:	ldrb	w0, [x19, #116]
 3fc:	orr	w20, w20, w0
 400:	strb	w20, [x19, #116]
 404:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 408:	mov	w1, w22
 40c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 410:	ldrb	w0, [x19, #116]
 414:	cbnz	w0, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 418:	b	3c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x3c4>
 41c:	ldp	x2, x1, [x19, #32]
 420:	cmp	x1, x0
 424:	cset	w3, eq  // eq = none
 428:	strb	w3, [x19, #116]
 42c:	cmp	x2, x0
 430:	b.eq	53c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x53c>  // b.none
 434:	cmp	x1, x0
 438:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>  // b.any
 43c:	b	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x74>
 440:	ldr	w1, [x19, #112]
 444:	mov	w20, #0x0                   	// #0
 448:	tbnz	w1, #2, 1f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x1f8>
 44c:	ldr	x0, [x19, #40]
 450:	cmp	x2, x0
 454:	b.eq	604 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x604>  // b.none
 458:	tbnz	w1, #7, 1a4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x1a4>
 45c:	ldr	x0, [x19, #48]
 460:	adrp	x1, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 464:	mov	w3, #0x0                   	// #0
 468:	ldrb	w24, [x2]
 46c:	ldr	x1, [x1]
 470:	ldr	x23, [x0, #16]
 474:	add	x2, x1, #0x1
 478:	add	x23, x23, #0x50
 47c:	mov	x0, x23
 480:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 484:	mov	w3, w0
 488:	mov	w1, w24
 48c:	mov	w2, w3
 490:	mov	x0, x23
 494:	ubfx	x3, x3, #16, #8
 498:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 49c:	and	w0, w0, #0xff
 4a0:	eor	w20, w20, w0
 4a4:	b	1f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x1f8>
 4a8:	ldr	w0, [x19, #112]
 4ac:	mov	w20, #0x0                   	// #0
 4b0:	tbnz	w0, #3, 1f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x1f8>
 4b4:	b	1a4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x1a4>
 4b8:	add	x3, sp, #0x88
 4bc:	add	x1, x1, #0x50
 4c0:	mov	x0, x3
 4c4:	stp	x3, x2, [sp, #112]
 4c8:	bl	0 <_ZNSt6localeC1ERKS_>
 4cc:	ldr	x3, [sp, #112]
 4d0:	mov	x0, x3
 4d4:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 4d8:	mov	x25, x0
 4dc:	ldr	x3, [sp, #112]
 4e0:	mov	x0, x3
 4e4:	bl	0 <_ZNSt6localeD1Ev>
 4e8:	ldr	x2, [sp, #120]
 4ec:	cmp	x26, x2
 4f0:	b.eq	598 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x598>  // b.none
 4f4:	ldp	x23, x24, [sp, #48]
 4f8:	ldp	x25, x26, [sp, #64]
 4fc:	ldp	x27, x28, [sp, #80]
 500:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 504:	ldr	x2, [x21, #8]
 508:	mov	w1, w22
 50c:	mov	x0, x19
 510:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 514:	ldp	x23, x24, [sp, #48]
 518:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 51c:	ldr	x0, [x19, #64]
 520:	mov	x1, x19
 524:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 528:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 52c:	ldr	w1, [x19, #112]
 530:	tbz	w1, #5, 74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x74>
 534:	strb	wzr, [x19, #116]
 538:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 53c:	ldr	w2, [x19, #112]
 540:	tbz	w2, #5, 434 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x434>
 544:	strb	wzr, [x19, #116]
 548:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 54c:	ldr	x2, [x21, #8]
 550:	mov	w1, w22
 554:	mov	x0, x19
 558:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 55c:	ldp	x23, x24, [sp, #48]
 560:	ldp	x25, x26, [sp, #64]
 564:	ldp	x27, x28, [sp, #80]
 568:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xa0>
 56c:	mov	x2, x26
 570:	mov	x1, x23
 574:	mov	x0, x24
 578:	bl	0 <memcmp>
 57c:	cmp	w0, #0x0
 580:	cset	w0, eq  // eq = none
 584:	str	w0, [sp, #108]
 588:	ldr	w0, [sp, #108]
 58c:	cbz	w0, 4f4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x4f4>
 590:	ldr	x23, [x19, #24]
 594:	b	358 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x358>
 598:	cmp	x24, x28
 59c:	b.eq	590 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x590>  // b.none
 5a0:	mov	x26, #0x0                   	// #0
 5a4:	b	5b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x5b8>
 5a8:	add	x26, x26, #0x1
 5ac:	add	x0, x24, x26
 5b0:	cmp	x28, x0
 5b4:	b.eq	588 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x588>  // b.none
 5b8:	ldr	x3, [x25]
 5bc:	mov	x0, x25
 5c0:	ldrb	w1, [x24, x26]
 5c4:	ldrb	w27, [x23, x26]
 5c8:	ldr	x3, [x3, #32]
 5cc:	blr	x3
 5d0:	ldr	x3, [x25]
 5d4:	mov	w1, w27
 5d8:	and	w27, w0, #0xff
 5dc:	mov	x0, x25
 5e0:	ldr	x3, [x3, #32]
 5e4:	blr	x3
 5e8:	cmp	w27, w0, uxtb
 5ec:	b.eq	5a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x5a8>  // b.none
 5f0:	b	4f4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x4f4>
 5f4:	stp	x23, x24, [sp, #48]
 5f8:	stp	x25, x26, [sp, #64]
 5fc:	stp	x27, x28, [sp, #80]
 600:	bl	0 <_ZSt25__throw_bad_function_callv>
 604:	tbnz	w1, #3, 1f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x1f8>
 608:	tbz	w1, #7, 1f0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x1f0>
 60c:	b	1a4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x1a4>

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	stp	x29, x30, [sp, #-352]!
   4:	mov	x29, sp
   8:	ldr	x6, [x3, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	cbz	x6, 334 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x334>
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x2
  1c:	mov	x21, x0
  20:	stp	x19, x20, [sp, #16]
  24:	mov	x19, x1
  28:	mov	w20, w4
  2c:	ldp	x5, x0, [x22]
  30:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  34:	movk	x4, #0xaaab
  38:	mov	x23, x3
  3c:	ldr	x2, [x6, #40]
  40:	str	x21, [x22, #24]
  44:	sub	x1, x0, x5
  48:	add	w3, w2, #0x3
  4c:	add	w2, w2, #0x3
  50:	asr	x1, x1, #3
  54:	mul	x1, x1, x4
  58:	cmp	x3, x1
  5c:	b.hi	348 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x348>  // b.pmore
  60:	b.cs	90 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x90>  // b.hs, b.nlast
  64:	mov	w1, #0x18                  	// #24
  68:	umaddl	x2, w2, w1, x5
  6c:	cmp	x0, x2
  70:	b.eq	90 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x90>  // b.none
  74:	str	x2, [x22, #8]
  78:	mov	x0, x2
  7c:	cmp	x5, x0
  80:	b.eq	98 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x98>  // b.none
  84:	nop
  88:	add	x5, x5, #0x18
  8c:	sturb	wzr, [x5, #-8]
  90:	cmp	x5, x0
  94:	b.ne	88 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x88>  // b.any
  98:	ldp	x3, x0, [x6, #56]
  9c:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  a0:	ldr	w1, [x23]
  a4:	movk	x2, #0xaaab
  a8:	sub	x0, x0, x3
  ac:	asr	x0, x0, #4
  b0:	mul	x0, x0, x2
  b4:	tbz	w1, #10, 360 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x360>
  b8:	str	x25, [sp, #64]
  bc:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
  c0:	stp	xzr, xzr, [sp, #208]
  c4:	cmp	x0, x1
  c8:	stp	xzr, xzr, [sp, #224]
  cc:	stp	x21, x19, [sp, #240]
  d0:	stp	x23, x6, [sp, #256]
  d4:	str	x22, [sp, #272]
  d8:	b.hi	4c0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4c0>  // b.pmore
  dc:	stp	xzr, xzr, [sp, #280]
  e0:	lsl	x23, x0, #4
  e4:	str	xzr, [sp, #296]
  e8:	cbz	x0, 4a0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4a0>
  ec:	mov	x0, x23
  f0:	bl	0 <_Znwm>
  f4:	mov	x3, x0
  f8:	add	x0, x0, x23
  fc:	str	x3, [sp, #280]
 100:	str	x0, [sp, #296]
 104:	nop
 108:	str	xzr, [x3]
 10c:	add	x3, x3, #0x10
 110:	stur	wzr, [x3, #-8]
 114:	cmp	x3, x0
 118:	b.ne	108 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x108>  // b.any
 11c:	ldr	x1, [sp, #264]
 120:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 124:	movk	x2, #0xaaab
 128:	ldp	x4, x0, [x1, #56]
 12c:	ldr	x25, [x1, #32]
 130:	str	x3, [sp, #288]
 134:	stp	xzr, xzr, [sp, #304]
 138:	sub	x0, x0, x4
 13c:	str	xzr, [sp, #320]
 140:	asr	x0, x0, #4
 144:	mul	x0, x0, x2
 148:	sub	x23, x0, #0x1
 14c:	bl	0 <_Znam>
 150:	mov	x3, x0
 154:	mov	x1, x0
 158:	tbnz	x23, #63, 170 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x170>
 15c:	nop
 160:	strb	wzr, [x1], #1
 164:	sub	x2, x3, x1
 168:	cmn	x2, x23
 16c:	b.pl	160 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x160>  // b.nfrst
 170:	ldr	x4, [sp, #240]
 174:	tst	x20, #0x80
 178:	add	x24, sp, #0xd0
 17c:	mov	w0, #0xfffffffa            	// #-6
 180:	and	w0, w20, w0
 184:	mov	w2, #0x0                   	// #0
 188:	csel	w20, w0, w20, ne  // ne = any
 18c:	mov	w1, #0x1                   	// #1
 190:	mov	x0, x24
 194:	str	x4, [sp, #232]
 198:	stp	x3, x25, [sp, #328]
 19c:	str	w20, [sp, #344]
 1a0:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 1a4:	ands	w23, w0, #0xff
 1a8:	b.ne	480 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x480>  // b.any
 1ac:	ldr	w0, [sp, #344]
 1b0:	tbnz	w0, #6, 1ec <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1ec>
 1b4:	orr	w0, w0, #0x80
 1b8:	str	w0, [sp, #344]
 1bc:	b	1e0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1e0>
 1c0:	add	x3, x1, #0x1
 1c4:	mov	x0, x24
 1c8:	mov	w2, #0x0                   	// #0
 1cc:	mov	w1, #0x1                   	// #1
 1d0:	stp	x3, x3, [sp, #232]
 1d4:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 1d8:	tst	w0, #0xff
 1dc:	b.ne	480 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x480>  // b.any
 1e0:	ldp	x1, x0, [sp, #240]
 1e4:	cmp	x1, x0
 1e8:	b.ne	1c0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1c0>  // b.any
 1ec:	ldr	x0, [sp, #328]
 1f0:	cbz	x0, 1f8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1f8>
 1f4:	bl	0 <_ZdaPv>
 1f8:	ldp	x20, x24, [sp, #304]
 1fc:	cmp	x20, x24
 200:	b.eq	224 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x224>  // b.none
 204:	nop
 208:	ldr	x0, [x20, #8]
 20c:	cbz	x0, 214 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x214>
 210:	bl	0 <_ZdlPv>
 214:	add	x20, x20, #0x20
 218:	cmp	x24, x20
 21c:	b.ne	208 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x208>  // b.any
 220:	ldr	x24, [sp, #304]
 224:	cbz	x24, 230 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x230>
 228:	mov	x0, x24
 22c:	bl	0 <_ZdlPv>
 230:	ldr	x0, [sp, #280]
 234:	cbz	x0, 23c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x23c>
 238:	bl	0 <_ZdlPv>
 23c:	ldr	x0, [sp, #208]
 240:	cbz	x0, 460 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x460>
 244:	bl	0 <_ZdlPv>
 248:	ldr	x25, [sp, #64]
 24c:	ldp	x3, x4, [x22]
 250:	sub	x1, x4, x3
 254:	cbz	w23, 2d8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2d8>
 258:	cmp	x4, x3
 25c:	mov	x2, x3
 260:	b.eq	280 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x280>  // b.none
 264:	nop
 268:	ldrb	w0, [x2, #16]
 26c:	cbnz	w0, 274 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x274>
 270:	stp	x19, x19, [x2]
 274:	add	x2, x2, #0x18
 278:	cmp	x4, x2
 27c:	b.ne	268 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x268>  // b.any
 280:	sub	x2, x1, #0x30
 284:	sub	x1, x1, #0x18
 288:	add	x4, x3, x2
 28c:	add	x0, x3, x1
 290:	str	x21, [x3, x2]
 294:	ldr	x5, [x3]
 298:	cmp	x21, x5
 29c:	ldp	x21, x22, [sp, #32]
 2a0:	str	x5, [x4, #8]
 2a4:	cset	w5, ne  // ne = any
 2a8:	ldr	x2, [x3, #8]
 2ac:	strb	w5, [x4, #16]
 2b0:	str	x2, [x3, x1]
 2b4:	cmp	x2, x19
 2b8:	str	x19, [x0, #8]
 2bc:	cset	w1, ne  // ne = any
 2c0:	strb	w1, [x0, #16]
 2c4:	mov	w0, w23
 2c8:	ldp	x19, x20, [sp, #16]
 2cc:	ldp	x23, x24, [sp, #48]
 2d0:	ldp	x29, x30, [sp], #352
 2d4:	ret
 2d8:	asr	x1, x1, #3
 2dc:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 2e0:	movk	x0, #0xaaab
 2e4:	mul	x1, x1, x0
 2e8:	cmp	x1, #0x2
 2ec:	b.ls	468 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x468>  // b.plast
 2f0:	cmp	x1, #0x3
 2f4:	b.eq	30c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x30c>  // b.none
 2f8:	add	x0, x3, #0x48
 2fc:	cmp	x4, x0
 300:	b.eq	30c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x30c>  // b.none
 304:	mov	x4, x0
 308:	str	x0, [x22, #8]
 30c:	cmp	x4, x3
 310:	b.eq	32c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x32c>  // b.none
 314:	mov	x0, x3
 318:	str	x19, [x0, #8]
 31c:	strb	wzr, [x0, #16]
 320:	str	x19, [x0], #24
 324:	cmp	x4, x0
 328:	b.ne	318 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x318>  // b.any
 32c:	ldp	x19, x20, [sp, #16]
 330:	ldp	x21, x22, [sp, #32]
 334:	mov	w23, #0x0                   	// #0
 338:	mov	w0, w23
 33c:	ldp	x23, x24, [sp, #48]
 340:	ldp	x29, x30, [sp], #352
 344:	ret
 348:	mov	x0, x22
 34c:	sub	x1, x3, x1
 350:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 354:	ldp	x5, x0, [x22]
 358:	ldr	x6, [x23, #16]
 35c:	b	90 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x90>
 360:	stp	xzr, xzr, [sp, #88]
 364:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
 368:	cmp	x0, x1
 36c:	stp	xzr, xzr, [sp, #104]
 370:	stp	x21, x19, [sp, #120]
 374:	stp	x23, x6, [sp, #136]
 378:	str	x22, [sp, #152]
 37c:	b.hi	4bc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4bc>  // b.pmore
 380:	stp	xzr, xzr, [sp, #160]
 384:	lsl	x23, x0, #4
 388:	mov	x2, #0x0                   	// #0
 38c:	str	xzr, [sp, #176]
 390:	cbz	x0, 3c8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3c8>
 394:	mov	x0, x23
 398:	bl	0 <_Znwm>
 39c:	mov	x3, x0
 3a0:	add	x2, x0, x23
 3a4:	str	x0, [sp, #160]
 3a8:	str	x2, [sp, #176]
 3ac:	nop
 3b0:	str	xzr, [x3]
 3b4:	add	x3, x3, #0x10
 3b8:	stur	wzr, [x3, #-8]
 3bc:	cmp	x3, x2
 3c0:	b.ne	3b0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3b0>  // b.any
 3c4:	ldr	x6, [sp, #144]
 3c8:	tst	x20, #0x80
 3cc:	ldr	x3, [x6, #32]
 3d0:	add	x24, sp, #0x58
 3d4:	ldr	x4, [sp, #120]
 3d8:	mov	w1, #0xfffffffa            	// #-6
 3dc:	and	w1, w20, w1
 3e0:	mov	x0, x24
 3e4:	csel	w20, w1, w20, ne  // ne = any
 3e8:	mov	w1, #0x1                   	// #1
 3ec:	str	x4, [sp, #112]
 3f0:	str	x2, [sp, #168]
 3f4:	stp	x3, xzr, [sp, #184]
 3f8:	str	w20, [sp, #200]
 3fc:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 400:	ands	w23, w0, #0xff
 404:	b.ne	490 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x490>  // b.any
 408:	ldr	w0, [sp, #200]
 40c:	tbnz	w0, #6, 444 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x444>
 410:	orr	w0, w0, #0x80
 414:	str	w0, [sp, #200]
 418:	b	438 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x438>
 41c:	add	x2, x1, #0x1
 420:	mov	x0, x24
 424:	mov	w1, #0x1                   	// #1
 428:	stp	x2, x2, [sp, #112]
 42c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 430:	tst	w0, #0xff
 434:	b.ne	490 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x490>  // b.any
 438:	ldp	x1, x0, [sp, #120]
 43c:	cmp	x1, x0
 440:	b.ne	41c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x41c>  // b.any
 444:	ldr	x0, [sp, #160]
 448:	cbz	x0, 450 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x450>
 44c:	bl	0 <_ZdlPv>
 450:	ldr	x0, [sp, #88]
 454:	cbz	x0, 24c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x24c>
 458:	bl	0 <_ZdlPv>
 45c:	b	24c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x24c>
 460:	ldr	x25, [sp, #64]
 464:	b	24c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x24c>
 468:	mov	x2, #0x3                   	// #3
 46c:	mov	x0, x22
 470:	sub	x1, x2, x1
 474:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 478:	ldp	x3, x4, [x22]
 47c:	b	30c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x30c>
 480:	ldr	x0, [sp, #328]
 484:	mov	w23, #0x1                   	// #1
 488:	cbnz	x0, 1f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1f4>
 48c:	b	1f8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1f8>
 490:	ldr	x0, [sp, #160]
 494:	mov	w23, #0x1                   	// #1
 498:	cbnz	x0, 44c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x44c>
 49c:	b	450 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x450>
 4a0:	mov	x0, #0x0                   	// #0
 4a4:	ldr	x25, [x6, #32]
 4a8:	stp	xzr, xzr, [sp, #304]
 4ac:	str	xzr, [sp, #320]
 4b0:	bl	0 <_Znam>
 4b4:	mov	x3, x0
 4b8:	b	170 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x170>
 4bc:	str	x25, [sp, #64]
 4c0:	adrp	x0, 0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 4c4:	add	x0, x0, #0x0
 4c8:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x3, #0xaaab
   c:	mov	x29, sp
  10:	ldp	x6, x2, [x0]
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x20, x0
  20:	mov	x19, x1
  24:	stp	xzr, xzr, [sp, #48]
  28:	sub	x21, x2, x6
  2c:	str	xzr, [sp, #64]
  30:	asr	x0, x21, #3
  34:	mul	x0, x0, x3
  38:	cbz	x0, 58 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x58>
  3c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40:	movk	x1, #0x555, lsl #48
  44:	cmp	x0, x1
  48:	b.hi	240 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x240>  // b.pmore
  4c:	mov	x0, x21
  50:	bl	0 <_Znwm>
  54:	ldp	x6, x2, [x20]
  58:	add	x21, x0, x21
  5c:	stp	x0, x0, [sp, #48]
  60:	cmp	x6, x2
  64:	str	x21, [sp, #64]
  68:	b.eq	c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xc8>  // b.none
  6c:	mov	x1, x6
  70:	mov	x3, x0
  74:	nop
  78:	ldp	x4, x5, [x1]
  7c:	stp	x4, x5, [x3]
  80:	add	x1, x1, #0x18
  84:	ldur	x4, [x1, #-8]
  88:	str	x4, [x3, #16]
  8c:	cmp	x2, x1
  90:	add	x3, x3, #0x18
  94:	b.ne	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x78>  // b.any
  98:	sub	x2, x2, #0x18
  9c:	mov	x1, #0xaaab                	// #43691
  a0:	sub	x2, x2, x6
  a4:	movk	x1, #0xaaaa, lsl #16
  a8:	movk	x1, #0xaaaa, lsl #32
  ac:	lsr	x2, x2, #3
  b0:	movk	x1, #0xaaa, lsl #48
  b4:	mul	x2, x2, x1
  b8:	and	x2, x2, #0x1fffffffffffffff
  bc:	add	x2, x2, #0x1
  c0:	add	x2, x2, x2, lsl #1
  c4:	add	x0, x0, x2, lsl #3
  c8:	ldp	x6, x3, [x20, #40]
  cc:	str	x0, [sp, #56]
  d0:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  d4:	add	x1, sp, #0x30
  d8:	movk	x5, #0xaaab
  dc:	stp	xzr, xzr, [sp, #72]
  e0:	mov	x4, #0x7ffffffffffffff     	// #576460752303423487
  e4:	ldr	x7, [x20, #24]
  e8:	ldr	x2, [x3, #16]
  ec:	stp	xzr, xzr, [sp, #88]
  f0:	ldr	w21, [x20, #112]
  f4:	stp	x7, x6, [sp, #104]
  f8:	ldr	x8, [x2, #56]
  fc:	stp	x3, x2, [sp, #120]
 100:	ldr	x0, [x2, #64]
 104:	str	x1, [sp, #136]
 108:	sub	x0, x0, x8
 10c:	asr	x0, x0, #4
 110:	mul	x0, x0, x5
 114:	cmp	x0, x4
 118:	b.hi	234 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x234>  // b.pmore
 11c:	stp	xzr, xzr, [sp, #144]
 120:	lsl	x22, x0, #4
 124:	mov	x2, #0x0                   	// #0
 128:	str	xzr, [sp, #160]
 12c:	cbz	x0, 15c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x15c>
 130:	mov	x0, x22
 134:	bl	0 <_Znwm>
 138:	add	x2, x0, x22
 13c:	str	x0, [sp, #144]
 140:	str	x2, [sp, #160]
 144:	nop
 148:	str	xzr, [x0]
 14c:	add	x0, x0, #0x10
 150:	stur	wzr, [x0, #-8]
 154:	cmp	x2, x0
 158:	b.ne	148 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x148>  // b.any
 15c:	ldr	x3, [sp, #104]
 160:	tst	x21, #0x80
 164:	mov	w0, #0xfffffffa            	// #-6
 168:	and	w0, w21, w0
 16c:	csel	w21, w0, w21, ne  // ne = any
 170:	mov	w1, #0x1                   	// #1
 174:	add	x0, sp, #0x48
 178:	str	x3, [sp, #96]
 17c:	str	x2, [sp, #152]
 180:	stp	x19, xzr, [sp, #168]
 184:	str	w21, [sp, #184]
 188:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
 18c:	mov	w19, w0
 190:	tst	w0, #0xff
 194:	b.ne	1d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1d0>  // b.any
 198:	ldr	x0, [sp, #144]
 19c:	cbz	x0, 1a4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1a4>
 1a0:	bl	0 <_ZdlPv>
 1a4:	ldr	x0, [sp, #72]
 1a8:	cbz	x0, 1b0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1b0>
 1ac:	bl	0 <_ZdlPv>
 1b0:	ldr	x0, [sp, #48]
 1b4:	cbz	x0, 1bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1bc>
 1b8:	bl	0 <_ZdlPv>
 1bc:	mov	w0, w19
 1c0:	ldp	x19, x20, [sp, #16]
 1c4:	ldp	x21, x22, [sp, #32]
 1c8:	ldp	x29, x30, [sp], #192
 1cc:	ret
 1d0:	ldp	x7, x3, [sp, #48]
 1d4:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1d8:	movk	x2, #0xaaab
 1dc:	mov	x1, #0x0                   	// #0
 1e0:	mov	w8, #0x1                   	// #1
 1e4:	sub	x3, x3, x7
 1e8:	add	x4, x7, #0x10
 1ec:	add	x9, x7, #0x8
 1f0:	asr	x0, x3, #3
 1f4:	mul	x0, x0, x2
 1f8:	cbz	x0, 198 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x198>
 1fc:	nop
 200:	ldrb	w2, [x4, x1]
 204:	cbz	w2, 224 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x224>
 208:	ldr	x2, [x20]
 20c:	ldr	x6, [x7, x1]
 210:	add	x0, x2, x1
 214:	ldr	x5, [x9, x1]
 218:	str	x6, [x2, x1]
 21c:	str	x5, [x0, #8]
 220:	strb	w8, [x0, #16]
 224:	add	x1, x1, #0x18
 228:	cmp	x3, x1
 22c:	b.ne	200 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x200>  // b.any
 230:	b	198 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x198>
 234:	adrp	x0, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
 238:	add	x0, x0, #0x0
 23c:	bl	0 <_ZSt20__throw_length_errorPKc>
 240:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	stp	x29, x30, [sp, #-336]!
   4:	mov	x29, sp
   8:	ldr	x6, [x3, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	cbz	x6, 2c4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2c4>
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x22, x2
  1c:	mov	x21, x0
  20:	stp	x19, x20, [sp, #16]
  24:	mov	x19, x1
  28:	mov	w20, w4
  2c:	ldp	x5, x0, [x22]
  30:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  34:	movk	x4, #0xaaab
  38:	mov	x23, x3
  3c:	ldr	x2, [x6, #40]
  40:	str	x21, [x22, #24]
  44:	sub	x1, x0, x5
  48:	add	w3, w2, #0x3
  4c:	add	w2, w2, #0x3
  50:	asr	x1, x1, #3
  54:	mul	x1, x1, x4
  58:	cmp	x3, x1
  5c:	b.hi	2d8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2d8>  // b.pmore
  60:	b.cs	90 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x90>  // b.hs, b.nlast
  64:	mov	w1, #0x18                  	// #24
  68:	umaddl	x2, w2, w1, x5
  6c:	cmp	x0, x2
  70:	b.eq	90 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x90>  // b.none
  74:	str	x2, [x22, #8]
  78:	mov	x0, x2
  7c:	cmp	x5, x0
  80:	b.eq	98 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x98>  // b.none
  84:	nop
  88:	add	x5, x5, #0x18
  8c:	sturb	wzr, [x5, #-8]
  90:	cmp	x5, x0
  94:	b.ne	88 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x88>  // b.any
  98:	ldp	x3, x0, [x6, #56]
  9c:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  a0:	ldr	w1, [x23]
  a4:	movk	x2, #0xaaab
  a8:	sub	x0, x0, x3
  ac:	asr	x0, x0, #4
  b0:	mul	x0, x0, x2
  b4:	tbz	w1, #10, 2f0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2f0>
  b8:	stp	xzr, xzr, [sp, #192]
  bc:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
  c0:	cmp	x0, x1
  c4:	stp	xzr, xzr, [sp, #208]
  c8:	stp	x21, x19, [sp, #224]
  cc:	stp	x23, x6, [sp, #240]
  d0:	str	x22, [sp, #256]
  d4:	b.hi	3e0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3e0>  // b.pmore
  d8:	stp	xzr, xzr, [sp, #264]
  dc:	lsl	x23, x0, #4
  e0:	str	xzr, [sp, #280]
  e4:	cbz	x0, 3c4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3c4>
  e8:	mov	x0, x23
  ec:	bl	0 <_Znwm>
  f0:	mov	x3, x0
  f4:	add	x0, x0, x23
  f8:	str	x3, [sp, #264]
  fc:	str	x0, [sp, #280]
 100:	str	xzr, [x3]
 104:	add	x3, x3, #0x10
 108:	stur	wzr, [x3, #-8]
 10c:	cmp	x3, x0
 110:	b.ne	100 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x100>  // b.any
 114:	ldr	x1, [sp, #248]
 118:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 11c:	movk	x2, #0xaaab
 120:	ldp	x4, x0, [x1, #56]
 124:	ldr	x24, [x1, #32]
 128:	str	x3, [sp, #272]
 12c:	stp	xzr, xzr, [sp, #288]
 130:	sub	x0, x0, x4
 134:	str	xzr, [sp, #304]
 138:	asr	x0, x0, #4
 13c:	mul	x0, x0, x2
 140:	sub	x23, x0, #0x1
 144:	bl	0 <_Znam>
 148:	mov	x3, x0
 14c:	mov	x1, x0
 150:	tbnz	x23, #63, 168 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x168>
 154:	nop
 158:	strb	wzr, [x1], #1
 15c:	sub	x2, x3, x1
 160:	cmn	x2, x23
 164:	b.pl	158 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x158>  // b.nfrst
 168:	ldr	x4, [sp, #224]
 16c:	tst	x20, #0x80
 170:	mov	w0, #0xfffffffa            	// #-6
 174:	and	w0, w20, w0
 178:	csel	w20, w0, w20, ne  // ne = any
 17c:	mov	w1, #0x0                   	// #0
 180:	add	x0, sp, #0xc0
 184:	mov	w2, #0x0                   	// #0
 188:	str	x4, [sp, #216]
 18c:	stp	x3, x24, [sp, #312]
 190:	str	w20, [sp, #328]
 194:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 198:	ldr	x1, [sp, #312]
 19c:	and	w23, w0, #0xff
 1a0:	cbz	x1, 1ac <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1ac>
 1a4:	mov	x0, x1
 1a8:	bl	0 <_ZdaPv>
 1ac:	ldp	x20, x24, [sp, #288]
 1b0:	cmp	x20, x24
 1b4:	b.eq	1d4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1d4>  // b.none
 1b8:	ldr	x0, [x20, #8]
 1bc:	cbz	x0, 1c4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1c4>
 1c0:	bl	0 <_ZdlPv>
 1c4:	add	x20, x20, #0x20
 1c8:	cmp	x24, x20
 1cc:	b.ne	1b8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1b8>  // b.any
 1d0:	ldr	x24, [sp, #288]
 1d4:	cbz	x24, 1e0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1e0>
 1d8:	mov	x0, x24
 1dc:	bl	0 <_ZdlPv>
 1e0:	ldr	x0, [sp, #264]
 1e4:	cbz	x0, 1ec <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1ec>
 1e8:	bl	0 <_ZdlPv>
 1ec:	ldr	x0, [sp, #192]
 1f0:	cbz	x0, 1f8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1f8>
 1f4:	bl	0 <_ZdlPv>
 1f8:	ldp	x3, x4, [x22]
 1fc:	sub	x0, x4, x3
 200:	cbz	w23, 268 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x268>
 204:	cmp	x4, x3
 208:	mov	x2, x3
 20c:	b.eq	228 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x228>  // b.none
 210:	ldrb	w1, [x2, #16]
 214:	cbnz	w1, 21c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x21c>
 218:	stp	x19, x19, [x2]
 21c:	add	x2, x2, #0x18
 220:	cmp	x4, x2
 224:	b.ne	210 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x210>  // b.any
 228:	sub	x4, x0, #0x30
 22c:	sub	x0, x0, #0x18
 230:	add	x2, x3, x4
 234:	add	x1, x3, x0
 238:	strb	wzr, [x2, #16]
 23c:	str	x21, [x3, x4]
 240:	str	x21, [x2, #8]
 244:	strb	wzr, [x1, #16]
 248:	str	x19, [x3, x0]
 24c:	mov	w0, w23
 250:	ldp	x21, x22, [sp, #32]
 254:	str	x19, [x1, #8]
 258:	ldp	x19, x20, [sp, #16]
 25c:	ldp	x23, x24, [sp, #48]
 260:	ldp	x29, x30, [sp], #336
 264:	ret
 268:	asr	x0, x0, #3
 26c:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 270:	movk	x1, #0xaaab
 274:	mul	x1, x0, x1
 278:	cmp	x1, #0x2
 27c:	b.ls	3ac <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3ac>  // b.plast
 280:	cmp	x1, #0x3
 284:	b.eq	29c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x29c>  // b.none
 288:	add	x0, x3, #0x48
 28c:	cmp	x4, x0
 290:	b.eq	29c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x29c>  // b.none
 294:	mov	x4, x0
 298:	str	x0, [x22, #8]
 29c:	cmp	x4, x3
 2a0:	b.eq	2bc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2bc>  // b.none
 2a4:	mov	x0, x3
 2a8:	str	x19, [x0, #8]
 2ac:	strb	wzr, [x0, #16]
 2b0:	str	x19, [x0], #24
 2b4:	cmp	x4, x0
 2b8:	b.ne	2a8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2a8>  // b.any
 2bc:	ldp	x19, x20, [sp, #16]
 2c0:	ldp	x21, x22, [sp, #32]
 2c4:	mov	w23, #0x0                   	// #0
 2c8:	mov	w0, w23
 2cc:	ldp	x23, x24, [sp, #48]
 2d0:	ldp	x29, x30, [sp], #336
 2d4:	ret
 2d8:	mov	x0, x22
 2dc:	sub	x1, x3, x1
 2e0:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 2e4:	ldp	x5, x0, [x22]
 2e8:	ldr	x6, [x23, #16]
 2ec:	b	90 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x90>
 2f0:	stp	xzr, xzr, [sp, #72]
 2f4:	mov	x1, #0x7ffffffffffffff     	// #576460752303423487
 2f8:	cmp	x0, x1
 2fc:	stp	xzr, xzr, [sp, #88]
 300:	stp	x21, x19, [sp, #104]
 304:	stp	x23, x6, [sp, #120]
 308:	str	x22, [sp, #136]
 30c:	b.hi	3e0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3e0>  // b.pmore
 310:	stp	xzr, xzr, [sp, #144]
 314:	lsl	x23, x0, #4
 318:	mov	x2, #0x0                   	// #0
 31c:	str	xzr, [sp, #160]
 320:	cbz	x0, 358 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x358>
 324:	mov	x0, x23
 328:	bl	0 <_Znwm>
 32c:	mov	x3, x0
 330:	add	x2, x0, x23
 334:	str	x0, [sp, #144]
 338:	str	x2, [sp, #160]
 33c:	nop
 340:	str	xzr, [x3]
 344:	add	x3, x3, #0x10
 348:	stur	wzr, [x3, #-8]
 34c:	cmp	x3, x2
 350:	b.ne	340 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x340>  // b.any
 354:	ldr	x6, [sp, #128]
 358:	tst	x20, #0x80
 35c:	ldr	x3, [x6, #32]
 360:	mov	w0, #0xfffffffa            	// #-6
 364:	ldr	x4, [sp, #104]
 368:	and	w0, w20, w0
 36c:	csel	w20, w0, w20, ne  // ne = any
 370:	mov	w1, #0x0                   	// #0
 374:	add	x0, sp, #0x48
 378:	str	x4, [sp, #96]
 37c:	str	x2, [sp, #152]
 380:	stp	x3, xzr, [sp, #168]
 384:	str	w20, [sp, #184]
 388:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 38c:	ldr	x1, [sp, #144]
 390:	and	w23, w0, #0xff
 394:	cbz	x1, 3a0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3a0>
 398:	mov	x0, x1
 39c:	bl	0 <_ZdlPv>
 3a0:	ldr	x0, [sp, #72]
 3a4:	cbnz	x0, 1f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1f4>
 3a8:	b	1f8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1f8>
 3ac:	mov	x2, #0x3                   	// #3
 3b0:	mov	x0, x22
 3b4:	sub	x1, x2, x1
 3b8:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 3bc:	ldp	x3, x4, [x22]
 3c0:	b	29c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x29c>
 3c4:	mov	x0, #0x0                   	// #0
 3c8:	ldr	x24, [x6, #32]
 3cc:	stp	xzr, xzr, [sp, #288]
 3d0:	str	xzr, [sp, #304]
 3d4:	bl	0 <_Znam>
 3d8:	mov	x3, x0
 3dc:	b	168 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x168>
 3e0:	adrp	x0, 0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 3e4:	add	x0, x0, #0x0
 3e8:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x3, x0
   8:	and	w1, w1, #0xff
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	lsl	x19, x2, #4
  18:	add	x2, x2, x2, lsl #1
  1c:	ldr	x20, [x0, #72]
  20:	stp	x21, x22, [sp, #32]
  24:	ldr	x4, [x0, #56]
  28:	add	x21, x20, x19
  2c:	ldr	w22, [x21, #8]
  30:	ldr	x4, [x4, #56]
  34:	str	x23, [sp, #48]
  38:	ldr	x23, [x20, x19]
  3c:	add	x2, x4, x2, lsl #4
  40:	cbz	w22, 50 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x50>
  44:	ldr	x4, [x0, #24]
  48:	cmp	x23, x4
  4c:	b.eq	88 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x88>  // b.none
  50:	ldr	x0, [x3, #24]
  54:	str	x0, [x20, x19]
  58:	mov	w0, #0x1                   	// #1
  5c:	str	w0, [x21, #8]
  60:	mov	x0, x3
  64:	ldr	x2, [x2, #16]
  68:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>
  6c:	str	x23, [x20, x19]
  70:	str	w22, [x21, #8]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x21, x22, [sp, #32]
  7c:	ldr	x23, [sp, #48]
  80:	ldp	x29, x30, [sp], #64
  84:	ret
  88:	cmp	w22, #0x1
  8c:	b.gt	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>
  90:	add	w22, w22, #0x1
  94:	str	w22, [x21, #8]
  98:	ldr	x2, [x2, #16]
  9c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>
  a0:	ldr	w0, [x21, #8]
  a4:	sub	w0, w0, #0x1
  a8:	str	w0, [x21, #8]
  ac:	b	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x74>

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>:
   0:	cbz	x1, 40 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x40>
   4:	stp	x29, x30, [sp, #-32]!
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x20, x0
  14:	mov	x19, x1
  18:	ldr	x1, [x19, #24]
  1c:	mov	x0, x20
  20:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>
  24:	mov	x0, x19
  28:	ldr	x19, [x19, #16]
  2c:	bl	0 <_ZdlPv>
  30:	cbnz	x19, 18 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x18>
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	ret

Disassembly of section .text._ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_:

0000000000000000 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x5, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	add	x24, x0, #0x10
  14:	stp	x19, x20, [sp, #16]
  18:	add	x20, x0, #0x30
  1c:	mov	x19, x0
  20:	stp	x21, x22, [sp, #32]
  24:	mov	x21, x1
  28:	ldr	x6, [x0, #16]
  2c:	stp	x25, x26, [sp, #64]
  30:	ldr	x2, [x0, #48]
  34:	ldp	x0, x1, [x24, #16]
  38:	ldr	x23, [x20, #24]
  3c:	ldr	x7, [x20, #8]
  40:	sub	x25, x23, x1
  44:	sub	x0, x0, x6
  48:	sub	x2, x2, x7
  4c:	asr	x3, x25, #3
  50:	sub	x4, x3, #0x1
  54:	lsl	x4, x4, #6
  58:	add	x2, x4, x2, asr #3
  5c:	add	x0, x2, x0, asr #3
  60:	cmp	x0, x5
  64:	b.eq	1ac <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x1ac>  // b.none
  68:	ldp	x4, x2, [x19]
  6c:	sub	x0, x23, x4
  70:	sub	x0, x2, x0, asr #3
  74:	cmp	x0, #0x1
  78:	b.ls	c8 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0xc8>  // b.plast
  7c:	mov	x0, #0x200                 	// #512
  80:	bl	0 <_Znwm>
  84:	ldr	x3, [x21]
  88:	ldp	x21, x22, [sp, #32]
  8c:	ldp	x25, x26, [sp, #64]
  90:	str	x0, [x23, #8]
  94:	ldr	x0, [x19, #72]
  98:	ldr	x2, [x19, #48]
  9c:	add	x1, x0, #0x8
  a0:	ldr	x0, [x0, #8]
  a4:	ldp	x23, x24, [sp, #48]
  a8:	str	x3, [x2]
  ac:	add	x2, x0, #0x200
  b0:	stp	x0, x2, [x20, #8]
  b4:	str	x1, [x20, #24]
  b8:	str	x0, [x19, #48]
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret
  c8:	add	x22, x3, #0x2
  cc:	cmp	x2, x22, lsl #1
  d0:	b.hi	160 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x160>  // b.pmore
  d4:	cmp	x2, #0x0
  d8:	add	x23, x2, #0x2
  dc:	csinc	x2, x2, xzr, ne  // ne = any
  e0:	add	x23, x2, x23
  e4:	cmp	x23, x5
  e8:	b.hi	1b8 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x1b8>  // b.pmore
  ec:	lsl	x0, x23, #3
  f0:	bl	0 <_Znwm>
  f4:	sub	x22, x23, x22
  f8:	mov	x26, x0
  fc:	ldr	x2, [x19, #72]
 100:	lsr	x22, x22, #1
 104:	ldr	x1, [x19, #40]
 108:	add	x2, x2, #0x8
 10c:	add	x22, x0, x22, lsl #3
 110:	cmp	x1, x2
 114:	b.eq	124 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x124>  // b.none
 118:	sub	x2, x2, x1
 11c:	mov	x0, x22
 120:	bl	0 <memmove>
 124:	ldr	x0, [x19]
 128:	bl	0 <_ZdlPv>
 12c:	stp	x26, x23, [x19]
 130:	add	x23, x22, x25
 134:	ldr	x0, [x22]
 138:	str	x0, [x24, #8]
 13c:	str	x22, [x24, #24]
 140:	add	x0, x0, #0x200
 144:	str	x0, [x24, #16]
 148:	ldr	x0, [x22, x25]
 14c:	str	x0, [x20, #8]
 150:	str	x23, [x20, #24]
 154:	add	x0, x0, #0x200
 158:	str	x0, [x20, #16]
 15c:	b	7c <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x7c>
 160:	sub	x22, x2, x22
 164:	add	x23, x23, #0x8
 168:	sub	x2, x23, x1
 16c:	lsr	x22, x22, #1
 170:	add	x22, x4, x22, lsl #3
 174:	cmp	x1, x22
 178:	b.ls	190 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x190>  // b.plast
 17c:	cmp	x1, x23
 180:	b.eq	130 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x130>  // b.none
 184:	mov	x0, x22
 188:	bl	0 <memmove>
 18c:	b	130 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x130>
 190:	cmp	x1, x23
 194:	b.eq	130 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x130>  // b.none
 198:	add	x0, x25, #0x8
 19c:	sub	x0, x0, x2
 1a0:	add	x0, x22, x0
 1a4:	bl	0 <memmove>
 1a8:	b	130 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x130>
 1ac:	adrp	x0, 0 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>
 1b0:	add	x0, x0, #0x0
 1b4:	bl	0 <_ZSt20__throw_length_errorPKc>
 1b8:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x22, x1
  10:	ldr	x1, [x0, #40]
  14:	stp	x23, x24, [sp, #48]
  18:	and	w24, w2, #0xff
  1c:	ldr	x4, [x0, #72]
  20:	stp	x19, x20, [sp, #16]
  24:	mov	x20, x0
  28:	sub	x23, x4, x1
  2c:	ldr	x0, [x0, #8]
  30:	asr	x19, x23, #3
  34:	add	x19, x19, #0x1
  38:	add	x19, x19, x22
  3c:	cmp	x0, x19, lsl #1
  40:	b.ls	88 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x88>  // b.plast
  44:	sub	x19, x0, x19
  48:	cmp	w24, #0x0
  4c:	ldr	x3, [x20]
  50:	lsr	x19, x19, #1
  54:	add	x4, x4, #0x8
  58:	lsl	x19, x19, #3
  5c:	sub	x2, x4, x1
  60:	add	x22, x19, x22, lsl #3
  64:	csel	x19, x22, x19, ne  // ne = any
  68:	add	x19, x3, x19
  6c:	cmp	x1, x19
  70:	b.ls	138 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x138>  // b.plast
  74:	cmp	x1, x4
  78:	b.eq	f8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xf8>  // b.none
  7c:	mov	x0, x19
  80:	bl	0 <memmove>
  84:	b	f8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xf8>
  88:	cmp	x0, x22
  8c:	add	x21, x0, #0x2
  90:	csel	x0, x0, x22, cs  // cs = hs, nlast
  94:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  98:	add	x21, x0, x21
  9c:	cmp	x21, x1
  a0:	b.hi	154 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x154>  // b.pmore
  a4:	sub	x19, x21, x19
  a8:	lsl	x0, x21, #3
  ac:	bl	0 <_Znwm>
  b0:	lsr	x19, x19, #1
  b4:	cmp	w24, #0x0
  b8:	ldr	x3, [x20, #72]
  bc:	lsl	x19, x19, #3
  c0:	ldr	x1, [x20, #40]
  c4:	add	x22, x19, x22, lsl #3
  c8:	csel	x19, x22, x19, ne  // ne = any
  cc:	add	x3, x3, #0x8
  d0:	mov	x24, x0
  d4:	add	x19, x0, x19
  d8:	cmp	x1, x3
  dc:	b.eq	ec <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xec>  // b.none
  e0:	sub	x2, x3, x1
  e4:	mov	x0, x19
  e8:	bl	0 <memmove>
  ec:	ldr	x0, [x20]
  f0:	bl	0 <_ZdlPv>
  f4:	stp	x24, x21, [x20]
  f8:	add	x2, x19, x23
  fc:	ldr	x0, [x19]
 100:	ldp	x21, x22, [sp, #32]
 104:	str	x0, [x20, #24]
 108:	add	x0, x0, #0x1f8
 10c:	str	x0, [x20, #32]
 110:	str	x19, [x20, #40]
 114:	ldr	x0, [x19, x23]
 118:	ldp	x23, x24, [sp, #48]
 11c:	str	x0, [x20, #56]
 120:	add	x0, x0, #0x1f8
 124:	str	x0, [x20, #64]
 128:	str	x2, [x20, #72]
 12c:	ldp	x19, x20, [sp, #16]
 130:	ldp	x29, x30, [sp], #64
 134:	ret
 138:	cmp	x1, x4
 13c:	b.eq	f8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xf8>  // b.none
 140:	add	x0, x23, #0x8
 144:	sub	x0, x0, x2
 148:	add	x0, x19, x0
 14c:	bl	0 <memmove>
 150:	b	f8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xf8>
 154:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	ldr	x1, [x0, #64]
  18:	ldr	x2, [x0, #48]
  1c:	sub	x1, x1, #0x18
  20:	cmp	x2, x1
  24:	b.eq	4c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x4c>  // b.none
  28:	ldp	x0, x1, [x20]
  2c:	stp	x0, x1, [x2]
  30:	ldr	x1, [x20, #16]
  34:	str	x1, [x2, #16]
  38:	add	x0, x2, #0x18
  3c:	str	x0, [x19, #48]
  40:	ldp	x19, x20, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret
  4c:	stp	x21, x22, [sp, #32]
  50:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  54:	movk	x5, #0xaaab
  58:	ldp	x3, x1, [x0, #32]
  5c:	mov	x6, #0x5555555555555555    	// #6148914691236517205
  60:	ldr	x22, [x0, #72]
  64:	add	x21, x0, #0x30
  68:	ldr	x8, [x21, #8]
  6c:	movk	x6, #0x555, lsl #48
  70:	sub	x1, x22, x1
  74:	ldr	x7, [x0, #16]
  78:	asr	x1, x1, #3
  7c:	sub	x1, x1, #0x1
  80:	sub	x2, x2, x8
  84:	sub	x3, x3, x7
  88:	add	x4, x1, x1, lsl #2
  8c:	asr	x2, x2, #3
  90:	asr	x3, x3, #3
  94:	add	x1, x1, x4, lsl #2
  98:	madd	x2, x2, x5, x1
  9c:	madd	x2, x3, x5, x2
  a0:	cmp	x2, x6
  a4:	b.eq	11c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x11c>  // b.none
  a8:	ldp	x1, x2, [x0]
  ac:	sub	x1, x22, x1
  b0:	sub	x1, x2, x1, asr #3
  b4:	cmp	x1, #0x1
  b8:	b.ls	108 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x108>  // b.plast
  bc:	mov	x0, #0x1f8                 	// #504
  c0:	bl	0 <_Znwm>
  c4:	ldp	x4, x5, [x20]
  c8:	str	x0, [x22, #8]
  cc:	ldr	x0, [x19, #72]
  d0:	ldr	x1, [x19, #48]
  d4:	add	x2, x0, #0x8
  d8:	ldr	x0, [x0, #8]
  dc:	stp	x4, x5, [x1]
  e0:	ldr	x3, [x20, #16]
  e4:	str	x3, [x1, #16]
  e8:	add	x1, x0, #0x1f8
  ec:	stp	x0, x1, [x21, #8]
  f0:	str	x2, [x21, #24]
  f4:	ldp	x21, x22, [sp, #32]
  f8:	str	x0, [x19, #48]
  fc:	ldp	x19, x20, [sp, #16]
 100:	ldp	x29, x30, [sp], #48
 104:	ret
 108:	mov	w2, #0x0                   	// #0
 10c:	mov	x1, #0x1                   	// #1
 110:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
 114:	ldr	x22, [x19, #72]
 118:	b	bc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0xbc>
 11c:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
 120:	add	x0, x0, #0x0
 124:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #272]
  14:	stp	x23, x24, [sp, #48]
  18:	add	x23, sp, #0x60
  1c:	ldr	x24, [x20, #384]
  20:	stp	x21, x22, [sp, #32]
  24:	add	x21, sp, #0x90
  28:	ldrb	w19, [x0]
  2c:	mov	x0, x24
  30:	ldr	x22, [x20, #256]
  34:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  38:	ldr	x2, [x0]
  3c:	mov	w1, w19
  40:	add	x19, x22, #0x38
  44:	ldr	x2, [x2, #32]
  48:	blr	x2
  4c:	str	x24, [sp, #64]
  50:	strb	w0, [sp, #72]
  54:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  58:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  5c:	mov	w9, #0xb                   	// #11
  60:	ldp	x6, x7, [sp, #64]
  64:	mov	x8, #0xffffffffffffffff    	// #-1
  68:	ldp	x4, x5, [sp, #144]
  6c:	mov	x1, x23
  70:	ldr	x3, [x3]
  74:	mov	x0, x21
  78:	ldr	x2, [x2]
  7c:	stp	x4, x5, [sp, #64]
  80:	stp	xzr, xzr, [sp, #80]
  84:	str	w9, [sp, #96]
  88:	str	x8, [sp, #104]
  8c:	stp	x6, x7, [sp, #112]
  90:	stp	x3, x2, [sp, #128]
  94:	stp	x6, x7, [sp, #144]
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  9c:	ldp	x0, x1, [x19, #8]
  a0:	cmp	x0, x1
  a4:	b.eq	138 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0x138>  // b.none
  a8:	mov	x1, x21
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  b0:	ldr	x1, [x19, #8]
  b4:	add	x1, x1, #0x30
  b8:	str	x1, [x19, #8]
  bc:	ldr	x19, [x22, #56]
  c0:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  c4:	movk	x2, #0xaaab
  c8:	mov	x0, #0x86a0                	// #34464
  cc:	sub	x19, x1, x19
  d0:	movk	x0, #0x1, lsl #16
  d4:	asr	x19, x19, #4
  d8:	mul	x19, x19, x2
  dc:	cmp	x19, x0
  e0:	b.hi	150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0x150>  // b.pmore
  e4:	mov	x0, x21
  e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  ec:	mov	x0, x23
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  f4:	sub	x19, x19, #0x1
  f8:	mov	x1, x21
  fc:	add	x0, x20, #0x130
 100:	stp	x22, x19, [sp, #144]
 104:	str	x19, [sp, #160]
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
 10c:	ldr	x3, [sp, #80]
 110:	cbz	x3, 124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0x124>
 114:	add	x1, sp, #0x40
 118:	mov	w2, #0x3                   	// #3
 11c:	mov	x0, x1
 120:	blr	x3
 124:	ldp	x19, x20, [sp, #16]
 128:	ldp	x21, x22, [sp, #32]
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x29, x30, [sp], #192
 134:	ret
 138:	mov	x1, x0
 13c:	mov	x2, x21
 140:	mov	x0, x19
 144:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
 148:	ldr	x1, [x22, #64]
 14c:	b	bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0xbc>
 150:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #272]
  14:	stp	x23, x24, [sp, #48]
  18:	add	x23, sp, #0x60
  1c:	ldr	x24, [x20, #384]
  20:	stp	x21, x22, [sp, #32]
  24:	add	x21, sp, #0x90
  28:	ldrb	w19, [x0]
  2c:	mov	x0, x24
  30:	ldr	x22, [x20, #256]
  34:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  38:	ldr	x2, [x0]
  3c:	mov	w1, w19
  40:	add	x19, x22, #0x38
  44:	ldr	x2, [x2, #32]
  48:	blr	x2
  4c:	str	x24, [sp, #64]
  50:	strb	w0, [sp, #72]
  54:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  58:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  5c:	mov	w9, #0xb                   	// #11
  60:	ldp	x6, x7, [sp, #64]
  64:	mov	x8, #0xffffffffffffffff    	// #-1
  68:	ldp	x4, x5, [sp, #144]
  6c:	mov	x1, x23
  70:	ldr	x3, [x3]
  74:	mov	x0, x21
  78:	ldr	x2, [x2]
  7c:	stp	x4, x5, [sp, #64]
  80:	stp	xzr, xzr, [sp, #80]
  84:	str	w9, [sp, #96]
  88:	str	x8, [sp, #104]
  8c:	stp	x6, x7, [sp, #112]
  90:	stp	x3, x2, [sp, #128]
  94:	stp	x6, x7, [sp, #144]
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  9c:	ldp	x0, x1, [x19, #8]
  a0:	cmp	x0, x1
  a4:	b.eq	138 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0x138>  // b.none
  a8:	mov	x1, x21
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  b0:	ldr	x1, [x19, #8]
  b4:	add	x1, x1, #0x30
  b8:	str	x1, [x19, #8]
  bc:	ldr	x19, [x22, #56]
  c0:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  c4:	movk	x2, #0xaaab
  c8:	mov	x0, #0x86a0                	// #34464
  cc:	sub	x19, x1, x19
  d0:	movk	x0, #0x1, lsl #16
  d4:	asr	x19, x19, #4
  d8:	mul	x19, x19, x2
  dc:	cmp	x19, x0
  e0:	b.hi	150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0x150>  // b.pmore
  e4:	mov	x0, x21
  e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  ec:	mov	x0, x23
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  f4:	sub	x19, x19, #0x1
  f8:	mov	x1, x21
  fc:	add	x0, x20, #0x130
 100:	stp	x22, x19, [sp, #144]
 104:	str	x19, [sp, #160]
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
 10c:	ldr	x3, [sp, #80]
 110:	cbz	x3, 124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0x124>
 114:	add	x1, sp, #0x40
 118:	mov	w2, #0x3                   	// #3
 11c:	mov	x0, x1
 120:	blr	x3
 124:	ldp	x19, x20, [sp, #16]
 128:	ldp	x21, x22, [sp, #32]
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x29, x30, [sp], #192
 134:	ret
 138:	mov	x1, x0
 13c:	mov	x2, x21
 140:	mov	x0, x19
 144:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
 148:	ldr	x1, [x22, #64]
 14c:	b	bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0xbc>
 150:	bl	0 <abort>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x5, #0xaaab
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	add	x20, x0, #0x30
  18:	mov	x6, #0x5555555555555555    	// #6148914691236517205
  1c:	ldp	x3, x2, [x0, #32]
  20:	stp	x21, x22, [sp, #32]
  24:	mov	x21, x1
  28:	ldr	x22, [x20, #24]
  2c:	movk	x6, #0x555, lsl #48
  30:	ldr	x1, [x20, #8]
  34:	sub	x2, x22, x2
  38:	ldr	x4, [x0, #48]
  3c:	asr	x2, x2, #3
  40:	sub	x2, x2, #0x1
  44:	ldr	x7, [x0, #16]
  48:	sub	x4, x4, x1
  4c:	add	x1, x2, x2, lsl #2
  50:	sub	x3, x3, x7
  54:	asr	x4, x4, #3
  58:	add	x2, x2, x1, lsl #2
  5c:	asr	x3, x3, #3
  60:	madd	x2, x4, x5, x2
  64:	madd	x2, x3, x5, x2
  68:	cmp	x2, x6
  6c:	b.eq	e8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0xe8>  // b.none
  70:	ldp	x2, x1, [x0]
  74:	mov	x19, x0
  78:	sub	x2, x22, x2
  7c:	sub	x2, x1, x2, asr #3
  80:	cmp	x2, #0x1
  84:	b.ls	d4 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0xd4>  // b.plast
  88:	mov	x0, #0x1f8                 	// #504
  8c:	bl	0 <_Znwm>
  90:	ldp	x4, x5, [x21]
  94:	str	x0, [x22, #8]
  98:	ldr	x0, [x19, #72]
  9c:	ldr	x1, [x19, #48]
  a0:	add	x2, x0, #0x8
  a4:	ldr	x0, [x0, #8]
  a8:	stp	x4, x5, [x1]
  ac:	ldr	x3, [x21, #16]
  b0:	ldp	x21, x22, [sp, #32]
  b4:	str	x3, [x1, #16]
  b8:	add	x1, x0, #0x1f8
  bc:	stp	x0, x1, [x20, #8]
  c0:	str	x2, [x20, #24]
  c4:	str	x0, [x19, #48]
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x29, x30, [sp], #48
  d0:	ret
  d4:	mov	w2, #0x0                   	// #0
  d8:	mov	x1, #0x1                   	// #1
  dc:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>
  e0:	ldr	x22, [x19, #72]
  e4:	b	88 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0x88>
  e8:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>
  ec:	add	x0, x0, #0x0
  f0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0x1fffffffffffffff    	// #2305843009213693951
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x1
  14:	stp	x23, x24, [sp, #48]
  18:	ldp	x24, x20, [x0]
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x20, x24
  2c:	cmp	x3, x1, asr #2
  30:	b.eq	150 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x150>  // b.none
  34:	mov	x23, x0
  38:	mov	x25, x2
  3c:	asr	x0, x1, #2
  40:	sub	x27, x19, x24
  44:	cbz	x0, 138 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x138>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x26, #0x7ffffffffffffffc    	// #9223372036854775804
  50:	lsl	x0, x0, #1
  54:	b.ls	124 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x124>  // b.plast
  58:	mov	x0, x26
  5c:	bl	0 <_Znwm>
  60:	mov	x22, x0
  64:	add	x26, x0, x26
  68:	add	x21, x0, #0x4
  6c:	add	x0, x22, x27
  70:	ldrh	w2, [x25]
  74:	ldrb	w1, [x25, #2]
  78:	cmp	x19, x24
  7c:	strh	w2, [x22, x27]
  80:	strb	w1, [x0, #2]
  84:	b.eq	bc <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xbc>  // b.none
  88:	mov	x3, x22
  8c:	mov	x2, x24
  90:	ldrh	w4, [x2]
  94:	add	x2, x2, #0x4
  98:	ldurb	w1, [x2, #-2]
  9c:	add	x3, x3, #0x4
  a0:	sturh	w4, [x3, #-4]
  a4:	cmp	x19, x2
  a8:	sturb	w1, [x3, #-2]
  ac:	b.ne	90 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x90>  // b.any
  b0:	sub	x21, x19, x24
  b4:	add	x21, x21, #0x4
  b8:	add	x21, x22, x21
  bc:	cmp	x19, x20
  c0:	b.eq	f4 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xf4>  // b.none
  c4:	mov	x2, x19
  c8:	mov	x3, x21
  cc:	nop
  d0:	ldrb	w1, [x2, #2]
  d4:	add	x3, x3, #0x4
  d8:	ldrh	w4, [x2], #4
  dc:	sturh	w4, [x3, #-4]
  e0:	sturb	w1, [x3, #-2]
  e4:	cmp	x2, x20
  e8:	b.ne	d0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xd0>  // b.any
  ec:	sub	x2, x2, x19
  f0:	add	x21, x21, x2
  f4:	cbz	x24, 100 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x100>
  f8:	mov	x0, x24
  fc:	bl	0 <_ZdlPv>
 100:	ldp	x19, x20, [sp, #16]
 104:	ldr	x27, [sp, #80]
 108:	stp	x22, x21, [x23]
 10c:	str	x26, [x23, #16]
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x23, x24, [sp, #48]
 118:	ldp	x25, x26, [sp, #64]
 11c:	ldp	x29, x30, [sp], #96
 120:	ret
 124:	cbnz	x0, 140 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x140>
 128:	mov	x21, #0x4                   	// #4
 12c:	mov	x26, #0x0                   	// #0
 130:	mov	x22, #0x0                   	// #0
 134:	b	6c <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x6c>
 138:	mov	x26, #0x4                   	// #4
 13c:	b	58 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x58>
 140:	cmp	x0, x3
 144:	csel	x0, x0, x3, ls  // ls = plast
 148:	lsl	x26, x0, #2
 14c:	b	58 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x58>
 150:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 154:	add	x0, x0, #0x0
 158:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_:

0000000000000000 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_>:
   0:	cmp	x1, x0
   4:	b.ne	1c <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x1c>  // b.any
   8:	b	2c <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x2c>
   c:	ldrb	w4, [x2, #1]
  10:	ldurb	w3, [x0, #-1]
  14:	cmp	w3, w4
  18:	b.eq	34 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x34>  // b.none
  1c:	mov	x2, x0
  20:	add	x0, x0, #0x1
  24:	cmp	x1, x0
  28:	b.ne	c <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0xc>  // b.any
  2c:	mov	x0, x1
  30:	ret
  34:	cmp	x2, x1
  38:	b.eq	2c <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x2c>  // b.none
  3c:	add	x3, x2, #0x2
  40:	cmp	x1, x3
  44:	b.ne	50 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x50>  // b.any
  48:	b	30 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x30>
  4c:	ldrb	w4, [x2]
  50:	ldrb	w5, [x3]
  54:	add	x6, x2, #0x2
  58:	add	x0, x2, #0x1
  5c:	cmp	w5, w4
  60:	b.eq	70 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x70>  // b.none
  64:	strb	w5, [x2, #1]
  68:	mov	x2, x0
  6c:	mov	x0, x6
  70:	add	x3, x3, #0x1
  74:	cmp	x3, x1
  78:	b.ne	4c <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x4c>  // b.any
  7c:	ret

Disassembly of section .text._ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_:

0000000000000000 <_ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_>:
   0:	mov	x3, x1
   4:	cmp	x2, x1
   8:	b.eq	68 <_ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_+0x68>  // b.none
   c:	stp	x29, x30, [sp, #-32]!
  10:	mov	x29, sp
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x20, x0
  1c:	mov	x19, x2
  20:	ldr	x0, [x0, #8]
  24:	cmp	x2, x0
  28:	sub	x2, x0, x2
  2c:	b.eq	48 <_ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_+0x48>  // b.none
  30:	mov	x0, x3
  34:	mov	x1, x19
  38:	bl	0 <memmove>
  3c:	mov	x3, x0
  40:	ldr	x0, [x20, #8]
  44:	sub	x2, x0, x19
  48:	add	x2, x3, x2
  4c:	cmp	x2, x0
  50:	b.eq	58 <_ZNSt6vectorIcSaIcEE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPcS1_EES5_+0x58>  // b.none
  54:	str	x2, [x20, #8]
  58:	mov	x0, x3
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	mov	x0, x1
  6c:	ret

Disassembly of section .text._ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm:

0000000000000000 <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	lsr	x20, x1, #6
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	x24, x1
  1c:	add	x1, x20, #0x3
  20:	str	x25, [sp, #64]
  24:	mov	x23, x0
  28:	add	x20, x20, #0x1
  2c:	cmp	x1, #0x8
  30:	b.hi	cc <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm+0xcc>  // b.pmore
  34:	mov	x1, #0x8                   	// #8
  38:	mov	x0, #0x40                  	// #64
  3c:	str	x1, [x23, #8]
  40:	bl	0 <_Znwm>
  44:	str	x0, [x23]
  48:	ldr	x21, [x23, #8]
  4c:	mov	x22, x0
  50:	sub	x21, x21, x20
  54:	lsr	x21, x21, #1
  58:	add	x25, x0, x21, lsl #3
  5c:	add	x20, x25, x20, lsl #3
  60:	mov	x19, x25
  64:	cmp	x25, x20
  68:	b.cs	84 <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm+0x84>  // b.hs, b.nlast
  6c:	nop
  70:	mov	x0, #0x200                 	// #512
  74:	bl	0 <_Znwm>
  78:	str	x0, [x19], #8
  7c:	cmp	x20, x19
  80:	b.hi	70 <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm+0x70>  // b.pmore
  84:	ldr	x0, [x22, x21, lsl #3]
  88:	sub	x20, x20, #0x8
  8c:	ldr	x2, [x20]
  90:	add	x4, x0, #0x200
  94:	ubfiz	x24, x24, #3, #6
  98:	add	x24, x2, x24
  9c:	ldp	x21, x22, [sp, #32]
  a0:	stp	x0, x0, [x23, #16]
  a4:	stp	x4, x25, [x23, #32]
  a8:	add	x4, x2, #0x200
  ac:	stp	x24, x2, [x23, #48]
  b0:	str	x20, [x23, #72]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldr	x25, [sp, #64]
  bc:	str	x4, [x23, #64]
  c0:	ldp	x23, x24, [sp, #48]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret
  cc:	lsl	x0, x1, #3
  d0:	str	x1, [x23, #8]
  d4:	b	40 <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm+0x40>

Disassembly of section .text._ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_:

0000000000000000 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_>:
   0:	mov	x5, x0
   4:	sub	x3, x1, x0
   8:	asr	x4, x3, #1
   c:	cmp	x3, #0x0
  10:	sub	x3, x3, x4
  14:	b.le	44 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x44>
  18:	ldrb	w6, [x2]
  1c:	add	x7, x5, x4
  20:	ldrb	w0, [x5, x4]
  24:	sub	x3, x3, #0x1
  28:	cmp	w6, w0
  2c:	b.ls	64 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x64>  // b.plast
  30:	asr	x4, x3, #1
  34:	cmp	x3, #0x0
  38:	add	x5, x7, #0x1
  3c:	sub	x3, x3, x4
  40:	b.gt	18 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x18>
  44:	cmp	x5, x1
  48:	mov	w0, #0x0                   	// #0
  4c:	b.eq	60 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x60>  // b.none
  50:	ldrb	w0, [x5]
  54:	ldrb	w1, [x2]
  58:	cmp	w1, w0
  5c:	cset	w0, cs  // cs = hs, nlast
  60:	ret
  64:	mov	x3, x4
  68:	b	8 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x8>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	sub	x19, x2, x1
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x21, x8
  18:	stp	x23, x24, [sp, #48]
  1c:	mov	x23, x1
  20:	mov	x24, x0
  24:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  28:	cmp	x19, #0x0
  2c:	b.lt	f0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xf0>  // b.tstop
  30:	mov	x22, x0
  34:	b.eq	e4 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xe4>  // b.none
  38:	mov	x0, x19
  3c:	bl	0 <_Znwm>
  40:	mov	x2, x19
  44:	mov	x20, x0
  48:	mov	x1, x23
  4c:	add	x19, x0, x19
  50:	bl	0 <memcpy>
  54:	ldr	x3, [x22]
  58:	mov	x2, x19
  5c:	mov	x1, x20
  60:	mov	x0, x22
  64:	ldr	x3, [x3, #40]
  68:	blr	x3
  6c:	mov	x0, x24
  70:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  74:	mov	x22, x0
  78:	add	x0, sp, #0x40
  7c:	mov	x2, x19
  80:	mov	x1, x20
  84:	add	x19, x0, #0x10
  88:	mov	w3, #0x0                   	// #0
  8c:	str	x19, [sp, #64]
  90:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  94:	ldr	x2, [x22]
  98:	mov	x0, x22
  9c:	mov	x8, x21
  a0:	ldr	x3, [x2, #24]
  a4:	ldp	x1, x2, [sp, #64]
  a8:	add	x2, x1, x2
  ac:	blr	x3
  b0:	ldr	x0, [sp, #64]
  b4:	cmp	x0, x19
  b8:	b.eq	c0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xc0>  // b.none
  bc:	bl	0 <_ZdlPv>
  c0:	cbz	x20, cc <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xcc>
  c4:	mov	x0, x20
  c8:	bl	0 <_ZdlPv>
  cc:	mov	x0, x21
  d0:	ldp	x19, x20, [sp, #16]
  d4:	ldp	x21, x22, [sp, #32]
  d8:	ldp	x23, x24, [sp, #48]
  dc:	ldp	x29, x30, [sp], #96
  e0:	ret
  e4:	mov	x20, #0x0                   	// #0
  e8:	mov	x19, #0x0                   	// #0
  ec:	b	54 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x54>
  f0:	adrp	x0, 0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x21, sp, #0x70
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x20, x1
  18:	stp	x23, x24, [sp, #48]
  1c:	stp	x27, x28, [sp, #80]
  20:	mov	x27, x2
  24:	add	x28, x21, #0x10
  28:	str	x8, [sp, #104]
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	stp	x28, xzr, [sp, #112]
  34:	cmp	x20, x27
  38:	mov	x24, x0
  3c:	strb	wzr, [sp, #128]
  40:	b.eq	11c <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x11c>  // b.none
  44:	mov	x22, #0xf                   	// #15
  48:	stp	x25, x26, [sp, #64]
  4c:	adrp	x25, 0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  50:	add	x25, x25, #0x0
  54:	b	ac <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xac>
  58:	ldr	x0, [x24]
  5c:	ldr	x3, [x0, #64]
  60:	cmp	x3, x25
  64:	b.ne	1b0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x1b0>  // b.any
  68:	add	x23, x24, w23, sxtw
  6c:	cbz	w19, 74 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x74>
  70:	strb	w19, [x23, #313]
  74:	ldp	x1, x26, [sp, #112]
  78:	add	x20, x20, #0x1
  7c:	ldr	x0, [sp, #128]
  80:	cmp	x1, x28
  84:	add	x23, x26, #0x1
  88:	csel	x0, x0, x22, ne  // ne = any
  8c:	cmp	x23, x0
  90:	b.hi	e4 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xe4>  // b.pmore
  94:	strb	w19, [x1, x26]
  98:	cmp	x27, x20
  9c:	str	x23, [sp, #120]
  a0:	ldr	x0, [sp, #112]
  a4:	strb	wzr, [x0, x23]
  a8:	b.eq	118 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x118>  // b.none
  ac:	ldrb	w19, [x20]
  b0:	mov	w23, w19
  b4:	add	x0, x24, w19, sxtw
  b8:	ldrb	w0, [x0, #313]
  bc:	cbz	w0, 58 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x58>
  c0:	ldp	x1, x26, [sp, #112]
  c4:	mov	w19, w0
  c8:	ldr	x0, [sp, #128]
  cc:	add	x20, x20, #0x1
  d0:	cmp	x1, x28
  d4:	add	x23, x26, #0x1
  d8:	csel	x0, x0, x22, ne  // ne = any
  dc:	cmp	x23, x0
  e0:	b.ls	94 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x94>  // b.plast
  e4:	mov	x1, x26
  e8:	mov	x0, x21
  ec:	mov	x4, #0x1                   	// #1
  f0:	mov	x3, #0x0                   	// #0
  f4:	mov	x2, #0x0                   	// #0
  f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
  fc:	ldr	x1, [sp, #112]
 100:	cmp	x27, x20
 104:	strb	w19, [x1, x26]
 108:	str	x23, [sp, #120]
 10c:	ldr	x0, [sp, #112]
 110:	strb	wzr, [x0, x23]
 114:	b.ne	ac <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xac>  // b.any
 118:	ldp	x25, x26, [sp, #64]
 11c:	adrp	x23, 0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
 120:	ldr	x19, [x23]
 124:	add	x20, x19, #0x400
 128:	b	138 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x138>
 12c:	add	x19, x19, #0x8
 130:	cmp	x20, x19
 134:	b.eq	1fc <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x1fc>  // b.none
 138:	ldr	x1, [x19]
 13c:	mov	x0, x21
 140:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 144:	cbnz	w0, 12c <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x12c>
 148:	ldr	x23, [x23]
 14c:	ldrb	w0, [x24, #56]
 150:	sub	x19, x19, x23
 154:	ubfx	w19, w19, #3, #8
 158:	cbz	w0, 1c8 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x1c8>
 15c:	add	x19, x24, w19, sxtw
 160:	ldrb	w19, [x19, #57]
 164:	ldr	x3, [sp, #104]
 168:	mov	w2, w19
 16c:	mov	x1, #0x1                   	// #1
 170:	add	x0, x3, #0x10
 174:	str	x0, [x3]
 178:	mov	x0, x3
 17c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 180:	ldr	x0, [sp, #112]
 184:	add	x21, x21, #0x10
 188:	cmp	x0, x21
 18c:	b.eq	194 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x194>  // b.none
 190:	bl	0 <_ZdlPv>
 194:	ldp	x19, x20, [sp, #16]
 198:	ldp	x21, x22, [sp, #32]
 19c:	ldp	x23, x24, [sp, #48]
 1a0:	ldp	x27, x28, [sp, #80]
 1a4:	ldr	x0, [sp, #104]
 1a8:	ldp	x29, x30, [sp], #144
 1ac:	ret
 1b0:	mov	w1, w19
 1b4:	mov	x0, x24
 1b8:	mov	w2, #0x0                   	// #0
 1bc:	blr	x3
 1c0:	and	w19, w0, #0xff
 1c4:	b	68 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x68>
 1c8:	mov	x0, x24
 1cc:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 1d0:	ldr	x1, [x24]
 1d4:	adrp	x0, 0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
 1d8:	add	x0, x0, #0x0
 1dc:	ldr	x2, [x1, #48]
 1e0:	cmp	x2, x0
 1e4:	b.eq	164 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x164>  // b.none
 1e8:	mov	w1, w19
 1ec:	mov	x0, x24
 1f0:	blr	x2
 1f4:	and	w19, w0, #0xff
 1f8:	b	164 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x164>
 1fc:	ldr	x1, [sp, #104]
 200:	add	x0, x1, #0x10
 204:	stp	x0, xzr, [x1]
 208:	strb	wzr, [x1, #16]
 20c:	b	180 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x180>

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	ldr	x19, [x0, #16]
  14:	cbz	x19, 78 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x78>
  18:	ldr	x5, [x1]
  1c:	mov	w4, #0x1                   	// #1
  20:	ldr	x3, [x19, #32]
  24:	cmp	x5, x3
  28:	b.ge	4c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x4c>  // b.tcont
  2c:	nop
  30:	ldr	x2, [x19, #16]
  34:	cbz	x2, 58 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x58>
  38:	mov	x19, x2
  3c:	mov	w4, #0x1                   	// #1
  40:	ldr	x3, [x19, #32]
  44:	cmp	x5, x3
  48:	b.lt	30 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x30>  // b.tstop
  4c:	ldr	x2, [x19, #24]
  50:	mov	w4, #0x0                   	// #0
  54:	cbnz	x2, 38 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x38>
  58:	mov	x1, x19
  5c:	cbnz	w4, 7c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x7c>
  60:	cmp	x5, x3
  64:	csel	x0, x19, xzr, le
  68:	csel	x1, x1, xzr, gt
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	ret
  78:	add	x19, x0, #0x8
  7c:	ldr	x0, [x0, #24]
  80:	cmp	x0, x19
  84:	b.eq	a4 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0xa4>  // b.none
  88:	mov	x0, x19
  8c:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  90:	mov	x1, x19
  94:	mov	x19, x0
  98:	ldr	x5, [x20]
  9c:	ldr	x3, [x0, #32]
  a0:	b	60 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x60>
  a4:	mov	x1, x19
  a8:	mov	x0, #0x0                   	// #0
  ac:	ldp	x19, x20, [sp, #16]
  b0:	ldp	x29, x30, [sp], #32
  b4:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	add	x0, x0, #0x8
  14:	stp	x21, x22, [sp, #32]
  18:	cmp	x1, x0
  1c:	mov	x21, x2
  20:	b.eq	bc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xbc>  // b.none
  24:	ldr	x22, [x2]
  28:	mov	x19, x1
  2c:	ldr	x0, [x1, #32]
  30:	cmp	x22, x0
  34:	b.ge	80 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x80>  // b.tcont
  38:	ldr	x0, [x20, #24]
  3c:	mov	x1, x0
  40:	cmp	x0, x19
  44:	b.eq	70 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x70>  // b.none
  48:	mov	x0, x19
  4c:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  50:	mov	x3, x0
  54:	ldr	x0, [x0, #32]
  58:	cmp	x22, x0
  5c:	b.le	d8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xd8>
  60:	ldr	x1, [x3, #24]
  64:	cmp	x1, #0x0
  68:	csel	x0, x19, xzr, ne  // ne = any
  6c:	csel	x1, x3, x19, eq  // eq = none
  70:	ldp	x19, x20, [sp, #16]
  74:	ldp	x21, x22, [sp, #32]
  78:	ldp	x29, x30, [sp], #48
  7c:	ret
  80:	b.le	f0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xf0>
  84:	ldr	x0, [x20, #32]
  88:	cmp	x0, x1
  8c:	b.eq	120 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x120>  // b.none
  90:	mov	x0, x1
  94:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
  98:	mov	x3, x0
  9c:	ldr	x0, [x0, #32]
  a0:	cmp	x22, x0
  a4:	b.ge	d8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xd8>  // b.tcont
  a8:	ldr	x1, [x19, #24]
  ac:	cmp	x1, #0x0
  b0:	csel	x0, x3, xzr, ne  // ne = any
  b4:	csel	x1, x3, x19, ne  // ne = any
  b8:	b	70 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x70>
  bc:	ldr	x0, [x20, #40]
  c0:	cbz	x0, d8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xd8>
  c4:	ldr	x19, [x20, #32]
  c8:	ldr	x0, [x2]
  cc:	ldr	x1, [x19, #32]
  d0:	cmp	x1, x0
  d4:	b.lt	108 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x108>  // b.tstop
  d8:	mov	x1, x21
  dc:	mov	x0, x20
  e0:	ldp	x19, x20, [sp, #16]
  e4:	ldp	x21, x22, [sp, #32]
  e8:	ldp	x29, x30, [sp], #48
  ec:	b	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_>
  f0:	mov	x0, x1
  f4:	mov	x1, #0x0                   	// #0
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x29, x30, [sp], #48
 104:	ret
 108:	mov	x1, x19
 10c:	mov	x0, #0x0                   	// #0
 110:	ldp	x19, x20, [sp, #16]
 114:	ldp	x21, x22, [sp, #32]
 118:	ldp	x29, x30, [sp], #48
 11c:	ret
 120:	mov	x1, x0
 124:	mov	x0, #0x0                   	// #0
 128:	b	70 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x70>

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x3
  10:	mov	x20, x0
  14:	mov	x0, #0x30                  	// #48
  18:	str	x21, [sp, #32]
  1c:	mov	x21, x1
  20:	bl	0 <_Znwm>
  24:	ldr	x3, [x19]
  28:	mov	x19, x0
  2c:	mov	x1, x21
  30:	add	x2, x0, #0x20
  34:	mov	x0, x20
  38:	ldr	x3, [x3]
  3c:	stp	x3, xzr, [x19, #32]
  40:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_>
  44:	mov	x21, x0
  48:	cbz	x1, a0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0xa0>
  4c:	mov	x2, x1
  50:	add	x3, x20, #0x8
  54:	mov	w0, #0x1                   	// #1
  58:	cbz	x21, 84 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x84>
  5c:	mov	x1, x19
  60:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
  64:	ldr	x1, [x20, #40]
  68:	mov	x0, x19
  6c:	ldr	x21, [sp, #32]
  70:	add	x1, x1, #0x1
  74:	str	x1, [x20, #40]
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	ret
  84:	cmp	x1, x3
  88:	b.eq	5c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x5c>  // b.none
  8c:	ldr	x0, [x1, #32]
  90:	ldr	x1, [x19, #32]
  94:	cmp	x1, x0
  98:	cset	w0, lt  // lt = tstop
  9c:	b	5c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x5c>
  a0:	mov	x0, x19
  a4:	bl	0 <_ZdlPv>
  a8:	mov	x0, x21
  ac:	ldp	x19, x20, [sp, #16]
  b0:	ldr	x21, [sp, #32]
  b4:	ldp	x29, x30, [sp], #48
  b8:	ret

Disassembly of section .text._ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv:

0000000000000000 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>:
   0:	stp	x29, x30, [sp, #-368]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	add	x20, sp, #0x90
  10:	add	x2, x20, #0x8
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x21, x0
  1c:	add	x3, x21, #0x8
  20:	add	x1, sp, #0x120
  24:	stp	x23, x24, [sp, #48]
  28:	mov	x0, x1
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x1, x8, [sp, #104]
  34:	mov	x1, #0x0                   	// #0
  38:	str	x3, [sp, #120]
  3c:	str	wzr, [sp, #152]
  40:	stp	xzr, x2, [sp, #160]
  44:	stp	x2, xzr, [sp, #176]
  48:	stp	xzr, xzr, [sp, #288]
  4c:	stp	xzr, xzr, [sp, #304]
  50:	stp	xzr, xzr, [sp, #320]
  54:	stp	xzr, xzr, [sp, #336]
  58:	stp	xzr, xzr, [sp, #352]
  5c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  60:	ldr	x1, [sp, #352]
  64:	ldr	x0, [sp, #336]
  68:	sub	x1, x1, #0x8
  6c:	cmp	x0, x1
  70:	b.eq	5a4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x5a4>  // b.none
  74:	ldr	x1, [x21, #8]
  78:	str	x1, [x0], #8
  7c:	str	x0, [sp, #336]
  80:	ldr	x1, [sp, #304]
  84:	cmp	x0, x1
  88:	b.eq	1fc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1fc>  // b.none
  8c:	mov	x25, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  90:	mov	x24, #0x86a0                	// #34464
  94:	add	x23, sp, #0xc0
  98:	add	x22, sp, #0xf0
  9c:	add	x26, sp, #0x80
  a0:	add	x1, sp, #0x88
  a4:	movk	x25, #0xaaab
  a8:	movk	x24, #0x1, lsl #16
  ac:	stp	x27, x28, [sp, #80]
  b0:	adrp	x28, 0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  b4:	str	x1, [sp, #96]
  b8:	ldr	x1, [sp, #344]
  bc:	cmp	x1, x0
  c0:	b.eq	32c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x32c>  // b.none
  c4:	ldr	x1, [x0, #-8]!
  c8:	str	x1, [sp, #136]
  cc:	str	x0, [sp, #336]
  d0:	ldr	x2, [x21]
  d4:	add	x1, x1, x1, lsl #1
  d8:	mov	x0, x23
  dc:	ldr	x2, [x2, #56]
  e0:	add	x1, x2, x1, lsl #4
  e4:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  e8:	ldr	x19, [x21]
  ec:	mov	x1, x23
  f0:	mov	x0, x22
  f4:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  f8:	add	x27, x19, #0x38
  fc:	ldp	x0, x1, [x27, #8]
 100:	cmp	x0, x1
 104:	b.eq	36c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x36c>  // b.none
 108:	mov	x1, x22
 10c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 110:	ldr	x0, [x27, #8]
 114:	add	x0, x0, #0x30
 118:	str	x0, [x27, #8]
 11c:	ldr	x19, [x19, #56]
 120:	sub	x19, x0, x19
 124:	asr	x19, x19, #4
 128:	mul	x19, x19, x25
 12c:	cmp	x19, x24
 130:	b.hi	5d0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x5d0>  // b.pmore
 134:	mov	x0, x22
 138:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 13c:	ldr	x2, [sp, #160]
 140:	sub	x19, x19, #0x1
 144:	add	x1, x20, #0x8
 148:	cbz	x2, 180 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x180>
 14c:	ldr	x3, [sp, #136]
 150:	ldr	x0, [x2, #32]
 154:	cmp	x0, x3
 158:	b.lt	2a8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2a8>  // b.tstop
 15c:	mov	x1, x2
 160:	ldr	x2, [x2, #16]
 164:	cbnz	x2, 150 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x150>
 168:	add	x0, x20, #0x8
 16c:	cmp	x1, x0
 170:	b.eq	180 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x180>  // b.none
 174:	ldr	x0, [x1, #32]
 178:	cmp	x3, x0
 17c:	b.ge	1a0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1a0>  // b.tcont
 180:	ldr	x5, [sp, #96]
 184:	mov	x4, x26
 188:	mov	x3, x22
 18c:	add	x2, x28, #0x0
 190:	mov	x0, x20
 194:	str	x5, [sp, #240]
 198:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 19c:	mov	x1, x0
 1a0:	ldr	w0, [sp, #192]
 1a4:	str	x19, [x1, #40]
 1a8:	sub	w1, w0, #0x1
 1ac:	cmp	w1, #0x1
 1b0:	ccmp	w0, #0x7, #0x4, hi  // hi = pmore
 1b4:	b.ne	1c4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1c4>  // b.any
 1b8:	ldr	x2, [sp, #208]
 1bc:	cmn	x2, #0x1
 1c0:	b.ne	384 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x384>  // b.any
 1c4:	ldr	x1, [x21, #16]
 1c8:	ldr	x0, [sp, #136]
 1cc:	cmp	x1, x0
 1d0:	b.eq	1e0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1e0>  // b.none
 1d4:	ldr	x2, [sp, #200]
 1d8:	cmn	x2, #0x1
 1dc:	b.ne	2c0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2c0>  // b.any
 1e0:	mov	x0, x23
 1e4:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 1e8:	ldr	x1, [sp, #304]
 1ec:	ldr	x0, [sp, #336]
 1f0:	cmp	x1, x0
 1f4:	b.ne	b8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xb8>  // b.any
 1f8:	ldp	x27, x28, [sp, #80]
 1fc:	add	x22, x20, #0x8
 200:	ldp	x19, x0, [sp, #160]
 204:	ldr	x24, [x21]
 208:	cmp	x0, x22
 20c:	b.ne	240 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x240>  // b.any
 210:	b	440 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x440>
 214:	ldr	w1, [x7, x2]
 218:	sub	w2, w1, #0x1
 21c:	cmp	w2, #0x1
 220:	ccmp	w1, #0x7, #0x4, hi  // hi = pmore
 224:	b.ne	234 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x234>  // b.any
 228:	ldr	x2, [x6, #16]
 22c:	cmn	x2, #0x1
 230:	b.ne	3ec <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3ec>  // b.any
 234:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
 238:	cmp	x0, x22
 23c:	b.eq	440 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x440>  // b.none
 240:	ldr	x2, [x0, #40]
 244:	ldr	x7, [x24, #56]
 248:	add	x2, x2, x2, lsl #1
 24c:	lsl	x2, x2, #4
 250:	add	x6, x7, x2
 254:	ldr	x4, [x6, #8]
 258:	cmn	x4, #0x1
 25c:	b.eq	214 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x214>  // b.none
 260:	cbz	x19, 584 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x584>
 264:	mov	x1, x19
 268:	add	x5, x20, #0x8
 26c:	nop
 270:	ldr	x3, [x1, #32]
 274:	cmp	x4, x3
 278:	b.gt	2b4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2b4>
 27c:	mov	x5, x1
 280:	ldr	x1, [x1, #16]
 284:	cbnz	x1, 270 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x270>
 288:	cmp	x5, x22
 28c:	b.eq	29c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x29c>  // b.none
 290:	ldr	x1, [x5, #32]
 294:	cmp	x4, x1
 298:	csel	x5, x5, x22, ge  // ge = tcont
 29c:	ldr	x1, [x5, #40]
 2a0:	str	x1, [x6, #8]
 2a4:	b	214 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x214>
 2a8:	ldr	x2, [x2, #24]
 2ac:	cbnz	x2, 150 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x150>
 2b0:	b	168 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x168>
 2b4:	ldr	x1, [x1, #24]
 2b8:	cbnz	x1, 270 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x270>
 2bc:	b	288 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x288>
 2c0:	ldr	x0, [sp, #160]
 2c4:	cbz	x0, 300 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x300>
 2c8:	add	x3, x20, #0x8
 2cc:	nop
 2d0:	ldr	x1, [x0, #32]
 2d4:	cmp	x2, x1
 2d8:	b.gt	320 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x320>
 2dc:	mov	x3, x0
 2e0:	ldr	x0, [x0, #16]
 2e4:	cbnz	x0, 2d0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2d0>
 2e8:	add	x0, x20, #0x8
 2ec:	cmp	x3, x0
 2f0:	b.eq	300 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x300>  // b.none
 2f4:	ldr	x0, [x3, #32]
 2f8:	cmp	x2, x0
 2fc:	b.ge	1e0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1e0>  // b.tcont
 300:	ldr	x1, [sp, #352]
 304:	ldr	x0, [sp, #336]
 308:	sub	x1, x1, #0x8
 30c:	cmp	x0, x1
 310:	b.eq	5b8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x5b8>  // b.none
 314:	str	x2, [x0], #8
 318:	str	x0, [sp, #336]
 31c:	b	1e0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1e0>
 320:	ldr	x0, [x0, #24]
 324:	cbnz	x0, 2d0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2d0>
 328:	b	2e8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2e8>
 32c:	ldr	x1, [sp, #360]
 330:	ldur	x1, [x1, #-8]
 334:	ldr	x1, [x1, #504]
 338:	str	x1, [sp, #136]
 33c:	bl	0 <_ZdlPv>
 340:	ldr	x0, [sp, #360]
 344:	ldr	x1, [sp, #136]
 348:	sub	x2, x0, #0x8
 34c:	ldur	x0, [x0, #-8]
 350:	str	x0, [sp, #344]
 354:	str	x2, [sp, #360]
 358:	add	x2, x0, #0x200
 35c:	add	x0, x0, #0x1f8
 360:	str	x0, [sp, #336]
 364:	str	x2, [sp, #352]
 368:	b	d0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xd0>
 36c:	mov	x1, x0
 370:	mov	x2, x22
 374:	mov	x0, x27
 378:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 37c:	ldr	x0, [x19, #64]
 380:	b	11c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x11c>
 384:	ldr	x0, [sp, #160]
 388:	cbz	x0, 3c0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3c0>
 38c:	add	x3, x20, #0x8
 390:	ldr	x1, [x0, #32]
 394:	cmp	x2, x1
 398:	b.gt	3e0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3e0>
 39c:	mov	x3, x0
 3a0:	ldr	x0, [x0, #16]
 3a4:	cbnz	x0, 390 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x390>
 3a8:	add	x0, x20, #0x8
 3ac:	cmp	x3, x0
 3b0:	b.eq	3c0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3c0>  // b.none
 3b4:	ldr	x0, [x3, #32]
 3b8:	cmp	x2, x0
 3bc:	b.ge	1c4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1c4>  // b.tcont
 3c0:	ldr	x1, [sp, #352]
 3c4:	ldr	x0, [sp, #336]
 3c8:	sub	x1, x1, #0x8
 3cc:	cmp	x0, x1
 3d0:	b.eq	594 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x594>  // b.none
 3d4:	str	x2, [x0], #8
 3d8:	str	x0, [sp, #336]
 3dc:	b	1c4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1c4>
 3e0:	ldr	x0, [x0, #24]
 3e4:	cbnz	x0, 390 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x390>
 3e8:	b	3a8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3a8>
 3ec:	add	x3, x20, #0x8
 3f0:	cbz	x19, 424 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x424>
 3f4:	nop
 3f8:	ldr	x1, [x19, #32]
 3fc:	cmp	x2, x1
 400:	b.gt	558 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x558>
 404:	mov	x3, x19
 408:	ldr	x19, [x19, #16]
 40c:	cbnz	x19, 3f8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3f8>
 410:	cmp	x3, x22
 414:	b.eq	424 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x424>  // b.none
 418:	ldr	x1, [x3, #32]
 41c:	cmp	x2, x1
 420:	csel	x3, x3, x22, ge  // ge = tcont
 424:	ldr	x1, [x3, #40]
 428:	str	x1, [x6, #16]
 42c:	ldr	x24, [x21]
 430:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
 434:	cmp	x0, x22
 438:	ldr	x19, [sp, #160]
 43c:	b.ne	240 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x240>  // b.any
 440:	cbz	x19, 5c8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x5c8>
 444:	ldr	x3, [x21, #8]
 448:	mov	x0, x19
 44c:	add	x1, x20, #0x8
 450:	ldr	x2, [x0, #32]
 454:	cmp	x2, x3
 458:	b.lt	570 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x570>  // b.tstop
 45c:	mov	x1, x0
 460:	ldr	x0, [x0, #16]
 464:	cbnz	x0, 450 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x450>
 468:	add	x0, x20, #0x8
 46c:	cmp	x1, x0
 470:	b.eq	480 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x480>  // b.none
 474:	ldr	x0, [x1, #32]
 478:	cmp	x3, x0
 47c:	b.ge	57c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x57c>  // b.tcont
 480:	ldr	x5, [sp, #120]
 484:	add	x23, sp, #0xc0
 488:	add	x22, sp, #0xf0
 48c:	mov	x4, x23
 490:	mov	x3, x22
 494:	mov	x0, x20
 498:	adrp	x25, 0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 49c:	add	x2, x25, #0x0
 4a0:	str	x5, [sp, #240]
 4a4:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 4a8:	ldr	x19, [sp, #160]
 4ac:	ldr	x26, [x0, #40]
 4b0:	cbz	x19, 58c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x58c>
 4b4:	ldr	x0, [x21, #16]
 4b8:	add	x1, x20, #0x8
 4bc:	nop
 4c0:	ldr	x2, [x19, #32]
 4c4:	cmp	x2, x0
 4c8:	b.lt	564 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x564>  // b.tstop
 4cc:	mov	x1, x19
 4d0:	ldr	x19, [x19, #16]
 4d4:	cbnz	x19, 4c0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4c0>
 4d8:	add	x2, x20, #0x8
 4dc:	cmp	x1, x2
 4e0:	b.eq	4f0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4f0>  // b.none
 4e4:	ldr	x2, [x1, #32]
 4e8:	cmp	x0, x2
 4ec:	b.ge	51c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x51c>  // b.tcont
 4f0:	add	x23, sp, #0xc0
 4f4:	add	x22, sp, #0xf0
 4f8:	adrp	x25, 0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 4fc:	add	x21, x21, #0x10
 500:	mov	x4, x23
 504:	mov	x3, x22
 508:	add	x2, x25, #0x0
 50c:	mov	x0, x20
 510:	str	x21, [sp, #240]
 514:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 518:	mov	x1, x0
 51c:	ldr	x2, [sp, #112]
 520:	ldr	x1, [x1, #40]
 524:	ldr	x0, [sp, #104]
 528:	stp	x24, x26, [x2]
 52c:	str	x1, [x2, #16]
 530:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 534:	ldr	x1, [sp, #160]
 538:	mov	x0, x20
 53c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 540:	ldp	x19, x20, [sp, #16]
 544:	ldp	x21, x22, [sp, #32]
 548:	ldp	x23, x24, [sp, #48]
 54c:	ldp	x25, x26, [sp, #64]
 550:	ldp	x29, x30, [sp], #368
 554:	ret
 558:	ldr	x19, [x19, #24]
 55c:	cbnz	x19, 3f8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3f8>
 560:	b	410 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x410>
 564:	ldr	x19, [x19, #24]
 568:	cbnz	x19, 4c0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4c0>
 56c:	b	4d8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4d8>
 570:	ldr	x0, [x0, #24]
 574:	cbnz	x0, 450 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x450>
 578:	b	468 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x468>
 57c:	ldr	x26, [x1, #40]
 580:	b	4b4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4b4>
 584:	add	x5, x20, #0x8
 588:	b	29c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x29c>
 58c:	add	x1, x20, #0x8
 590:	b	4fc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4fc>
 594:	ldr	x0, [sp, #104]
 598:	add	x1, x23, #0x10
 59c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 5a0:	b	1c4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1c4>
 5a4:	ldr	x0, [sp, #104]
 5a8:	add	x1, x21, #0x8
 5ac:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 5b0:	ldr	x0, [sp, #336]
 5b4:	b	80 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x80>
 5b8:	ldr	x0, [sp, #104]
 5bc:	add	x1, x23, #0x8
 5c0:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 5c4:	b	1e0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1e0>
 5c8:	add	x1, x20, #0x8
 5cc:	b	480 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x480>
 5d0:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>:
   0:	sub	sp, sp, #0x3d0
   4:	stp	x29, x30, [sp]
   8:	mov	x29, sp
   c:	ldr	w1, [x0]
  10:	stp	x21, x22, [sp, #32]
  14:	and	w22, w1, #0x10
  18:	stp	x27, x28, [sp, #80]
  1c:	mov	x28, x0
  20:	ldr	w0, [x0, #152]
  24:	cmp	w0, #0x14
  28:	b.eq	5c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5c>  // b.none
  2c:	cmp	w0, #0x15
  30:	b.eq	1c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1c8>  // b.none
  34:	cmp	w0, #0x12
  38:	b.eq	334 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x334>  // b.none
  3c:	cmp	w0, #0xc
  40:	mov	w0, #0x0                   	// #0
  44:	b.eq	4fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x4fc>  // b.none
  48:	ldp	x29, x30, [sp]
  4c:	ldp	x21, x22, [sp, #32]
  50:	ldp	x27, x28, [sp, #80]
  54:	add	sp, sp, #0x3d0
  58:	ret
  5c:	add	x21, x28, #0xd0
  60:	stp	x19, x20, [sp, #16]
  64:	mov	x1, x21
  68:	add	x20, x28, #0x110
  6c:	add	x19, x28, #0x8
  70:	mov	x0, x20
  74:	stp	x23, x24, [sp, #48]
  78:	stp	x25, x26, [sp, #64]
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  80:	mov	x0, x19
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  88:	ldr	x1, [x28, #320]
  8c:	ldr	x0, [x28, #352]
  90:	cmp	x0, x1
  94:	b.eq	d1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd1c>  // b.none
  98:	mov	w27, #0x0                   	// #0
  9c:	cbz	w22, ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xac>
  a0:	ldr	w1, [x28, #152]
  a4:	cmp	w1, #0x12
  a8:	b.eq	cf8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xcf8>  // b.none
  ac:	ldr	x1, [x28, #360]
  b0:	cmp	x1, x0
  b4:	b.eq	a1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa1c>  // b.none
  b8:	add	x19, x28, #0x130
  bc:	sub	x1, x0, #0x18
  c0:	ldp	x23, x26, [x0, #-24]
  c4:	ldur	x21, [x0, #-8]
  c8:	str	x1, [x19, #48]
  cc:	ldr	x22, [x28, #256]
  d0:	mov	w3, #0x2                   	// #2
  d4:	mov	x2, #0xffffffffffffffff    	// #-1
  d8:	add	x24, sp, #0x110
  dc:	add	x20, x22, #0x38
  e0:	add	x25, sp, #0x140
  e4:	mov	x1, x24
  e8:	mov	x0, x25
  ec:	str	w3, [sp, #272]
  f0:	stp	x2, x26, [sp, #280]
  f4:	strb	w27, [sp, #296]
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  fc:	ldp	x0, x1, [x20, #8]
 100:	cmp	x0, x1
 104:	b.eq	a04 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa04>  // b.none
 108:	mov	x1, x25
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 110:	ldr	x0, [x20, #8]
 114:	add	x0, x0, #0x30
 118:	str	x0, [x20, #8]
 11c:	ldr	x20, [x22, #56]
 120:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 124:	movk	x2, #0xaaab
 128:	mov	x1, #0x86a0                	// #34464
 12c:	sub	x20, x0, x20
 130:	movk	x1, #0x1, lsl #16
 134:	asr	x20, x20, #4
 138:	mul	x20, x20, x2
 13c:	cmp	x20, x1
 140:	b.hi	d1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd1c>  // b.pmore
 144:	mov	x0, x25
 148:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 14c:	mov	x0, x24
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 154:	ldr	x0, [x23, #56]
 158:	add	x21, x21, x21, lsl #1
 15c:	ldr	x1, [x19, #64]
 160:	sub	x20, x20, #0x1
 164:	add	x21, x0, x21, lsl #4
 168:	str	x22, [sp, #896]
 16c:	str	x20, [sp, #904]
 170:	sub	x1, x1, #0x18
 174:	str	x20, [sp, #912]
 178:	ldr	x0, [x19, #48]
 17c:	str	x20, [x21, #8]
 180:	cmp	x0, x1
 184:	b.eq	9f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9f4>  // b.none
 188:	add	x1, sp, #0x430
 18c:	ldp	x2, x3, [x1, #-176]
 190:	stp	x2, x3, [x0]
 194:	add	x1, x0, #0x18
 198:	ldr	x2, [sp, #912]
 19c:	str	x2, [x0, #16]
 1a0:	str	x1, [x19, #48]
 1a4:	mov	w0, #0x1                   	// #1
 1a8:	ldp	x29, x30, [sp]
 1ac:	ldp	x19, x20, [sp, #16]
 1b0:	ldp	x21, x22, [sp, #32]
 1b4:	ldp	x23, x24, [sp, #48]
 1b8:	ldp	x25, x26, [sp, #64]
 1bc:	ldp	x27, x28, [sp, #80]
 1c0:	add	sp, sp, #0x3d0
 1c4:	ret
 1c8:	add	x21, x28, #0xd0
 1cc:	stp	x19, x20, [sp, #16]
 1d0:	mov	x1, x21
 1d4:	add	x20, x28, #0x110
 1d8:	add	x19, x28, #0x8
 1dc:	mov	x0, x20
 1e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1e4:	mov	x0, x19
 1e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1ec:	ldr	x1, [x28, #320]
 1f0:	ldr	x0, [x28, #352]
 1f4:	stp	x23, x24, [sp, #48]
 1f8:	cmp	x0, x1
 1fc:	b.eq	d18 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd18>  // b.none
 200:	mov	w24, #0x0                   	// #0
 204:	cbz	w22, 214 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x214>
 208:	ldr	w1, [x28, #152]
 20c:	cmp	w1, #0x12
 210:	b.eq	8d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8d4>  // b.none
 214:	ldr	x1, [x28, #360]
 218:	cmp	x1, x0
 21c:	b.eq	a5c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa5c>  // b.none
 220:	ldp	x4, x5, [x0, #-24]
 224:	add	x19, x28, #0x130
 228:	stp	x4, x5, [sp, #152]
 22c:	sub	x1, x0, #0x18
 230:	ldur	x0, [x0, #-8]
 234:	str	x1, [x19, #48]
 238:	str	x0, [sp, #168]
 23c:	ldr	x23, [x28, #256]
 240:	mov	w4, #0x2                   	// #2
 244:	ldr	x2, [sp, #160]
 248:	mov	x3, #0xffffffffffffffff    	// #-1
 24c:	add	x20, x23, #0x38
 250:	add	x22, sp, #0x170
 254:	add	x21, sp, #0x1a0
 258:	mov	x1, x22
 25c:	mov	x0, x21
 260:	str	w4, [sp, #368]
 264:	stp	x3, x2, [sp, #376]
 268:	strb	w24, [sp, #392]
 26c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 270:	ldp	x0, x1, [x20, #8]
 274:	cmp	x0, x1
 278:	b.eq	aa4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xaa4>  // b.none
 27c:	mov	x1, x21
 280:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 284:	ldr	x0, [x20, #8]
 288:	add	x0, x0, #0x30
 28c:	str	x0, [x20, #8]
 290:	ldr	x20, [x23, #56]
 294:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 298:	movk	x2, #0xaaab
 29c:	mov	x1, #0x86a0                	// #34464
 2a0:	sub	x20, x0, x20
 2a4:	movk	x1, #0x1, lsl #16
 2a8:	asr	x20, x20, #4
 2ac:	mul	x20, x20, x2
 2b0:	cmp	x20, x1
 2b4:	b.hi	d18 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd18>  // b.pmore
 2b8:	mov	x0, x21
 2bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 2c0:	mov	x0, x22
 2c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 2c8:	ldr	x1, [sp, #152]
 2cc:	sub	x20, x20, #0x1
 2d0:	ldr	x0, [sp, #168]
 2d4:	ldr	x1, [x1, #56]
 2d8:	add	x0, x0, x0, lsl #1
 2dc:	ldr	x2, [x19, #64]
 2e0:	add	x0, x1, x0, lsl #4
 2e4:	ldr	x1, [x19, #48]
 2e8:	sub	x2, x2, #0x18
 2ec:	str	x20, [x0, #8]
 2f0:	str	x20, [sp, #168]
 2f4:	cmp	x1, x2
 2f8:	b.eq	c64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc64>  // b.none
 2fc:	ldp	x2, x3, [sp, #152]
 300:	stp	x2, x3, [x1]
 304:	add	x0, x1, #0x18
 308:	ldr	x2, [sp, #168]
 30c:	str	x2, [x1, #16]
 310:	str	x0, [x19, #48]
 314:	mov	w0, #0x1                   	// #1
 318:	ldp	x29, x30, [sp]
 31c:	ldp	x19, x20, [sp, #16]
 320:	ldp	x21, x22, [sp, #32]
 324:	ldp	x23, x24, [sp, #48]
 328:	ldp	x27, x28, [sp, #80]
 32c:	add	sp, sp, #0x3d0
 330:	ret
 334:	stp	x23, x24, [sp, #48]
 338:	add	x23, x28, #0xd0
 33c:	mov	x1, x23
 340:	stp	x19, x20, [sp, #16]
 344:	add	x20, x28, #0x110
 348:	mov	x0, x20
 34c:	add	x19, x28, #0x8
 350:	stp	x25, x26, [sp, #64]
 354:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 358:	mov	x0, x19
 35c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 360:	ldr	x1, [x28, #320]
 364:	ldr	x0, [x28, #352]
 368:	cmp	x0, x1
 36c:	b.eq	d1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd1c>  // b.none
 370:	mov	w21, #0x0                   	// #0
 374:	cbnz	w22, 890 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x890>
 378:	ldr	x1, [x28, #360]
 37c:	cmp	x1, x0
 380:	b.eq	aec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xaec>  // b.none
 384:	add	x19, x28, #0x130
 388:	sub	x1, x0, #0x18
 38c:	ldp	x24, x25, [x0, #-24]
 390:	ldur	x22, [x0, #-8]
 394:	str	x1, [x19, #48]
 398:	ldr	x23, [x28, #256]
 39c:	mov	w1, #0xa                   	// #10
 3a0:	mov	x0, #0xffffffffffffffff    	// #-1
 3a4:	str	w1, [sp, #560]
 3a8:	add	x20, x23, #0x38
 3ac:	str	x0, [sp, #568]
 3b0:	add	x26, sp, #0x230
 3b4:	ldp	x0, x1, [x20, #8]
 3b8:	cmp	x0, x1
 3bc:	b.eq	ad4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xad4>  // b.none
 3c0:	mov	x1, x26
 3c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 3c8:	ldr	x0, [x20, #8]
 3cc:	add	x0, x0, #0x30
 3d0:	str	x0, [x20, #8]
 3d4:	ldr	x20, [x23, #56]
 3d8:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 3dc:	movk	x2, #0xaaab
 3e0:	mov	x1, #0x86a0                	// #34464
 3e4:	sub	x20, x0, x20
 3e8:	movk	x1, #0x1, lsl #16
 3ec:	asr	x20, x20, #4
 3f0:	mul	x20, x20, x2
 3f4:	cmp	x20, x1
 3f8:	b.hi	d1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd1c>  // b.pmore
 3fc:	mov	x0, x26
 400:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 404:	ldr	x26, [x28, #256]
 408:	mov	w3, #0x2                   	// #2
 40c:	mov	x2, #0xffffffffffffffff    	// #-1
 410:	add	x23, sp, #0x1d0
 414:	add	x27, x26, #0x38
 418:	add	x28, sp, #0x200
 41c:	mov	x1, x23
 420:	mov	x0, x28
 424:	str	w3, [sp, #464]
 428:	sub	x20, x20, #0x1
 42c:	stp	x2, x25, [sp, #472]
 430:	strb	w21, [sp, #488]
 434:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 438:	ldp	x0, x1, [x27, #8]
 43c:	cmp	x0, x1
 440:	b.eq	abc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xabc>  // b.none
 444:	mov	x1, x28
 448:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 44c:	ldr	x0, [x27, #8]
 450:	add	x0, x0, #0x30
 454:	str	x0, [x27, #8]
 458:	ldr	x21, [x26, #56]
 45c:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 460:	movk	x2, #0xaaab
 464:	mov	x1, #0x86a0                	// #34464
 468:	sub	x21, x0, x21
 46c:	movk	x1, #0x1, lsl #16
 470:	asr	x21, x21, #4
 474:	mul	x21, x21, x2
 478:	cmp	x21, x1
 47c:	b.hi	d1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd1c>  // b.pmore
 480:	mov	x0, x28
 484:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 488:	mov	x0, x23
 48c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 490:	ldr	x0, [x24, #56]
 494:	add	x22, x22, x22, lsl #1
 498:	sub	x21, x21, #0x1
 49c:	ldr	x3, [x26, #56]
 4a0:	add	x22, x0, x22, lsl #4
 4a4:	str	x26, [sp, #896]
 4a8:	str	x21, [sp, #904]
 4ac:	str	x21, [sp, #912]
 4b0:	ldr	x1, [x19, #48]
 4b4:	ldr	x2, [x19, #64]
 4b8:	str	x20, [x22, #8]
 4bc:	ldr	x0, [sp, #912]
 4c0:	sub	x2, x2, #0x18
 4c4:	cmp	x1, x2
 4c8:	add	x0, x0, x0, lsl #1
 4cc:	add	x0, x3, x0, lsl #4
 4d0:	str	x20, [x0, #8]
 4d4:	str	x20, [sp, #912]
 4d8:	b.eq	9f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9f4>  // b.none
 4dc:	add	x0, sp, #0x430
 4e0:	ldp	x2, x3, [x0, #-176]
 4e4:	stp	x2, x3, [x1]
 4e8:	add	x0, x1, #0x18
 4ec:	ldr	x2, [sp, #912]
 4f0:	str	x2, [x1, #16]
 4f4:	str	x0, [x19, #48]
 4f8:	b	1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1a4>
 4fc:	stp	x23, x24, [sp, #48]
 500:	add	x24, x28, #0xd0
 504:	mov	x1, x24
 508:	add	x23, x28, #0x110
 50c:	stp	x19, x20, [sp, #16]
 510:	mov	x0, x23
 514:	stp	x25, x26, [sp, #64]
 518:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 51c:	add	x25, x28, #0x8
 520:	mov	x0, x25
 524:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 528:	ldr	x0, [x28, #320]
 52c:	ldr	x1, [x28, #352]
 530:	cmp	x1, x0
 534:	b.eq	d1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd1c>  // b.none
 538:	ldr	w0, [x28, #152]
 53c:	cmp	w0, #0x1a
 540:	b.ne	d1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd1c>  // b.any
 544:	mov	x1, x24
 548:	mov	x0, x23
 54c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 550:	mov	x0, x25
 554:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 558:	ldp	x0, x1, [x28, #352]
 55c:	cmp	x0, x1
 560:	b.eq	c04 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc04>  // b.none
 564:	ldp	x4, x5, [x0, #-24]
 568:	add	x19, x28, #0x130
 56c:	stp	x4, x5, [sp, #176]
 570:	sub	x1, x0, #0x18
 574:	ldur	x0, [x0, #-8]
 578:	str	x1, [x19, #48]
 57c:	str	x0, [sp, #192]
 580:	ldr	x21, [x28, #256]
 584:	mov	w1, #0xa                   	// #10
 588:	mov	x0, #0xffffffffffffffff    	// #-1
 58c:	str	w1, [sp, #608]
 590:	add	x20, x21, #0x38
 594:	str	x0, [sp, #616]
 598:	add	x26, sp, #0x260
 59c:	ldp	x0, x1, [x20, #8]
 5a0:	cmp	x0, x1
 5a4:	b.eq	c4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc4c>  // b.none
 5a8:	mov	x1, x26
 5ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 5b0:	ldr	x0, [x20, #8]
 5b4:	add	x0, x0, #0x30
 5b8:	str	x0, [x20, #8]
 5bc:	ldr	x20, [x21, #56]
 5c0:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 5c4:	movk	x2, #0xaaab
 5c8:	mov	x1, #0x86a0                	// #34464
 5cc:	sub	x20, x0, x20
 5d0:	movk	x1, #0x1, lsl #16
 5d4:	asr	x20, x20, #4
 5d8:	mul	x20, x20, x2
 5dc:	cmp	x20, x1
 5e0:	b.hi	d1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd1c>  // b.pmore
 5e4:	mov	x0, x26
 5e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 5ec:	sub	x20, x20, #0x1
 5f0:	mov	w1, #0xa                   	// #10
 5f4:	mov	x0, x28
 5f8:	str	xzr, [sp, #104]
 5fc:	stp	x21, x20, [sp, #200]
 600:	mov	w21, #0x0                   	// #0
 604:	str	x20, [sp, #216]
 608:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 60c:	ldr	w1, [x28, #152]
 610:	sxtw	x20, w0
 614:	cmp	w1, #0x19
 618:	b.eq	c84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc84>  // b.none
 61c:	cmp	w1, #0xd
 620:	b.ne	d1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd1c>  // b.any
 624:	mov	x1, x24
 628:	mov	x0, x23
 62c:	str	wzr, [sp, #116]
 630:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 634:	mov	x0, x25
 638:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 63c:	cbz	w22, 668 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x668>
 640:	ldr	w0, [x28, #152]
 644:	cmp	w0, #0x12
 648:	b.ne	668 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x668>  // b.any
 64c:	mov	x1, x24
 650:	mov	w0, #0x1                   	// #1
 654:	str	w0, [sp, #116]
 658:	mov	x0, x23
 65c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 660:	mov	x0, x25
 664:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 668:	add	x25, sp, #0x380
 66c:	add	x23, sp, #0xb0
 670:	cmp	x20, #0x0
 674:	mov	x22, #0x0                   	// #0
 678:	b.le	6bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x6bc>
 67c:	nop
 680:	mov	x0, x23
 684:	mov	x8, x25
 688:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 68c:	add	x22, x22, #0x1
 690:	ldr	x0, [sp, #200]
 694:	cmp	x20, x22
 698:	ldr	x1, [sp, #216]
 69c:	ldr	x2, [x0, #56]
 6a0:	add	x1, x1, x1, lsl #1
 6a4:	ldr	x0, [sp, #904]
 6a8:	add	x1, x2, x1, lsl #4
 6ac:	str	x0, [x1, #8]
 6b0:	ldr	x0, [sp, #912]
 6b4:	str	x0, [sp, #216]
 6b8:	b.ne	680 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x680>  // b.any
 6bc:	cbnz	w21, b2c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb2c>
 6c0:	ldr	x0, [sp, #104]
 6c4:	tbnz	x0, #63, d1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd1c>
 6c8:	ldr	x21, [x28, #256]
 6cc:	mov	w1, #0xa                   	// #10
 6d0:	mov	x0, #0xffffffffffffffff    	// #-1
 6d4:	str	w1, [sp, #752]
 6d8:	add	x20, x21, #0x38
 6dc:	str	x0, [sp, #760]
 6e0:	add	x22, sp, #0x2f0
 6e4:	ldp	x0, x1, [x20, #8]
 6e8:	cmp	x0, x1
 6ec:	b.eq	8bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8bc>  // b.none
 6f0:	mov	x1, x22
 6f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 6f8:	ldr	x0, [x20, #8]
 6fc:	add	x0, x0, #0x30
 700:	str	x0, [x20, #8]
 704:	ldr	x24, [x21, #56]
 708:	mov	x23, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 70c:	movk	x23, #0xaaab
 710:	mov	x20, #0x86a0                	// #34464
 714:	sub	x24, x0, x24
 718:	movk	x20, #0x1, lsl #16
 71c:	asr	x24, x24, #4
 720:	mul	x24, x24, x23
 724:	cmp	x24, x20
 728:	b.hi	d1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd1c>  // b.pmore
 72c:	sub	x0, x24, #0x1
 730:	str	x0, [sp, #120]
 734:	mov	x0, x22
 738:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 73c:	add	x2, sp, #0x380
 740:	add	x3, sp, #0x3a0
 744:	add	x25, sp, #0x380
 748:	mov	x1, #0x0                   	// #0
 74c:	mov	x0, x25
 750:	stp	xzr, xzr, [x2]
 754:	stp	xzr, xzr, [x2, #16]
 758:	stp	xzr, xzr, [x3]
 75c:	stp	xzr, xzr, [x3, #16]
 760:	str	xzr, [sp, #960]
 764:	str	xzr, [sp, #968]
 768:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 76c:	ldr	x0, [sp, #104]
 770:	cbz	x0, 904 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x904>
 774:	add	x24, sp, #0xf8
 778:	add	x26, sp, #0x320
 77c:	add	x21, sp, #0x350
 780:	mov	x22, #0x0                   	// #0
 784:	stp	x23, x20, [sp, #128]
 788:	add	x23, sp, #0xb0
 78c:	b	82c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x82c>
 790:	mov	x1, x21
 794:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 798:	ldr	x0, [x27, #8]
 79c:	add	x0, x0, #0x30
 7a0:	str	x0, [x27, #8]
 7a4:	ldr	x1, [x20, #56]
 7a8:	sub	x0, x0, x1
 7ac:	ldr	x1, [sp, #128]
 7b0:	asr	x0, x0, #4
 7b4:	mul	x0, x0, x1
 7b8:	ldr	x1, [sp, #136]
 7bc:	cmp	x0, x1
 7c0:	b.hi	d1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd1c>  // b.pmore
 7c4:	sub	x20, x0, #0x1
 7c8:	mov	x0, x21
 7cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 7d0:	mov	x0, x26
 7d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 7d8:	ldr	x1, [sp, #960]
 7dc:	str	x20, [sp, #848]
 7e0:	ldr	x0, [sp, #944]
 7e4:	sub	x1, x1, #0x8
 7e8:	cmp	x0, x1
 7ec:	b.eq	8f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8f4>  // b.none
 7f0:	str	x20, [x0], #8
 7f4:	str	x0, [sp, #944]
 7f8:	ldr	x1, [sp, #200]
 7fc:	add	x22, x22, #0x1
 800:	ldr	x2, [sp, #104]
 804:	ldr	x0, [sp, #216]
 808:	cmp	x2, x22
 80c:	ldr	x2, [x1, #56]
 810:	add	x0, x0, x0, lsl #1
 814:	ldr	x4, [sp, #848]
 818:	add	x0, x2, x0, lsl #4
 81c:	ldr	x1, [sp, #264]
 820:	str	x4, [x0, #8]
 824:	str	x1, [sp, #216]
 828:	b.le	910 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x910>
 82c:	mov	x8, x24
 830:	mov	x0, x23
 834:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 838:	ldr	x2, [sp, #120]
 83c:	str	x2, [sp, #816]
 840:	ldr	x20, [x28, #256]
 844:	mov	w0, #0x2                   	// #2
 848:	ldrb	w2, [sp, #116]
 84c:	mov	x1, x26
 850:	ldr	x4, [sp, #256]
 854:	add	x27, x20, #0x38
 858:	str	w0, [sp, #800]
 85c:	mov	x0, x21
 860:	str	x4, [sp, #808]
 864:	strb	w2, [sp, #824]
 868:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 86c:	ldp	x0, x1, [x27, #8]
 870:	cmp	x0, x1
 874:	b.ne	790 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x790>  // b.any
 878:	mov	x1, x0
 87c:	mov	x2, x21
 880:	mov	x0, x27
 884:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 888:	ldr	x0, [x20, #64]
 88c:	b	7a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7a4>
 890:	ldr	w1, [x28, #152]
 894:	cmp	w1, #0x12
 898:	b.ne	378 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x378>  // b.any
 89c:	mov	x1, x23
 8a0:	mov	x0, x20
 8a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 8a8:	mov	w21, #0x1                   	// #1
 8ac:	mov	x0, x19
 8b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 8b4:	ldr	x0, [x28, #352]
 8b8:	b	378 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x378>
 8bc:	mov	x1, x0
 8c0:	mov	x2, x22
 8c4:	mov	x0, x20
 8c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 8cc:	ldr	x0, [x21, #64]
 8d0:	b	704 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x704>
 8d4:	mov	x1, x21
 8d8:	mov	x0, x20
 8dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 8e0:	mov	w24, #0x1                   	// #1
 8e4:	mov	x0, x19
 8e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 8ec:	ldr	x0, [x28, #352]
 8f0:	b	214 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x214>
 8f4:	mov	x1, x21
 8f8:	mov	x0, x25
 8fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 900:	b	7f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7f8>
 904:	ldr	x0, [sp, #200]
 908:	ldr	x1, [sp, #216]
 90c:	ldr	x2, [x0, #56]
 910:	add	x1, x1, x1, lsl #1
 914:	ldr	x5, [sp, #912]
 918:	add	x1, x2, x1, lsl #4
 91c:	ldr	x2, [sp, #120]
 920:	ldr	x0, [sp, #944]
 924:	str	x2, [x1, #8]
 928:	str	x2, [sp, #216]
 92c:	cmp	x5, x0
 930:	b.ne	968 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x968>  // b.any
 934:	b	9bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9bc>
 938:	ldur	x20, [x1, #-8]
 93c:	cmp	x2, x0
 940:	ldr	x1, [x4, #56]
 944:	add	x20, x20, x20, lsl #1
 948:	add	x20, x1, x20, lsl #4
 94c:	b.eq	98c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x98c>  // b.none
 950:	sub	x0, x0, #0x8
 954:	str	x0, [sp, #944]
 958:	ldp	x1, x2, [x20, #8]
 95c:	stp	x2, x1, [x20, #8]
 960:	cmp	x5, x0
 964:	b.eq	9bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9bc>  // b.none
 968:	ldr	x1, [sp, #944]
 96c:	ldr	x2, [sp, #952]
 970:	ldr	x4, [x28, #256]
 974:	cmp	x1, x2
 978:	b.ne	938 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x938>  // b.any
 97c:	ldr	x1, [sp, #968]
 980:	ldur	x1, [x1, #-8]
 984:	add	x1, x1, #0x200
 988:	b	938 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x938>
 98c:	bl	0 <_ZdlPv>
 990:	ldr	x0, [sp, #968]
 994:	ldr	x5, [sp, #912]
 998:	sub	x1, x0, #0x8
 99c:	ldur	x0, [x0, #-8]
 9a0:	str	x0, [sp, #952]
 9a4:	str	x1, [sp, #968]
 9a8:	add	x1, x0, #0x200
 9ac:	add	x0, x0, #0x1f8
 9b0:	str	x0, [sp, #944]
 9b4:	str	x1, [sp, #960]
 9b8:	b	958 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x958>
 9bc:	mov	x0, x25
 9c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 9c4:	ldr	x1, [x19, #64]
 9c8:	ldr	x0, [x19, #48]
 9cc:	sub	x1, x1, #0x18
 9d0:	cmp	x0, x1
 9d4:	b.eq	c74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc74>  // b.none
 9d8:	ldp	x2, x3, [sp, #200]
 9dc:	stp	x2, x3, [x0]
 9e0:	add	x1, x0, #0x18
 9e4:	ldr	x2, [sp, #216]
 9e8:	str	x2, [x0, #16]
 9ec:	str	x1, [x19, #48]
 9f0:	b	1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1a4>
 9f4:	mov	x0, x19
 9f8:	add	x1, sp, #0x380
 9fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a00:	b	1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1a4>
 a04:	mov	x1, x0
 a08:	mov	x2, x25
 a0c:	mov	x0, x20
 a10:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a14:	ldr	x0, [x22, #64]
 a18:	b	11c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x11c>
 a1c:	ldr	x1, [x28, #376]
 a20:	add	x19, x28, #0x130
 a24:	ldur	x1, [x1, #-8]
 a28:	ldp	x23, x26, [x1, #480]
 a2c:	ldr	x21, [x1, #496]
 a30:	bl	0 <_ZdlPv>
 a34:	ldr	x0, [x19, #72]
 a38:	sub	x2, x0, #0x8
 a3c:	ldur	x0, [x0, #-8]
 a40:	str	x0, [x28, #360]
 a44:	str	x2, [x28, #376]
 a48:	add	x2, x0, #0x1f8
 a4c:	str	x2, [x28, #368]
 a50:	add	x0, x0, #0x1e0
 a54:	str	x0, [x19, #48]
 a58:	b	cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xcc>
 a5c:	ldr	x1, [x28, #376]
 a60:	add	x19, x28, #0x130
 a64:	ldur	x1, [x1, #-8]
 a68:	ldp	x4, x5, [x1, #480]
 a6c:	stp	x4, x5, [sp, #152]
 a70:	ldr	x1, [x1, #496]
 a74:	str	x1, [sp, #168]
 a78:	bl	0 <_ZdlPv>
 a7c:	ldr	x0, [x19, #72]
 a80:	sub	x2, x0, #0x8
 a84:	ldur	x0, [x0, #-8]
 a88:	str	x0, [x28, #360]
 a8c:	str	x2, [x28, #376]
 a90:	add	x2, x0, #0x1f8
 a94:	str	x2, [x28, #368]
 a98:	add	x0, x0, #0x1e0
 a9c:	str	x0, [x19, #48]
 aa0:	b	23c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x23c>
 aa4:	mov	x1, x0
 aa8:	mov	x2, x21
 aac:	mov	x0, x20
 ab0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 ab4:	ldr	x0, [x23, #64]
 ab8:	b	290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x290>
 abc:	mov	x1, x0
 ac0:	mov	x2, x28
 ac4:	mov	x0, x27
 ac8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 acc:	ldr	x0, [x26, #64]
 ad0:	b	458 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x458>
 ad4:	mov	x1, x0
 ad8:	mov	x2, x26
 adc:	mov	x0, x20
 ae0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 ae4:	ldr	x0, [x23, #64]
 ae8:	b	3d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x3d4>
 aec:	ldr	x1, [x28, #376]
 af0:	add	x19, x28, #0x130
 af4:	ldur	x1, [x1, #-8]
 af8:	ldp	x24, x25, [x1, #480]
 afc:	ldr	x22, [x1, #496]
 b00:	bl	0 <_ZdlPv>
 b04:	ldr	x0, [x19, #72]
 b08:	sub	x2, x0, #0x8
 b0c:	ldur	x0, [x0, #-8]
 b10:	str	x0, [x28, #360]
 b14:	str	x2, [x28, #376]
 b18:	add	x2, x0, #0x1f8
 b1c:	str	x2, [x28, #368]
 b20:	add	x0, x0, #0x1e0
 b24:	str	x0, [x19, #48]
 b28:	b	398 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x398>
 b2c:	add	x8, sp, #0xe0
 b30:	add	x0, sp, #0xb0
 b34:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b38:	add	x21, sp, #0x290
 b3c:	ldp	x2, x22, [sp, #232]
 b40:	str	x2, [sp, #672]
 b44:	ldr	x24, [x28, #256]
 b48:	mov	w4, #0x2                   	// #2
 b4c:	ldrb	w2, [sp, #116]
 b50:	mov	x3, #0xffffffffffffffff    	// #-1
 b54:	add	x20, x24, #0x38
 b58:	add	x23, sp, #0x2c0
 b5c:	mov	x1, x21
 b60:	mov	x0, x23
 b64:	str	w4, [sp, #656]
 b68:	str	x3, [sp, #664]
 b6c:	strb	w2, [sp, #680]
 b70:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b74:	ldp	x0, x1, [x20, #8]
 b78:	cmp	x0, x1
 b7c:	b.eq	ce0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xce0>  // b.none
 b80:	mov	x1, x23
 b84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b88:	ldr	x0, [x20, #8]
 b8c:	add	x0, x0, #0x30
 b90:	str	x0, [x20, #8]
 b94:	ldr	x20, [x24, #56]
 b98:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 b9c:	movk	x2, #0xaaab
 ba0:	mov	x1, #0x86a0                	// #34464
 ba4:	sub	x20, x0, x20
 ba8:	movk	x1, #0x1, lsl #16
 bac:	asr	x20, x20, #4
 bb0:	mul	x20, x20, x2
 bb4:	cmp	x20, x1
 bb8:	b.hi	d1c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd1c>  // b.pmore
 bbc:	mov	x0, x23
 bc0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 bc4:	mov	x0, x21
 bc8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 bcc:	ldr	x0, [sp, #224]
 bd0:	add	x22, x22, x22, lsl #1
 bd4:	ldr	x1, [sp, #200]
 bd8:	sub	x20, x20, #0x1
 bdc:	ldr	x0, [x0, #56]
 be0:	ldr	x1, [x1, #56]
 be4:	add	x0, x0, x22, lsl #4
 be8:	str	x20, [x0, #8]
 bec:	ldr	x0, [sp, #216]
 bf0:	add	x0, x0, x0, lsl #1
 bf4:	add	x0, x1, x0, lsl #4
 bf8:	str	x20, [x0, #8]
 bfc:	str	x20, [sp, #216]
 c00:	b	9c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9c4>
 c04:	ldr	x1, [x28, #376]
 c08:	add	x19, x28, #0x130
 c0c:	ldur	x1, [x1, #-8]
 c10:	ldp	x4, x5, [x1, #480]
 c14:	stp	x4, x5, [sp, #176]
 c18:	ldr	x1, [x1, #496]
 c1c:	str	x1, [sp, #192]
 c20:	bl	0 <_ZdlPv>
 c24:	ldr	x0, [x19, #72]
 c28:	sub	x2, x0, #0x8
 c2c:	ldur	x0, [x0, #-8]
 c30:	str	x0, [x28, #360]
 c34:	str	x2, [x28, #376]
 c38:	add	x2, x0, #0x1f8
 c3c:	str	x2, [x28, #368]
 c40:	add	x0, x0, #0x1e0
 c44:	str	x0, [x19, #48]
 c48:	b	580 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x580>
 c4c:	mov	x1, x0
 c50:	mov	x2, x26
 c54:	mov	x0, x20
 c58:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 c5c:	ldr	x0, [x21, #64]
 c60:	b	5bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5bc>
 c64:	mov	x0, x19
 c68:	add	x1, sp, #0x98
 c6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 c70:	b	314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x314>
 c74:	mov	x0, x19
 c78:	add	x1, sp, #0xc8
 c7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 c80:	b	1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1a4>
 c84:	mov	x1, x24
 c88:	mov	x0, x23
 c8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 c90:	mov	w21, #0x1                   	// #1
 c94:	mov	x0, x25
 c98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 c9c:	ldr	w1, [x28, #152]
 ca0:	cmp	w1, #0x1a
 ca4:	b.ne	61c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x61c>  // b.any
 ca8:	mov	x1, x24
 cac:	mov	x0, x23
 cb0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 cb4:	mov	w21, #0x0                   	// #0
 cb8:	mov	x0, x25
 cbc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 cc0:	mov	w1, #0xa                   	// #10
 cc4:	mov	x0, x28
 cc8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 ccc:	sxtw	x27, w0
 cd0:	sub	x0, x27, x20
 cd4:	ldr	w1, [x28, #152]
 cd8:	str	x0, [sp, #104]
 cdc:	b	61c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x61c>
 ce0:	mov	x1, x0
 ce4:	mov	x2, x23
 ce8:	mov	x0, x20
 cec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 cf0:	ldr	x0, [x24, #64]
 cf4:	b	b94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb94>
 cf8:	mov	x1, x21
 cfc:	mov	x0, x20
 d00:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 d04:	mov	w27, #0x1                   	// #1
 d08:	mov	x0, x19
 d0c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 d10:	ldr	x0, [x28, #352]
 d14:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xac>
 d18:	stp	x25, x26, [sp, #64]
 d1c:	bl	0 <abort>

Disassembly of section .text._ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_:

0000000000000000 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>:
   0:	cmp	x1, x0
   4:	b.eq	c0 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xc0>  // b.none
   8:	stp	x29, x30, [sp, #-64]!
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	add	x19, x0, #0x1
  18:	cmp	x19, x1
  1c:	stp	x21, x22, [sp, #32]
  20:	mov	x21, x0
  24:	mov	x22, x1
  28:	b.eq	64 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x64>  // b.none
  2c:	str	x23, [sp, #48]
  30:	mov	x23, #0x1                   	// #1
  34:	nop
  38:	ldrb	w20, [x19]
  3c:	ldrb	w0, [x21]
  40:	cmp	w0, w20
  44:	b.ls	88 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x88>  // b.plast
  48:	subs	x2, x19, x21
  4c:	b.ne	74 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x74>  // b.any
  50:	strb	w20, [x21]
  54:	add	x19, x19, #0x1
  58:	cmp	x22, x19
  5c:	b.ne	38 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x38>  // b.any
  60:	ldr	x23, [sp, #48]
  64:	ldp	x19, x20, [sp, #16]
  68:	ldp	x21, x22, [sp, #32]
  6c:	ldp	x29, x30, [sp], #64
  70:	ret
  74:	sub	x0, x23, x2
  78:	mov	x1, x21
  7c:	add	x0, x19, x0
  80:	bl	0 <memmove>
  84:	b	50 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x50>
  88:	ldurb	w3, [x19, #-1]
  8c:	sub	x2, x19, #0x1
  90:	cmp	w20, w3
  94:	b.cs	b4 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xb4>  // b.hs, b.nlast
  98:	mov	x0, x2
  9c:	strb	w3, [x2, #1]
  a0:	ldrb	w3, [x2, #-1]!
  a4:	cmp	w20, w3
  a8:	b.cc	98 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x98>  // b.lo, b.ul, b.last
  ac:	strb	w20, [x0]
  b0:	b	54 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x54>
  b4:	mov	x0, x19
  b8:	strb	w20, [x0]
  bc:	b	54 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x54>
  c0:	ret

Disassembly of section .text._ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_:

0000000000000000 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>:
   0:	sub	x2, x1, x0
   4:	cmp	x2, #0x10
   8:	b.le	80 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x80>
   c:	stp	x29, x30, [sp, #-32]!
  10:	mov	w2, #0x0                   	// #0
  14:	mov	x29, sp
  18:	stp	x19, x20, [sp, #16]
  1c:	add	x19, x0, #0x10
  20:	mov	x20, x1
  24:	mov	x1, x19
  28:	bl	0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>
  2c:	cmp	x20, x19
  30:	b.eq	74 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x74>  // b.none
  34:	nop
  38:	mov	x0, x19
  3c:	ldurb	w2, [x19, #-1]
  40:	ldrb	w3, [x0], #-1
  44:	cmp	w3, w2
  48:	b.cs	88 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x88>  // b.hs, b.nlast
  4c:	nop
  50:	mov	x4, x0
  54:	strb	w2, [x0, #1]
  58:	ldrb	w2, [x0, #-1]!
  5c:	cmp	w3, w2
  60:	b.cc	50 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x50>  // b.lo, b.ul, b.last
  64:	strb	w3, [x4]
  68:	add	x19, x19, #0x1
  6c:	cmp	x20, x19
  70:	b.ne	38 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x38>  // b.any
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	ret
  80:	mov	w2, #0x0                   	// #0
  84:	b	0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>
  88:	mov	x4, x19
  8c:	add	x19, x19, #0x1
  90:	cmp	x20, x19
  94:	strb	w3, [x4]
  98:	b.ne	38 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x38>  // b.any
  9c:	b	74 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x74>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x4, #0x3ffffffffffffff     	// #288230376151711743
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	ldp	x23, x24, [x0]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x20, x1
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x25, x26, [sp, #64]
  24:	sub	x1, x24, x23
  28:	str	x27, [sp, #80]
  2c:	cmp	x4, x1, asr #5
  30:	b.eq	1d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1d8>  // b.none
  34:	mov	x22, x0
  38:	mov	x26, x2
  3c:	asr	x0, x1, #5
  40:	sub	x27, x20, x23
  44:	cbz	x0, 1c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1c0>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x19, #0x7fffffffffffffe0    	// #9223372036854775776
  50:	lsl	x0, x0, #1
  54:	b.ls	1ac <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1ac>  // b.plast
  58:	mov	x0, x19
  5c:	bl	0 <_Znwm>
  60:	mov	x21, x0
  64:	add	x19, x0, x19
  68:	add	x25, x0, #0x20
  6c:	ldp	x1, x2, [x26]
  70:	add	x0, x21, x27
  74:	add	x4, x0, #0x10
  78:	str	x4, [x21, x27]
  7c:	mov	w3, #0x0                   	// #0
  80:	add	x2, x1, x2
  84:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  88:	cmp	x20, x23
  8c:	b.eq	104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>  // b.none
  90:	mov	x2, x21
  94:	mov	x4, x23
  98:	b	c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>
  9c:	str	x6, [x2]
  a0:	add	x4, x4, #0x20
  a4:	add	x2, x2, #0x20
  a8:	ldur	x0, [x4, #-16]
  ac:	stur	x0, [x2, #-16]
  b0:	ldur	x1, [x4, #-24]
  b4:	stur	x1, [x2, #-24]
  b8:	cmp	x20, x4
  bc:	b.eq	f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>  // b.none
  c0:	mov	x5, x4
  c4:	add	x1, x2, #0x10
  c8:	str	x1, [x2]
  cc:	ldr	x6, [x5], #16
  d0:	cmp	x6, x5
  d4:	b.ne	9c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x9c>  // b.any
  d8:	ldp	x0, x1, [x4, #16]
  dc:	stp	x0, x1, [x2, #16]
  e0:	add	x4, x4, #0x20
  e4:	ldur	x1, [x4, #-24]
  e8:	str	x1, [x2, #8]
  ec:	cmp	x20, x4
  f0:	add	x2, x2, #0x20
  f4:	b.ne	c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>  // b.any
  f8:	sub	x25, x20, x23
  fc:	add	x25, x25, #0x20
 100:	add	x25, x21, x25
 104:	cmp	x20, x24
 108:	b.eq	17c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x17c>  // b.none
 10c:	mov	x3, x20
 110:	mov	x2, x25
 114:	b	13c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x13c>
 118:	ldr	x1, [x3, #16]
 11c:	str	x1, [x2, #16]
 120:	ldr	x1, [x3, #8]
 124:	str	x5, [x2]
 128:	str	x1, [x2, #8]
 12c:	add	x3, x3, #0x20
 130:	cmp	x3, x24
 134:	add	x2, x2, #0x20
 138:	b.eq	174 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x174>  // b.none
 13c:	mov	x4, x3
 140:	add	x1, x2, #0x10
 144:	str	x1, [x2]
 148:	ldr	x5, [x4], #16
 14c:	cmp	x5, x4
 150:	b.ne	118 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x118>  // b.any
 154:	ldp	x0, x1, [x3, #16]
 158:	stp	x0, x1, [x2, #16]
 15c:	add	x3, x3, #0x20
 160:	ldur	x1, [x3, #-24]
 164:	str	x1, [x2, #8]
 168:	cmp	x3, x24
 16c:	add	x2, x2, #0x20
 170:	b.ne	13c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x13c>  // b.any
 174:	sub	x3, x3, x20
 178:	add	x25, x25, x3
 17c:	cbz	x23, 188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x188>
 180:	mov	x0, x23
 184:	bl	0 <_ZdlPv>
 188:	ldp	x23, x24, [sp, #48]
 18c:	ldr	x27, [sp, #80]
 190:	stp	x21, x25, [x22]
 194:	str	x19, [x22, #16]
 198:	ldp	x19, x20, [sp, #16]
 19c:	ldp	x21, x22, [sp, #32]
 1a0:	ldp	x25, x26, [sp, #64]
 1a4:	ldp	x29, x30, [sp], #96
 1a8:	ret
 1ac:	cbnz	x0, 1c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1c8>
 1b0:	mov	x25, #0x20                  	// #32
 1b4:	mov	x19, #0x0                   	// #0
 1b8:	mov	x21, #0x0                   	// #0
 1bc:	b	6c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x6c>
 1c0:	mov	x19, #0x20                  	// #32
 1c4:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 1c8:	cmp	x0, x4
 1cc:	csel	x0, x0, x4, ls  // ls = plast
 1d0:	lsl	x19, x0, #5
 1d4:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 1d8:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1dc:	add	x0, x0, #0x0
 1e0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x25, x26, [sp, #64]
  1c:	ldp	x25, x21, [x20]
  20:	stp	x23, x24, [sp, #48]
  24:	str	x27, [sp, #80]
  28:	sub	x3, x21, x25
  2c:	cmp	x3, x0
  30:	b.eq	110 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x110>  // b.none
  34:	mov	x24, x1
  38:	mov	x22, x2
  3c:	sub	x26, x1, x25
  40:	cbz	x3, 108 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x108>
  44:	cmp	x3, x3, lsl #1
  48:	lsl	x19, x3, #1
  4c:	b.ls	d8 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xd8>  // b.plast
  50:	mov	x19, x0
  54:	mov	x0, x19
  58:	bl	0 <_Znwm>
  5c:	mov	x23, x0
  60:	add	x19, x0, x19
  64:	ldrb	w0, [x22]
  68:	add	x22, x26, #0x1
  6c:	strb	w0, [x23, x26]
  70:	sub	x21, x21, x24
  74:	add	x22, x23, x22
  78:	cmp	x26, #0x0
  7c:	add	x27, x22, x21
  80:	b.gt	b4 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xb4>
  84:	cmp	x21, #0x0
  88:	b.gt	f0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xf0>
  8c:	cbnz	x25, cc <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xcc>
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x25, x26, [sp, #64]
  98:	stp	x23, x27, [x20]
  9c:	str	x19, [x20, #16]
  a0:	ldp	x19, x20, [sp, #16]
  a4:	ldp	x23, x24, [sp, #48]
  a8:	ldr	x27, [sp, #80]
  ac:	ldp	x29, x30, [sp], #96
  b0:	ret
  b4:	mov	x2, x26
  b8:	mov	x1, x25
  bc:	mov	x0, x23
  c0:	bl	0 <memmove>
  c4:	cmp	x21, #0x0
  c8:	b.gt	f0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xf0>
  cc:	mov	x0, x25
  d0:	bl	0 <_ZdlPv>
  d4:	b	90 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x90>
  d8:	cmp	x19, #0x0
  dc:	b.lt	50 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x50>  // b.tstop
  e0:	b.ne	54 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x54>  // b.any
  e4:	mov	x19, #0x0                   	// #0
  e8:	mov	x23, #0x0                   	// #0
  ec:	b	64 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x64>
  f0:	mov	x2, x21
  f4:	mov	x1, x24
  f8:	mov	x0, x22
  fc:	bl	0 <memcpy>
 100:	cbz	x25, 90 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x90>
 104:	b	cc <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xcc>
 108:	mov	x19, #0x1                   	// #1
 10c:	b	54 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x54>
 110:	adrp	x0, 0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>
 114:	add	x0, x0, #0x0
 118:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_>:
   0:	ldp	x4, x2, [x0, #8]
   4:	mov	x3, x0
   8:	cmp	x4, x2
   c:	b.eq	28 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_+0x28>  // b.none
  10:	ldrb	w0, [x1]
  14:	strb	w0, [x4]
  18:	ldr	x0, [x3, #8]
  1c:	add	x0, x0, #0x1
  20:	str	x0, [x3, #8]
  24:	ret
  28:	mov	x2, x1
  2c:	mov	x1, x4
  30:	b	0 <_ZNSt6vectorIcSaIcEE12emplace_backIJcEEEvDpOT_>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	and	w20, w1, #0xff
  14:	ldr	x0, [x0, #104]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x2, [x0]
  20:	mov	w1, w20
  24:	ldr	x2, [x2, #32]
  28:	blr	x2
  2c:	mov	w2, w0
  30:	add	x1, sp, #0x2f
  34:	mov	x0, x19
  38:	strb	w2, [sp, #47]
  3c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc>
  40:	ldp	x19, x20, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	sub	x21, x1, x0
  18:	mov	x22, x2
  1c:	str	x23, [sp, #48]
  20:	cmp	xzr, x21, asr #7
  24:	mov	x23, x1
  28:	b.ge	200 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x200>  // b.tcont
  2c:	asr	x21, x21, #7
  30:	ldr	x20, [x2, #8]
  34:	add	x21, x0, x21, lsl #7
  38:	b	6c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x6c>
  3c:	ldr	x3, [x19, #40]
  40:	cmp	x20, x3
  44:	b.eq	a8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xa8>  // b.none
  48:	ldr	x3, [x19, #72]
  4c:	cmp	x20, x3
  50:	b.eq	d8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xd8>  // b.none
  54:	ldr	x3, [x19, #104]
  58:	cmp	x20, x3
  5c:	b.eq	108 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x108>  // b.none
  60:	add	x19, x19, #0x80
  64:	cmp	x21, x19
  68:	b.eq	138 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x138>  // b.none
  6c:	ldr	x3, [x19, #8]
  70:	cmp	x3, x20
  74:	b.ne	3c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x3c>  // b.any
  78:	cbz	x20, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
  7c:	ldr	x0, [x19]
  80:	mov	x2, x20
  84:	ldr	x1, [x22]
  88:	bl	0 <memcmp>
  8c:	cbnz	w0, 3c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x3c>
  90:	mov	x0, x19
  94:	ldp	x19, x20, [sp, #16]
  98:	ldp	x21, x22, [sp, #32]
  9c:	ldr	x23, [sp, #48]
  a0:	ldp	x29, x30, [sp], #64
  a4:	ret
  a8:	cbz	x20, c0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xc0>
  ac:	ldr	x1, [x22]
  b0:	mov	x2, x20
  b4:	ldr	x0, [x19, #32]
  b8:	bl	0 <memcmp>
  bc:	cbnz	w0, 48 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x48>
  c0:	add	x0, x19, #0x20
  c4:	ldp	x19, x20, [sp, #16]
  c8:	ldp	x21, x22, [sp, #32]
  cc:	ldr	x23, [sp, #48]
  d0:	ldp	x29, x30, [sp], #64
  d4:	ret
  d8:	cbz	x20, f0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xf0>
  dc:	ldr	x1, [x22]
  e0:	mov	x2, x20
  e4:	ldr	x0, [x19, #64]
  e8:	bl	0 <memcmp>
  ec:	cbnz	w0, 54 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x54>
  f0:	add	x0, x19, #0x40
  f4:	ldp	x19, x20, [sp, #16]
  f8:	ldp	x21, x22, [sp, #32]
  fc:	ldr	x23, [sp, #48]
 100:	ldp	x29, x30, [sp], #64
 104:	ret
 108:	cbz	x20, 120 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x120>
 10c:	ldr	x1, [x22]
 110:	mov	x2, x20
 114:	ldr	x0, [x19, #96]
 118:	bl	0 <memcmp>
 11c:	cbnz	w0, 60 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x60>
 120:	add	x0, x19, #0x60
 124:	ldp	x19, x20, [sp, #16]
 128:	ldp	x21, x22, [sp, #32]
 12c:	ldr	x23, [sp, #48]
 130:	ldp	x29, x30, [sp], #64
 134:	ret
 138:	sub	x0, x23, x19
 13c:	asr	x0, x0, #5
 140:	cmp	x0, #0x2
 144:	b.eq	1a8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1a8>  // b.none
 148:	cmp	x0, #0x3
 14c:	b.eq	190 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x190>  // b.none
 150:	cmp	x0, #0x1
 154:	b.eq	160 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x160>  // b.none
 158:	mov	x0, x23
 15c:	b	94 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x94>
 160:	ldr	x20, [x22, #8]
 164:	ldr	x0, [x19, #8]
 168:	cmp	x0, x20
 16c:	b.ne	158 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x158>  // b.any
 170:	cbz	x20, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
 174:	ldr	x0, [x19]
 178:	mov	x2, x20
 17c:	ldr	x1, [x22]
 180:	bl	0 <memcmp>
 184:	cbz	w0, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
 188:	mov	x0, x23
 18c:	b	94 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x94>
 190:	ldr	x0, [x19, #8]
 194:	ldr	x20, [x22, #8]
 198:	cmp	x0, x20
 19c:	b.eq	1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>  // b.none
 1a0:	add	x19, x19, #0x20
 1a4:	b	1ac <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1ac>
 1a8:	ldr	x20, [x22, #8]
 1ac:	ldr	x0, [x19, #8]
 1b0:	cmp	x0, x20
 1b4:	b.eq	1c0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1c0>  // b.none
 1b8:	add	x19, x19, #0x20
 1bc:	b	164 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x164>
 1c0:	cbz	x20, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
 1c4:	ldr	x0, [x19]
 1c8:	mov	x2, x20
 1cc:	ldr	x1, [x22]
 1d0:	bl	0 <memcmp>
 1d4:	cbz	w0, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
 1d8:	add	x19, x19, #0x20
 1dc:	b	164 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x164>
 1e0:	cbz	x20, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
 1e4:	ldr	x0, [x19]
 1e8:	mov	x2, x20
 1ec:	ldr	x1, [x22]
 1f0:	bl	0 <memcmp>
 1f4:	cbz	w0, 90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x90>
 1f8:	add	x19, x19, #0x20
 1fc:	b	1ac <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1ac>
 200:	asr	x0, x21, #5
 204:	b	140 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x140>

Disassembly of section .text._ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0x3fffffffffffffff    	// #4611686018427387903
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	stp	x23, x24, [sp, #48]
  14:	ldp	x24, x20, [x0]
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x22, x0
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x0, x20, x24
  2c:	cmp	x3, x0, asr #1
  30:	b.eq	140 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x140>  // b.none
  34:	mov	x19, x1
  38:	mov	x26, x2
  3c:	asr	x1, x0, #1
  40:	sub	x27, x19, x24
  44:	cbz	x1, 128 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x128>
  48:	cmp	x1, x0
  4c:	mov	x25, #0x7ffffffffffffffe    	// #9223372036854775806
  50:	b.ls	114 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x114>  // b.plast
  54:	mov	x0, x25
  58:	bl	0 <_Znwm>
  5c:	mov	x23, x0
  60:	add	x25, x0, x25
  64:	add	x21, x0, #0x2
  68:	ldrh	w0, [x26]
  6c:	cmp	x19, x24
  70:	strh	w0, [x23, x27]
  74:	b.eq	ac <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xac>  // b.none
  78:	mov	x3, x23
  7c:	mov	x2, x24
  80:	ldrb	w4, [x2]
  84:	add	x2, x2, #0x2
  88:	ldurb	w1, [x2, #-1]
  8c:	add	x3, x3, #0x2
  90:	sturb	w4, [x3, #-2]
  94:	cmp	x19, x2
  98:	sturb	w1, [x3, #-1]
  9c:	b.ne	80 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x80>  // b.any
  a0:	sub	x21, x19, x24
  a4:	add	x21, x21, #0x2
  a8:	add	x21, x23, x21
  ac:	cmp	x19, x20
  b0:	b.eq	e4 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xe4>  // b.none
  b4:	mov	x2, x19
  b8:	mov	x3, x21
  bc:	nop
  c0:	ldrb	w1, [x2, #1]
  c4:	add	x3, x3, #0x2
  c8:	ldrb	w4, [x2], #2
  cc:	sturb	w4, [x3, #-2]
  d0:	sturb	w1, [x3, #-1]
  d4:	cmp	x2, x20
  d8:	b.ne	c0 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xc0>  // b.any
  dc:	sub	x2, x2, x19
  e0:	add	x21, x21, x2
  e4:	cbz	x24, f0 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xf0>
  e8:	mov	x0, x24
  ec:	bl	0 <_ZdlPv>
  f0:	ldp	x19, x20, [sp, #16]
  f4:	ldr	x27, [sp, #80]
  f8:	stp	x23, x21, [x22]
  fc:	str	x25, [x22, #16]
 100:	ldp	x21, x22, [sp, #32]
 104:	ldp	x23, x24, [sp, #48]
 108:	ldp	x25, x26, [sp, #64]
 10c:	ldp	x29, x30, [sp], #96
 110:	ret
 114:	cbnz	x0, 130 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x130>
 118:	mov	x21, #0x2                   	// #2
 11c:	mov	x25, #0x0                   	// #0
 120:	mov	x23, #0x0                   	// #0
 124:	b	68 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x68>
 128:	mov	x25, #0x2                   	// #2
 12c:	b	54 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x54>
 130:	cmp	x0, x3
 134:	csel	x0, x0, x3, ls  // ls = plast
 138:	lsl	x25, x0, #1
 13c:	b	54 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x54>
 140:	adrp	x0, 0 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 144:	add	x0, x0, #0x0
 148:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
   0:	ldp	x3, x2, [x0, #8]
   4:	mov	x4, x0
   8:	cmp	x3, x2
   c:	b.eq	20 <_ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x20>  // b.none
  10:	ldrh	w0, [x1]
  14:	strh	w0, [x3], #2
  18:	str	x3, [x4, #8]
  1c:	ret
  20:	mov	x2, x1
  24:	mov	x1, x3
  28:	b	0 <_ZNSt6vectorISt4pairIccESaIS1_EE12emplace_backIJS1_EEEvDpOT_>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	ldr	w3, [x0, #152]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	cmp	w3, #0xb
  18:	stp	x21, x22, [sp, #32]
  1c:	b.eq	188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x188>  // b.none
  20:	mov	x22, x1
  24:	mov	x21, x2
  28:	cmp	w3, #0x10
  2c:	b.eq	1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1b8>  // b.none
  30:	cmp	w3, #0x11
  34:	b.eq	238 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x238>  // b.none
  38:	cmp	w3, #0xf
  3c:	b.eq	338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x338>  // b.none
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	ands	w20, w0, #0xff
  48:	b.ne	fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>  // b.any
  4c:	ldr	w0, [x19, #152]
  50:	cmp	w0, #0x1c
  54:	b.eq	3d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d0>  // b.none
  58:	cmp	w0, #0xe
  5c:	b.ne	604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>  // b.any
  60:	add	x1, x19, #0xd0
  64:	add	x0, x19, #0x110
  68:	add	x20, x19, #0x8
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  70:	mov	x0, x20
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  78:	ldrb	w0, [x22]
  7c:	cbnz	w0, 16c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x16c>
  80:	ldr	x1, [x19, #272]
  84:	mov	w3, #0x0                   	// #0
  88:	ldr	x2, [x19, #392]
  8c:	ldrb	w5, [x1]
  90:	ldr	x0, [x21, #104]
  94:	ldr	x4, [x2, #48]
  98:	ldr	x2, [x19, #280]
  9c:	ldrh	w19, [x4, x5, lsl #1]
  a0:	add	x2, x1, x2
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a8:	ubfx	x3, x0, #16, #8
  ac:	str	w0, [sp, #88]
  b0:	mvn	w1, w3
  b4:	ands	w2, w0, #0xffff
  b8:	and	w1, w1, #0x1
  bc:	and	w19, w19, #0x100
  c0:	csel	w1, w1, wzr, eq  // eq = none
  c4:	cbnz	w1, 604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>
  c8:	cbnz	w19, 148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>
  cc:	ldrb	w0, [x21, #98]
  d0:	ldrh	w1, [x21, #96]
  d4:	orr	w0, w0, w3
  d8:	strb	w0, [x21, #98]
  dc:	orr	w2, w2, w1
  e0:	strh	w2, [x21, #96]
  e4:	mov	w20, #0x1                   	// #1
  e8:	mov	w0, w20
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldp	x21, x22, [sp, #32]
  f4:	ldp	x29, x30, [sp], #160
  f8:	ret
  fc:	ldrb	w0, [x22]
 100:	ldr	x1, [x19, #272]
 104:	ldrb	w19, [x1]
 108:	cbnz	w0, 12c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x12c>
 10c:	mov	w0, #0x1                   	// #1
 110:	strb	w0, [x22]
 114:	strb	w19, [x22, #1]
 118:	mov	w0, w20
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldp	x21, x22, [sp, #32]
 124:	ldp	x29, x30, [sp], #160
 128:	ret
 12c:	ldrb	w2, [x22, #1]
 130:	mov	x0, x21
 134:	add	x1, sp, #0x80
 138:	strb	w2, [sp, #128]
 13c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 140:	strb	w19, [x22, #1]
 144:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 148:	add	x0, x21, #0x48
 14c:	ldp	x1, x4, [x0, #8]
 150:	cmp	x1, x4
 154:	b.eq	4e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4e8>  // b.none
 158:	strh	w2, [x1]
 15c:	add	x2, x1, #0x4
 160:	strb	w3, [x1, #2]
 164:	str	x2, [x0, #8]
 168:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 16c:	ldrb	w2, [x22, #1]
 170:	add	x1, sp, #0x80
 174:	mov	x0, x21
 178:	strb	w2, [sp, #128]
 17c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 180:	strb	wzr, [x22]
 184:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x80>
 188:	add	x1, x0, #0xd0
 18c:	add	x21, x0, #0x8
 190:	add	x0, x0, #0x110
 194:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 198:	mov	x0, x21
 19c:	mov	w20, #0x0                   	// #0
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1a4:	mov	w0, w20
 1a8:	ldp	x19, x20, [sp, #16]
 1ac:	ldp	x21, x22, [sp, #32]
 1b0:	ldp	x29, x30, [sp], #160
 1b4:	ret
 1b8:	add	x1, x0, #0xd0
 1bc:	add	x20, x0, #0x8
 1c0:	add	x0, x0, #0x110
 1c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1c8:	mov	x0, x20
 1cc:	add	x20, sp, #0x80
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d4:	ldp	x1, x2, [x19, #272]
 1d8:	mov	x8, x20
 1dc:	ldr	x0, [x21, #104]
 1e0:	add	x2, x1, x2
 1e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1e8:	ldr	x0, [sp, #136]
 1ec:	cbz	x0, 604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>
 1f0:	ldr	x2, [sp, #128]
 1f4:	add	x19, sp, #0x60
 1f8:	mov	x1, x19
 1fc:	mov	x0, x21
 200:	ldrb	w2, [x2]
 204:	strb	w2, [sp, #96]
 208:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 20c:	ldr	x1, [sp, #136]
 210:	cmp	x1, #0x1
 214:	b.eq	44c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x44c>  // b.none
 218:	ldrb	w0, [x22]
 21c:	cbnz	w0, 3a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3a4>
 220:	ldr	x0, [sp, #128]
 224:	add	x20, x20, #0x10
 228:	cmp	x0, x20
 22c:	b.eq	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>  // b.none
 230:	bl	0 <_ZdlPv>
 234:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 238:	add	x1, x0, #0xd0
 23c:	add	x20, x0, #0x8
 240:	add	x0, x0, #0x110
 244:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 248:	mov	x0, x20
 24c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 250:	ldrb	w0, [x22]
 254:	cbnz	w0, 470 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x470>
 258:	ldp	x1, x2, [x19, #272]
 25c:	add	x22, sp, #0x60
 260:	ldr	x0, [x21, #104]
 264:	mov	x8, x22
 268:	add	x2, x1, x2
 26c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 270:	ldr	x2, [sp, #104]
 274:	cbz	x2, 604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>
 278:	ldr	x1, [sp, #96]
 27c:	add	x20, sp, #0x80
 280:	ldr	x0, [x21, #104]
 284:	add	x2, x1, x2
 288:	mov	x8, x20
 28c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 290:	ldr	x1, [sp, #128]
 294:	add	x2, x20, #0x10
 298:	ldr	x0, [sp, #96]
 29c:	cmp	x1, x2
 2a0:	b.eq	48c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x48c>  // b.none
 2a4:	add	x2, x22, #0x10
 2a8:	cmp	x0, x2
 2ac:	ldp	x3, x2, [sp, #136]
 2b0:	stp	x1, x3, [sp, #96]
 2b4:	b.eq	3c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3c0>  // b.none
 2b8:	ldr	x1, [sp, #112]
 2bc:	str	x2, [sp, #112]
 2c0:	cbz	x0, 3c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3c4>
 2c4:	str	x0, [sp, #128]
 2c8:	str	x1, [sp, #144]
 2cc:	str	xzr, [sp, #136]
 2d0:	add	x20, x20, #0x10
 2d4:	strb	wzr, [x0]
 2d8:	ldr	x0, [sp, #128]
 2dc:	cmp	x0, x20
 2e0:	b.eq	2e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2e8>  // b.none
 2e4:	bl	0 <_ZdlPv>
 2e8:	add	x21, x21, #0x18
 2ec:	ldp	x0, x1, [x21, #8]
 2f0:	cmp	x0, x1
 2f4:	b.eq	4b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4b8>  // b.none
 2f8:	add	x1, x0, #0x10
 2fc:	mov	w3, #0x0                   	// #0
 300:	ldr	x2, [sp, #104]
 304:	str	x1, [x0]
 308:	ldr	x1, [sp, #96]
 30c:	add	x2, x1, x2
 310:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 314:	ldr	x0, [x21, #8]
 318:	add	x0, x0, #0x20
 31c:	str	x0, [x21, #8]
 320:	ldr	x0, [sp, #96]
 324:	add	x22, x22, #0x10
 328:	cmp	x0, x22
 32c:	b.eq	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>  // b.none
 330:	bl	0 <_ZdlPv>
 334:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 338:	add	x1, x0, #0xd0
 33c:	add	x20, x0, #0x8
 340:	add	x0, x0, #0x110
 344:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 348:	mov	x0, x20
 34c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 350:	ldrb	w0, [x22]
 354:	cbnz	w0, 4cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4cc>
 358:	ldp	x1, x2, [x19, #272]
 35c:	mov	w3, #0x0                   	// #0
 360:	ldr	x0, [x21, #104]
 364:	add	x2, x1, x2
 368:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 36c:	ands	w2, w0, #0xffff
 370:	ubfx	x0, x0, #16, #8
 374:	mvn	w1, w0
 378:	and	w1, w1, #0x1
 37c:	csel	w1, w1, wzr, eq  // eq = none
 380:	cbnz	w1, 604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>
 384:	ldrb	w1, [x21, #98]
 388:	mov	w20, #0x1                   	// #1
 38c:	ldrh	w3, [x21, #96]
 390:	orr	w0, w1, w0
 394:	strb	w0, [x21, #98]
 398:	orr	w0, w2, w3
 39c:	strh	w0, [x21, #96]
 3a0:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 3a4:	ldrb	w2, [x22, #1]
 3a8:	mov	x1, x19
 3ac:	mov	x0, x21
 3b0:	strb	w2, [sp, #96]
 3b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3b8:	strb	wzr, [x22]
 3bc:	b	220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x220>
 3c0:	str	x2, [sp, #112]
 3c4:	add	x0, x20, #0x10
 3c8:	str	x0, [sp, #128]
 3cc:	b	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 3d0:	str	x25, [sp, #64]
 3d4:	add	x25, x19, #0xd0
 3d8:	mov	x1, x25
 3dc:	stp	x23, x24, [sp, #48]
 3e0:	add	x24, x19, #0x110
 3e4:	mov	x0, x24
 3e8:	add	x23, x19, #0x8
 3ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 3f0:	mov	x0, x23
 3f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f8:	ldrb	w20, [x22]
 3fc:	cbnz	w20, 4f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4f4>
 400:	ldr	w0, [x19]
 404:	tbnz	w0, #4, 540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x540>
 408:	ldr	w0, [x19, #152]
 40c:	cmp	w0, #0xb
 410:	b.ne	60c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x60c>  // b.any
 414:	mov	x1, x25
 418:	mov	x0, x24
 41c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 420:	mov	x0, x23
 424:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 428:	ldrb	w0, [x22]
 42c:	cbnz	w0, 590 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x590>
 430:	mov	w0, #0x1                   	// #1
 434:	strb	w0, [x22]
 438:	mov	w0, #0x2d                  	// #45
 43c:	strb	w0, [x22, #1]
 440:	ldp	x23, x24, [sp, #48]
 444:	ldr	x25, [sp, #64]
 448:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 44c:	ldrb	w2, [x22]
 450:	ldr	x0, [sp, #128]
 454:	stp	x23, x24, [sp, #48]
 458:	ldrb	w23, [x0]
 45c:	cbnz	w2, 558 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x558>
 460:	strb	w1, [x22]
 464:	strb	w23, [x22, #1]
 468:	ldp	x23, x24, [sp, #48]
 46c:	b	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x224>
 470:	ldrb	w2, [x22, #1]
 474:	add	x1, sp, #0x80
 478:	mov	x0, x21
 47c:	strb	w2, [sp, #128]
 480:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 484:	strb	wzr, [x22]
 488:	b	258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x258>
 48c:	ldr	x2, [sp, #136]
 490:	cbz	x2, 4a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4a8>
 494:	cmp	x2, #0x1
 498:	b.eq	5a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5a8>  // b.none
 49c:	bl	0 <memcpy>
 4a0:	ldr	x0, [sp, #96]
 4a4:	ldr	x2, [sp, #136]
 4a8:	str	x2, [sp, #104]
 4ac:	strb	wzr, [x0, x2]
 4b0:	ldr	x0, [sp, #128]
 4b4:	b	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 4b8:	mov	x1, x0
 4bc:	mov	x2, x22
 4c0:	mov	x0, x21
 4c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4c8:	b	320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x320>
 4cc:	ldrb	w2, [x22, #1]
 4d0:	add	x1, sp, #0x80
 4d4:	mov	x0, x21
 4d8:	strb	w2, [sp, #128]
 4dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4e0:	strb	wzr, [x22]
 4e4:	b	358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x358>
 4e8:	add	x2, sp, #0x58
 4ec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4f0:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 4f4:	mov	x0, x19
 4f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4fc:	ands	w1, w0, #0xff
 500:	b.eq	574 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x574>  // b.none
 504:	ldr	x0, [x19, #272]
 508:	ldrb	w3, [x22, #1]
 50c:	ldrb	w2, [x0]
 510:	cmp	w3, w2
 514:	b.hi	60c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x60c>  // b.pmore
 518:	add	x0, x21, #0x30
 51c:	mov	w20, w1
 520:	add	x1, sp, #0x80
 524:	strb	w3, [sp, #128]
 528:	strb	w2, [sp, #129]
 52c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 530:	strb	wzr, [x22]
 534:	ldp	x23, x24, [sp, #48]
 538:	ldr	x25, [sp, #64]
 53c:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 540:	mov	w0, #0x2d01                	// #11521
 544:	strh	w0, [x22]
 548:	mov	w20, #0x1                   	// #1
 54c:	ldp	x23, x24, [sp, #48]
 550:	ldr	x25, [sp, #64]
 554:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 558:	ldrb	w2, [x22, #1]
 55c:	mov	x0, x21
 560:	mov	x1, x19
 564:	strb	w2, [sp, #96]
 568:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 56c:	ldr	x0, [sp, #128]
 570:	b	464 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x464>
 574:	ldr	w0, [x19, #152]
 578:	cmp	w0, #0x1c
 57c:	b.eq	5bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5bc>  // b.none
 580:	cmp	w0, #0xb
 584:	b.ne	60c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x60c>  // b.any
 588:	ldrb	w0, [x22]
 58c:	cbz	w0, 430 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x430>
 590:	ldrb	w2, [x22, #1]
 594:	mov	x0, x21
 598:	add	x1, sp, #0x80
 59c:	strb	w2, [sp, #128]
 5a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5a4:	b	438 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x438>
 5a8:	ldrb	w1, [sp, #144]
 5ac:	strb	w1, [x0]
 5b0:	ldr	x0, [sp, #96]
 5b4:	ldr	x2, [sp, #136]
 5b8:	b	4a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4a8>
 5bc:	mov	x1, x25
 5c0:	mov	x0, x24
 5c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 5c8:	mov	x0, x23
 5cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5d0:	ldrb	w2, [x22, #1]
 5d4:	cmp	w2, #0x2d
 5d8:	b.hi	60c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x60c>  // b.pmore
 5dc:	mov	w3, #0x2d                  	// #45
 5e0:	add	x0, x21, #0x30
 5e4:	add	x1, sp, #0x80
 5e8:	strb	w2, [sp, #128]
 5ec:	strb	w3, [sp, #129]
 5f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5f4:	strb	wzr, [x22]
 5f8:	ldp	x23, x24, [sp, #48]
 5fc:	ldr	x25, [sp, #64]
 600:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 604:	stp	x23, x24, [sp, #48]
 608:	str	x25, [sp, #64]
 60c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	ldr	w3, [x0, #152]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	cmp	w3, #0xb
  18:	stp	x21, x22, [sp, #32]
  1c:	b.eq	188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x188>  // b.none
  20:	mov	x22, x1
  24:	mov	x21, x2
  28:	cmp	w3, #0x10
  2c:	b.eq	1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1b8>  // b.none
  30:	cmp	w3, #0x11
  34:	b.eq	2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2ac>  // b.none
  38:	cmp	w3, #0xf
  3c:	b.eq	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>  // b.none
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	ands	w20, w0, #0xff
  48:	b.ne	f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xf8>  // b.any
  4c:	ldr	w0, [x19, #152]
  50:	cmp	w0, #0x1c
  54:	b.eq	468 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x468>  // b.none
  58:	cmp	w0, #0xe
  5c:	b.ne	6e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6e8>  // b.any
  60:	add	x1, x19, #0xd0
  64:	add	x0, x19, #0x110
  68:	add	x20, x19, #0x8
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  70:	mov	x0, x20
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  78:	ldrb	w0, [x22]
  7c:	cbnz	w0, 128 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x128>
  80:	ldr	x1, [x19, #272]
  84:	mov	w3, #0x1                   	// #1
  88:	ldr	x2, [x19, #392]
  8c:	ldrb	w5, [x1]
  90:	ldr	x0, [x21, #112]
  94:	ldr	x4, [x2, #48]
  98:	ldr	x2, [x19, #280]
  9c:	ldrh	w19, [x4, x5, lsl #1]
  a0:	add	x2, x1, x2
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a8:	ands	w2, w0, #0xffff
  ac:	str	w0, [sp, #88]
  b0:	ubfx	x3, x0, #16, #8
  b4:	cset	w0, eq  // eq = none
  b8:	and	w19, w19, #0x100
  bc:	bics	wzr, w0, w3
  c0:	b.ne	6e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6e8>  // b.any
  c4:	cbnz	w19, 160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
  c8:	ldrb	w0, [x21, #98]
  cc:	ldrh	w1, [x21, #96]
  d0:	orr	w0, w0, w3
  d4:	strb	w0, [x21, #98]
  d8:	orr	w2, w2, w1
  dc:	strh	w2, [x21, #96]
  e0:	mov	w20, #0x1                   	// #1
  e4:	mov	w0, w20
  e8:	ldp	x19, x20, [sp, #16]
  ec:	ldp	x21, x22, [sp, #32]
  f0:	ldp	x29, x30, [sp], #160
  f4:	ret
  f8:	ldrb	w0, [x22]
  fc:	ldr	x1, [x19, #272]
 100:	ldrb	w19, [x1]
 104:	cbnz	w0, 270 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x270>
 108:	mov	w0, #0x1                   	// #1
 10c:	strb	w0, [x22]
 110:	strb	w19, [x22, #1]
 114:	mov	w0, w20
 118:	ldp	x19, x20, [sp, #16]
 11c:	ldp	x21, x22, [sp, #32]
 120:	ldp	x29, x30, [sp], #160
 124:	ret
 128:	ldr	x0, [x21, #104]
 12c:	ldrb	w20, [x22, #1]
 130:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 134:	ldr	x2, [x0]
 138:	mov	w1, w20
 13c:	ldr	x2, [x2, #32]
 140:	blr	x2
 144:	mov	w2, w0
 148:	add	x1, sp, #0x80
 14c:	mov	x0, x21
 150:	strb	w2, [sp, #128]
 154:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 158:	strb	wzr, [x22]
 15c:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x80>
 160:	add	x0, x21, #0x48
 164:	ldp	x1, x4, [x0, #8]
 168:	cmp	x1, x4
 16c:	b.eq	584 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x584>  // b.none
 170:	strh	w2, [x1]
 174:	mov	w20, #0x1                   	// #1
 178:	strb	w3, [x1, #2]
 17c:	add	x2, x1, #0x4
 180:	str	x2, [x0, #8]
 184:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 188:	add	x1, x0, #0xd0
 18c:	add	x21, x0, #0x8
 190:	add	x0, x0, #0x110
 194:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 198:	mov	x0, x21
 19c:	mov	w20, #0x0                   	// #0
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1a4:	mov	w0, w20
 1a8:	ldp	x19, x20, [sp, #16]
 1ac:	ldp	x21, x22, [sp, #32]
 1b0:	ldp	x29, x30, [sp], #160
 1b4:	ret
 1b8:	add	x1, x0, #0xd0
 1bc:	add	x20, x0, #0x8
 1c0:	add	x0, x0, #0x110
 1c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1c8:	mov	x0, x20
 1cc:	add	x20, sp, #0x80
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d4:	ldp	x1, x2, [x19, #272]
 1d8:	mov	x8, x20
 1dc:	ldr	x0, [x21, #112]
 1e0:	add	x2, x1, x2
 1e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1e8:	ldr	x0, [sp, #136]
 1ec:	stp	x23, x24, [sp, #48]
 1f0:	cbz	x0, 6ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6ec>
 1f4:	ldr	x0, [x21, #104]
 1f8:	add	x19, sp, #0x60
 1fc:	ldr	x1, [sp, #128]
 200:	ldrb	w23, [x1]
 204:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 208:	ldr	x2, [x0]
 20c:	mov	w1, w23
 210:	ldr	x2, [x2, #32]
 214:	blr	x2
 218:	mov	w2, w0
 21c:	mov	x1, x19
 220:	mov	x0, x21
 224:	strb	w2, [sp, #96]
 228:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 22c:	ldr	x1, [sp, #136]
 230:	cmp	x1, #0x1
 234:	b.eq	4b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4b8>  // b.none
 238:	ldrb	w0, [x22]
 23c:	cbnz	w0, 41c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x41c>
 240:	ldr	x0, [sp, #128]
 244:	add	x20, x20, #0x10
 248:	cmp	x0, x20
 24c:	b.eq	254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x254>  // b.none
 250:	bl	0 <_ZdlPv>
 254:	mov	w20, #0x1                   	// #1
 258:	mov	w0, w20
 25c:	ldp	x19, x20, [sp, #16]
 260:	ldp	x21, x22, [sp, #32]
 264:	ldp	x23, x24, [sp, #48]
 268:	ldp	x29, x30, [sp], #160
 26c:	ret
 270:	ldr	x0, [x21, #104]
 274:	stp	x23, x24, [sp, #48]
 278:	ldrb	w23, [x22, #1]
 27c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 280:	ldr	x2, [x0]
 284:	mov	w1, w23
 288:	ldr	x2, [x2, #32]
 28c:	blr	x2
 290:	mov	w2, w0
 294:	add	x1, sp, #0x80
 298:	mov	x0, x21
 29c:	strb	w2, [sp, #128]
 2a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2a4:	ldp	x23, x24, [sp, #48]
 2a8:	b	110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x110>
 2ac:	add	x1, x0, #0xd0
 2b0:	add	x20, x0, #0x8
 2b4:	add	x0, x0, #0x110
 2b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 2bc:	mov	x0, x20
 2c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2c4:	ldrb	w0, [x22]
 2c8:	cbnz	w0, 4d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d4>
 2cc:	ldp	x1, x2, [x19, #272]
 2d0:	add	x22, sp, #0x60
 2d4:	ldr	x0, [x21, #112]
 2d8:	mov	x8, x22
 2dc:	add	x2, x1, x2
 2e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2e4:	ldr	x2, [sp, #104]
 2e8:	cbz	x2, 6e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6e8>
 2ec:	ldr	x1, [sp, #96]
 2f0:	add	x20, sp, #0x80
 2f4:	ldr	x0, [x21, #112]
 2f8:	add	x2, x1, x2
 2fc:	mov	x8, x20
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 304:	ldr	x1, [sp, #128]
 308:	add	x2, x20, #0x10
 30c:	ldr	x0, [sp, #96]
 310:	cmp	x1, x2
 314:	b.eq	520 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x520>  // b.none
 318:	add	x2, x22, #0x10
 31c:	cmp	x0, x2
 320:	ldp	x3, x2, [sp, #136]
 324:	stp	x1, x3, [sp, #96]
 328:	b.eq	458 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x458>  // b.none
 32c:	ldr	x1, [sp, #112]
 330:	str	x2, [sp, #112]
 334:	cbz	x0, 45c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x45c>
 338:	str	x0, [sp, #128]
 33c:	str	x1, [sp, #144]
 340:	str	xzr, [sp, #136]
 344:	add	x20, x20, #0x10
 348:	strb	wzr, [x0]
 34c:	ldr	x0, [sp, #128]
 350:	cmp	x0, x20
 354:	b.eq	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x35c>  // b.none
 358:	bl	0 <_ZdlPv>
 35c:	add	x21, x21, #0x18
 360:	ldp	x0, x1, [x21, #8]
 364:	cmp	x0, x1
 368:	b.eq	50c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x50c>  // b.none
 36c:	add	x1, x0, #0x10
 370:	mov	w3, #0x0                   	// #0
 374:	ldr	x2, [sp, #104]
 378:	str	x1, [x0]
 37c:	ldr	x1, [sp, #96]
 380:	add	x2, x1, x2
 384:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 388:	ldr	x0, [x21, #8]
 38c:	add	x0, x0, #0x20
 390:	str	x0, [x21, #8]
 394:	ldr	x0, [sp, #96]
 398:	add	x22, x22, #0x10
 39c:	cmp	x0, x22
 3a0:	b.eq	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe0>  // b.none
 3a4:	mov	w20, #0x1                   	// #1
 3a8:	bl	0 <_ZdlPv>
 3ac:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 3b0:	add	x1, x0, #0xd0
 3b4:	add	x20, x0, #0x8
 3b8:	add	x0, x0, #0x110
 3bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 3c0:	mov	x0, x20
 3c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3c8:	ldrb	w0, [x22]
 3cc:	cbnz	w0, 54c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x54c>
 3d0:	ldp	x1, x2, [x19, #272]
 3d4:	mov	w3, #0x1                   	// #1
 3d8:	ldr	x0, [x21, #112]
 3dc:	add	x2, x1, x2
 3e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3e4:	ands	w2, w0, #0xffff
 3e8:	ubfx	x0, x0, #16, #8
 3ec:	mvn	w1, w0
 3f0:	and	w1, w1, #0x1
 3f4:	csel	w1, w1, wzr, eq  // eq = none
 3f8:	cbnz	w1, 6e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6e8>
 3fc:	ldrb	w1, [x21, #98]
 400:	mov	w20, #0x1                   	// #1
 404:	ldrh	w3, [x21, #96]
 408:	orr	w0, w1, w0
 40c:	strb	w0, [x21, #98]
 410:	orr	w0, w2, w3
 414:	strh	w0, [x21, #96]
 418:	b	114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x114>
 41c:	ldr	x0, [x21, #104]
 420:	ldrb	w23, [x22, #1]
 424:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 428:	ldr	x2, [x0]
 42c:	mov	w1, w23
 430:	ldr	x2, [x2, #32]
 434:	blr	x2
 438:	mov	w2, w0
 43c:	mov	x1, x19
 440:	mov	x0, x21
 444:	strb	w2, [sp, #96]
 448:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 44c:	strb	wzr, [x22]
 450:	ldr	x0, [sp, #128]
 454:	b	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>
 458:	str	x2, [sp, #112]
 45c:	add	x0, x20, #0x10
 460:	str	x0, [sp, #128]
 464:	b	340 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x340>
 468:	str	x25, [sp, #64]
 46c:	add	x25, x19, #0xd0
 470:	mov	x1, x25
 474:	stp	x23, x24, [sp, #48]
 478:	add	x24, x19, #0x110
 47c:	mov	x0, x24
 480:	add	x23, x19, #0x8
 484:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 488:	mov	x0, x23
 48c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 490:	ldrb	w20, [x22]
 494:	cbnz	w20, 594 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x594>
 498:	ldr	w0, [x19]
 49c:	tbz	w0, #4, 61c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x61c>
 4a0:	mov	w0, #0x2d01                	// #11521
 4a4:	strh	w0, [x22]
 4a8:	mov	w20, #0x1                   	// #1
 4ac:	ldp	x23, x24, [sp, #48]
 4b0:	ldr	x25, [sp, #64]
 4b4:	b	114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x114>
 4b8:	ldrb	w2, [x22]
 4bc:	ldr	x0, [sp, #128]
 4c0:	ldrb	w23, [x0]
 4c4:	cbnz	w2, 5e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e0>
 4c8:	strb	w1, [x22]
 4cc:	strb	w23, [x22, #1]
 4d0:	b	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>
 4d4:	ldr	x0, [x21, #104]
 4d8:	ldrb	w20, [x22, #1]
 4dc:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 4e0:	ldr	x2, [x0]
 4e4:	mov	w1, w20
 4e8:	ldr	x2, [x2, #32]
 4ec:	blr	x2
 4f0:	mov	w2, w0
 4f4:	add	x1, sp, #0x80
 4f8:	mov	x0, x21
 4fc:	strb	w2, [sp, #128]
 500:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 504:	strb	wzr, [x22]
 508:	b	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 50c:	mov	x1, x0
 510:	mov	x2, x22
 514:	mov	x0, x21
 518:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 51c:	b	394 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x394>
 520:	ldr	x2, [sp, #136]
 524:	cbz	x2, 53c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x53c>
 528:	cmp	x2, #0x1
 52c:	b.eq	68c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x68c>  // b.none
 530:	bl	0 <memcpy>
 534:	ldr	x0, [sp, #96]
 538:	ldr	x2, [sp, #136]
 53c:	str	x2, [sp, #104]
 540:	strb	wzr, [x0, x2]
 544:	ldr	x0, [sp, #128]
 548:	b	340 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x340>
 54c:	ldr	x0, [x21, #104]
 550:	ldrb	w20, [x22, #1]
 554:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 558:	ldr	x2, [x0]
 55c:	mov	w1, w20
 560:	ldr	x2, [x2, #32]
 564:	blr	x2
 568:	mov	w2, w0
 56c:	add	x1, sp, #0x80
 570:	mov	x0, x21
 574:	strb	w2, [sp, #128]
 578:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 57c:	strb	wzr, [x22]
 580:	b	3d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d0>
 584:	add	x2, sp, #0x58
 588:	mov	w20, #0x1                   	// #1
 58c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 590:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 594:	mov	x0, x19
 598:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 59c:	ands	w1, w0, #0xff
 5a0:	b.eq	660 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x660>  // b.none
 5a4:	ldr	x0, [x19, #272]
 5a8:	ldrb	w3, [x22, #1]
 5ac:	ldrb	w2, [x0]
 5b0:	cmp	w3, w2
 5b4:	b.hi	6f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6f0>  // b.pmore
 5b8:	add	x0, x21, #0x30
 5bc:	mov	w20, w1
 5c0:	add	x1, sp, #0x80
 5c4:	strb	w3, [sp, #128]
 5c8:	strb	w2, [sp, #129]
 5cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5d0:	strb	wzr, [x22]
 5d4:	ldp	x23, x24, [sp, #48]
 5d8:	ldr	x25, [sp, #64]
 5dc:	b	114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x114>
 5e0:	ldr	x0, [x21, #104]
 5e4:	ldrb	w24, [x22, #1]
 5e8:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 5ec:	ldr	x2, [x0]
 5f0:	mov	w1, w24
 5f4:	ldr	x2, [x2, #32]
 5f8:	blr	x2
 5fc:	mov	w2, w0
 600:	mov	x1, x19
 604:	mov	x0, x21
 608:	strb	w2, [sp, #96]
 60c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 610:	strb	w23, [x22, #1]
 614:	ldr	x0, [sp, #128]
 618:	b	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>
 61c:	ldr	w0, [x19, #152]
 620:	cmp	w0, #0xb
 624:	b.ne	6f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6f0>  // b.any
 628:	mov	x1, x25
 62c:	mov	x0, x24
 630:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 634:	mov	x0, x23
 638:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 63c:	ldrb	w0, [x22]
 640:	cbnz	w0, 67c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x67c>
 644:	mov	w0, #0x1                   	// #1
 648:	strb	w0, [x22]
 64c:	mov	w0, #0x2d                  	// #45
 650:	strb	w0, [x22, #1]
 654:	ldp	x23, x24, [sp, #48]
 658:	ldr	x25, [sp, #64]
 65c:	b	114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x114>
 660:	ldr	w0, [x19, #152]
 664:	cmp	w0, #0x1c
 668:	b.eq	6a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6a0>  // b.none
 66c:	cmp	w0, #0xb
 670:	b.ne	6f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6f0>  // b.any
 674:	ldrb	w0, [x22]
 678:	cbz	w0, 644 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x644>
 67c:	ldrb	w1, [x22, #1]
 680:	mov	x0, x21
 684:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 688:	b	64c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x64c>
 68c:	ldrb	w1, [sp, #144]
 690:	strb	w1, [x0]
 694:	ldr	x0, [sp, #96]
 698:	ldr	x2, [sp, #136]
 69c:	b	53c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x53c>
 6a0:	mov	x1, x25
 6a4:	mov	x0, x24
 6a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 6ac:	mov	x0, x23
 6b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 6b4:	ldrb	w2, [x22, #1]
 6b8:	cmp	w2, #0x2d
 6bc:	b.hi	6f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6f0>  // b.pmore
 6c0:	mov	w3, #0x2d                  	// #45
 6c4:	add	x0, x21, #0x30
 6c8:	add	x1, sp, #0x80
 6cc:	strb	w2, [sp, #128]
 6d0:	strb	w3, [sp, #129]
 6d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 6d8:	strb	wzr, [x22]
 6dc:	ldp	x23, x24, [sp, #48]
 6e0:	ldr	x25, [sp, #64]
 6e4:	b	114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x114>
 6e8:	stp	x23, x24, [sp, #48]
 6ec:	str	x25, [sp, #64]
 6f0:	bl	0 <abort>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0x1ffffffffffffff     	// #144115188075855871
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	ldr	x23, [x0]
  14:	str	x27, [sp, #80]
  18:	ldr	x27, [x0, #8]
  1c:	stp	x19, x20, [sp, #16]
  20:	stp	x21, x22, [sp, #32]
  24:	stp	x25, x26, [sp, #64]
  28:	mov	x26, x1
  2c:	sub	x1, x27, x23
  30:	cmp	x3, x1, asr #6
  34:	b.eq	2ec <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2ec>  // b.none
  38:	mov	x24, x0
  3c:	mov	x19, x2
  40:	asr	x0, x1, #6
  44:	sub	x21, x26, x23
  48:	cbz	x0, 2c8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2c8>
  4c:	cmp	x0, x0, lsl #1
  50:	mov	x25, #0x7fffffffffffffc0    	// #9223372036854775744
  54:	lsl	x0, x0, #1
  58:	b.ls	290 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x290>  // b.plast
  5c:	mov	x0, x25
  60:	bl	0 <_Znwm>
  64:	mov	x3, x19
  68:	mov	x22, x0
  6c:	add	x2, x22, x21
  70:	add	x25, x0, x25
  74:	add	x20, x0, #0x40
  78:	add	x0, x2, #0x10
  7c:	str	x0, [x22, x21]
  80:	ldr	x0, [x3], #16
  84:	cmp	x0, x3
  88:	b.eq	2bc <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2bc>  // b.none
  8c:	str	x0, [x22, x21]
  90:	ldr	x0, [x19, #16]
  94:	str	x0, [x2, #16]
  98:	mov	x1, x19
  9c:	str	x3, [x19]
  a0:	strb	wzr, [x19, #16]
  a4:	add	x0, x2, #0x30
  a8:	ldr	x3, [x19, #8]
  ac:	str	x3, [x2, #8]
  b0:	ldr	x4, [x1, #32]!
  b4:	str	xzr, [x19, #8]
  b8:	str	x0, [x2, #32]
  bc:	add	x3, x19, #0x30
  c0:	cmp	x4, x3
  c4:	b.eq	2d0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2d0>  // b.none
  c8:	ldr	x0, [x1, #16]
  cc:	str	x4, [x2, #32]
  d0:	str	x0, [x2, #48]
  d4:	ldr	x0, [x19, #40]
  d8:	stp	x3, xzr, [x19, #32]
  dc:	cmp	x26, x23
  e0:	str	x0, [x2, #40]
  e4:	strb	wzr, [x19, #48]
  e8:	b.eq	1a0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1a0>  // b.none
  ec:	add	x21, x23, #0x10
  f0:	mov	x20, x22
  f4:	mov	x19, x23
  f8:	b	134 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x134>
  fc:	str	x1, [x20, #32]
 100:	ldr	x0, [x19, #48]
 104:	str	x0, [x20, #48]
 108:	ldr	x0, [x19]
 10c:	ldr	x1, [x19, #40]
 110:	str	x1, [x20, #40]
 114:	cmp	x21, x0
 118:	b.eq	120 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x120>  // b.none
 11c:	bl	0 <_ZdlPv>
 120:	add	x19, x19, #0x40
 124:	add	x20, x20, #0x40
 128:	cmp	x26, x19
 12c:	add	x21, x21, #0x40
 130:	b.eq	194 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x194>  // b.none
 134:	add	x0, x20, #0x10
 138:	str	x0, [x20]
 13c:	ldr	x0, [x19]
 140:	cmp	x0, x21
 144:	b.eq	188 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x188>  // b.none
 148:	str	x0, [x20]
 14c:	ldr	x0, [x19, #16]
 150:	str	x0, [x20, #16]
 154:	ldr	x0, [x19, #8]
 158:	str	x0, [x20, #8]
 15c:	stp	x21, xzr, [x19]
 160:	add	x2, x20, #0x30
 164:	add	x0, x19, #0x30
 168:	strb	wzr, [x19, #16]
 16c:	str	x2, [x20, #32]
 170:	ldr	x1, [x19, #32]
 174:	cmp	x1, x0
 178:	b.ne	fc <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0xfc>  // b.any
 17c:	ldp	x0, x1, [x19, #48]
 180:	stp	x0, x1, [x20, #48]
 184:	b	108 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x108>
 188:	ldp	x0, x1, [x19, #16]
 18c:	stp	x0, x1, [x20, #16]
 190:	b	154 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x154>
 194:	sub	x20, x26, x23
 198:	add	x20, x20, #0x40
 19c:	add	x20, x22, x20
 1a0:	cmp	x26, x27
 1a4:	b.eq	260 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x260>  // b.none
 1a8:	add	x2, x26, #0x10
 1ac:	mov	x4, x26
 1b0:	mov	x3, x20
 1b4:	b	214 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x214>
 1b8:	ldr	x1, [x2]
 1bc:	str	x0, [x3]
 1c0:	str	x1, [x3, #16]
 1c4:	ldur	x1, [x2, #-8]
 1c8:	add	x0, x3, #0x30
 1cc:	ldr	x6, [x2, #16]
 1d0:	stp	x2, xzr, [x2, #-16]
 1d4:	add	x5, x4, #0x30
 1d8:	strb	wzr, [x2]
 1dc:	cmp	x6, x5
 1e0:	str	x1, [x3, #8]
 1e4:	str	x0, [x3, #32]
 1e8:	b.eq	234 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x234>  // b.none
 1ec:	ldr	x0, [x2, #32]
 1f0:	str	x0, [x3, #48]
 1f4:	ldr	x0, [x2, #24]
 1f8:	str	x6, [x3, #32]
 1fc:	str	x0, [x3, #40]
 200:	add	x4, x4, #0x40
 204:	cmp	x4, x27
 208:	add	x2, x2, #0x40
 20c:	add	x3, x3, #0x40
 210:	b.eq	258 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x258>  // b.none
 214:	ldur	x0, [x2, #-16]
 218:	add	x1, x3, #0x10
 21c:	str	x1, [x3]
 220:	cmp	x2, x0
 224:	b.ne	1b8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1b8>  // b.any
 228:	ldp	x0, x1, [x2]
 22c:	stp	x0, x1, [x3, #16]
 230:	b	1c4 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1c4>
 234:	ldp	x0, x1, [x2, #32]
 238:	stp	x0, x1, [x3, #48]
 23c:	add	x4, x4, #0x40
 240:	ldr	x0, [x2, #24]
 244:	str	x0, [x3, #40]
 248:	cmp	x4, x27
 24c:	add	x2, x2, #0x40
 250:	add	x3, x3, #0x40
 254:	b.ne	214 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x214>  // b.any
 258:	sub	x4, x4, x26
 25c:	add	x20, x20, x4
 260:	cbz	x23, 26c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x26c>
 264:	mov	x0, x23
 268:	bl	0 <_ZdlPv>
 26c:	ldr	x27, [sp, #80]
 270:	stp	x22, x20, [x24]
 274:	str	x25, [x24, #16]
 278:	ldp	x19, x20, [sp, #16]
 27c:	ldp	x21, x22, [sp, #32]
 280:	ldp	x23, x24, [sp, #48]
 284:	ldp	x25, x26, [sp, #64]
 288:	ldp	x29, x30, [sp], #96
 28c:	ret
 290:	cbnz	x0, 2dc <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2dc>
 294:	mov	x3, x19
 298:	mov	x22, #0x0                   	// #0
 29c:	add	x2, x22, x21
 2a0:	mov	x20, #0x40                  	// #64
 2a4:	add	x0, x2, #0x10
 2a8:	str	x0, [x22, x21]
 2ac:	ldr	x0, [x3], #16
 2b0:	mov	x25, #0x0                   	// #0
 2b4:	cmp	x0, x3
 2b8:	b.ne	8c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x8c>  // b.any
 2bc:	ldp	x0, x1, [x19, #16]
 2c0:	stp	x0, x1, [x2, #16]
 2c4:	b	98 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x98>
 2c8:	mov	x25, #0x40                  	// #64
 2cc:	b	5c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x5c>
 2d0:	ldp	x0, x1, [x19, #48]
 2d4:	stp	x0, x1, [x2, #48]
 2d8:	b	d4 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0xd4>
 2dc:	cmp	x0, x3
 2e0:	csel	x0, x0, x3, ls  // ls = plast
 2e4:	lsl	x25, x0, #6
 2e8:	b	5c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x5c>
 2ec:	adrp	x0, 0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 2f0:	add	x0, x0, #0x0
 2f4:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_>:
   0:	mov	x2, x1
   4:	mov	x3, x0
   8:	ldp	x1, x4, [x0, #8]
   c:	cmp	x1, x4
  10:	b.eq	c4 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0xc4>  // b.none
  14:	mov	x0, x2
  18:	add	x4, x1, #0x10
  1c:	str	x4, [x1]
  20:	ldr	x4, [x0], #16
  24:	cmp	x4, x0
  28:	b.eq	90 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0x90>  // b.none
  2c:	ldr	x5, [x2, #16]
  30:	str	x4, [x1]
  34:	str	x5, [x1, #16]
  38:	ldr	x4, [x2, #8]
  3c:	str	x4, [x1, #8]
  40:	mov	x4, x2
  44:	stp	x0, xzr, [x2]
  48:	add	x0, x1, #0x30
  4c:	strb	wzr, [x2, #16]
  50:	add	x5, x2, #0x30
  54:	str	x0, [x1, #32]
  58:	ldr	x0, [x4, #32]!
  5c:	cmp	x0, x5
  60:	b.eq	9c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0x9c>  // b.none
  64:	str	x0, [x1, #32]
  68:	ldr	x4, [x4, #16]
  6c:	str	x4, [x1, #48]
  70:	ldr	x0, [x2, #40]
  74:	str	x0, [x1, #40]
  78:	strb	wzr, [x2, #48]
  7c:	ldr	x0, [x3, #8]
  80:	stp	x5, xzr, [x2, #32]
  84:	add	x0, x0, #0x40
  88:	str	x0, [x3, #8]
  8c:	ret
  90:	ldp	x4, x5, [x2, #16]
  94:	stp	x4, x5, [x1, #16]
  98:	b	38 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0x38>
  9c:	ldr	x0, [x2, #40]
  a0:	str	x0, [x1, #40]
  a4:	ldp	x6, x7, [x2, #48]
  a8:	stp	x6, x7, [x1, #48]
  ac:	strb	wzr, [x2, #48]
  b0:	ldr	x0, [x3, #8]
  b4:	stp	x5, xzr, [x2, #32]
  b8:	add	x0, x0, #0x40
  bc:	str	x0, [x3, #8]
  c0:	ret
  c4:	b	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>:
   0:	stp	x29, x30, [sp, #-256]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	and	w26, w2, #0xff
  1c:	cmp	w26, w1, uxtb
  20:	str	x27, [sp, #80]
  24:	b.cc	300 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x300>  // b.lo, b.ul, b.last
  28:	add	x20, sp, #0xa0
  2c:	mov	x25, x0
  30:	add	x3, x20, #0x10
  34:	and	w2, w1, #0xff
  38:	mov	x0, x20
  3c:	mov	x1, #0x1                   	// #1
  40:	str	x3, [sp, #160]
  44:	add	x19, sp, #0xc0
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  4c:	add	x24, x25, #0x30
  50:	ldr	x0, [x25, #104]
  54:	ldp	x22, x23, [sp, #160]
  58:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  5c:	str	x23, [sp, #128]
  60:	add	x1, x19, #0x10
  64:	str	x1, [sp, #192]
  68:	mov	x27, x0
  6c:	cmp	x23, #0xf
  70:	b.hi	2b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x2b0>  // b.pmore
  74:	cmp	x23, #0x1
  78:	b.ne	25c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x25c>  // b.any
  7c:	ldrb	w0, [x22]
  80:	add	x21, sp, #0x80
  84:	strb	w0, [sp, #208]
  88:	str	x23, [sp, #200]
  8c:	add	x22, sp, #0x60
  90:	strb	wzr, [x1, x23]
  94:	mov	x0, x27
  98:	mov	x8, x22
  9c:	ldr	x2, [x27]
  a0:	ldr	x3, [x2, #24]
  a4:	ldp	x1, x2, [sp, #192]
  a8:	add	x2, x1, x2
  ac:	blr	x3
  b0:	ldr	x0, [sp, #192]
  b4:	add	x1, x19, #0x10
  b8:	cmp	x0, x1
  bc:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xc4>  // b.none
  c0:	bl	0 <_ZdlPv>
  c4:	ldr	x0, [sp, #160]
  c8:	add	x1, x20, #0x10
  cc:	cmp	x0, x1
  d0:	b.eq	d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xd8>  // b.none
  d4:	bl	0 <_ZdlPv>
  d8:	add	x3, x20, #0x10
  dc:	mov	w2, w26
  e0:	mov	x1, #0x1                   	// #1
  e4:	mov	x0, x20
  e8:	str	x3, [sp, #160]
  ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  f0:	ldr	x0, [x25, #104]
  f4:	ldp	x26, x23, [sp, #160]
  f8:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  fc:	str	x23, [sp, #128]
 100:	add	x1, x19, #0x10
 104:	str	x1, [sp, #192]
 108:	mov	x25, x0
 10c:	cmp	x23, #0xf
 110:	b.hi	27c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x27c>  // b.pmore
 114:	cmp	x23, #0x1
 118:	b.ne	270 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x270>  // b.any
 11c:	ldrb	w2, [x26]
 120:	mov	x0, x1
 124:	strb	w2, [sp, #208]
 128:	str	x23, [sp, #200]
 12c:	mov	x8, x21
 130:	strb	wzr, [x0, x23]
 134:	mov	x0, x25
 138:	ldr	x2, [x25]
 13c:	ldr	x3, [x2, #24]
 140:	ldp	x1, x2, [sp, #192]
 144:	add	x2, x1, x2
 148:	blr	x3
 14c:	ldr	x0, [sp, #192]
 150:	add	x1, x19, #0x10
 154:	cmp	x0, x1
 158:	b.eq	160 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x160>  // b.none
 15c:	bl	0 <_ZdlPv>
 160:	ldr	x0, [sp, #160]
 164:	add	x20, x20, #0x10
 168:	cmp	x0, x20
 16c:	b.eq	174 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x174>  // b.none
 170:	bl	0 <_ZdlPv>
 174:	ldr	x0, [sp, #96]
 178:	add	x1, x19, #0x10
 17c:	str	x1, [sp, #192]
 180:	add	x1, x22, #0x10
 184:	cmp	x0, x1
 188:	b.eq	2e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x2e8>  // b.none
 18c:	ldr	x1, [sp, #112]
 190:	str	x0, [sp, #192]
 194:	str	x1, [sp, #208]
 198:	ldr	x3, [sp, #104]
 19c:	add	x0, x22, #0x10
 1a0:	ldr	x1, [sp, #128]
 1a4:	add	x2, x19, #0x30
 1a8:	stp	x0, xzr, [sp, #96]
 1ac:	add	x0, x21, #0x10
 1b0:	cmp	x1, x0
 1b4:	strb	wzr, [sp, #112]
 1b8:	str	x3, [sp, #200]
 1bc:	str	x2, [sp, #224]
 1c0:	b.eq	2f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x2f4>  // b.none
 1c4:	ldr	x0, [sp, #144]
 1c8:	str	x1, [sp, #224]
 1cc:	str	x0, [sp, #240]
 1d0:	ldr	x2, [sp, #136]
 1d4:	add	x3, x21, #0x10
 1d8:	mov	x0, x24
 1dc:	mov	x1, x19
 1e0:	stp	x3, xzr, [sp, #128]
 1e4:	strb	wzr, [sp, #144]
 1e8:	str	x2, [sp, #232]
 1ec:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
 1f0:	ldr	x0, [sp, #224]
 1f4:	add	x1, x19, #0x30
 1f8:	cmp	x0, x1
 1fc:	b.eq	204 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x204>  // b.none
 200:	bl	0 <_ZdlPv>
 204:	ldr	x0, [sp, #192]
 208:	add	x19, x19, #0x10
 20c:	cmp	x0, x19
 210:	b.eq	218 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x218>  // b.none
 214:	bl	0 <_ZdlPv>
 218:	ldr	x0, [sp, #128]
 21c:	add	x21, x21, #0x10
 220:	cmp	x0, x21
 224:	b.eq	22c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x22c>  // b.none
 228:	bl	0 <_ZdlPv>
 22c:	ldr	x0, [sp, #96]
 230:	add	x22, x22, #0x10
 234:	cmp	x0, x22
 238:	b.eq	240 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x240>  // b.none
 23c:	bl	0 <_ZdlPv>
 240:	ldp	x19, x20, [sp, #16]
 244:	ldp	x21, x22, [sp, #32]
 248:	ldp	x23, x24, [sp, #48]
 24c:	ldp	x25, x26, [sp, #64]
 250:	ldr	x27, [sp, #80]
 254:	ldp	x29, x30, [sp], #256
 258:	ret
 25c:	add	x21, sp, #0x80
 260:	cbz	x23, 88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x88>
 264:	mov	x0, x1
 268:	add	x21, sp, #0x80
 26c:	b	2d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x2d0>
 270:	mov	x0, x1
 274:	cbz	x23, 128 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x128>
 278:	b	298 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x298>
 27c:	mov	x1, x21
 280:	mov	x0, x19
 284:	mov	x2, #0x0                   	// #0
 288:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 28c:	ldr	x1, [sp, #128]
 290:	str	x0, [sp, #192]
 294:	str	x1, [sp, #208]
 298:	mov	x2, x23
 29c:	mov	x1, x26
 2a0:	bl	0 <memcpy>
 2a4:	ldr	x23, [sp, #128]
 2a8:	ldr	x0, [sp, #192]
 2ac:	b	128 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x128>
 2b0:	add	x21, sp, #0x80
 2b4:	mov	x0, x19
 2b8:	mov	x1, x21
 2bc:	mov	x2, #0x0                   	// #0
 2c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 2c4:	str	x0, [sp, #192]
 2c8:	ldr	x1, [sp, #128]
 2cc:	str	x1, [sp, #208]
 2d0:	mov	x2, x23
 2d4:	mov	x1, x22
 2d8:	bl	0 <memcpy>
 2dc:	ldr	x23, [sp, #128]
 2e0:	ldr	x1, [sp, #192]
 2e4:	b	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x88>
 2e8:	ldp	x0, x1, [sp, #112]
 2ec:	stp	x0, x1, [sp, #208]
 2f0:	b	198 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x198>
 2f4:	ldp	x0, x1, [sp, #144]
 2f8:	stp	x0, x1, [sp, #240]
 2fc:	b	1d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x1d0>
 300:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-176]!
   4:	mov	x29, sp
   8:	ldr	w3, [x0, #152]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	cmp	w3, #0xb
  18:	stp	x21, x22, [sp, #32]
  1c:	b.eq	188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x188>  // b.none
  20:	mov	x22, x1
  24:	mov	x21, x2
  28:	cmp	w3, #0x10
  2c:	b.eq	1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1b8>  // b.none
  30:	cmp	w3, #0x11
  34:	b.eq	238 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x238>  // b.none
  38:	cmp	w3, #0xf
  3c:	b.eq	3d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d8>  // b.none
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	ands	w20, w0, #0xff
  48:	b.ne	fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>  // b.any
  4c:	ldr	w0, [x19, #152]
  50:	cmp	w0, #0x1c
  54:	b.eq	470 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x470>  // b.none
  58:	cmp	w0, #0xe
  5c:	b.ne	690 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x690>  // b.any
  60:	add	x1, x19, #0xd0
  64:	add	x0, x19, #0x110
  68:	add	x20, x19, #0x8
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  70:	mov	x0, x20
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  78:	ldrb	w0, [x22]
  7c:	cbnz	w0, 16c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x16c>
  80:	ldr	x1, [x19, #272]
  84:	mov	w3, #0x0                   	// #0
  88:	ldr	x2, [x19, #392]
  8c:	ldrb	w5, [x1]
  90:	ldr	x0, [x21, #112]
  94:	ldr	x4, [x2, #48]
  98:	ldr	x2, [x19, #280]
  9c:	ldrh	w19, [x4, x5, lsl #1]
  a0:	add	x2, x1, x2
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a8:	ands	w3, w0, #0xffff
  ac:	str	w0, [sp, #112]
  b0:	ubfx	x0, x0, #16, #8
  b4:	and	w19, w19, #0x100
  b8:	mvn	w1, w0
  bc:	and	w1, w1, #0x1
  c0:	csel	w1, w1, wzr, eq  // eq = none
  c4:	cbnz	w1, 690 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x690>
  c8:	cbnz	w19, 148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>
  cc:	ldrb	w1, [x21, #98]
  d0:	ldrh	w2, [x21, #96]
  d4:	orr	w0, w1, w0
  d8:	strb	w0, [x21, #98]
  dc:	orr	w3, w3, w2
  e0:	strh	w3, [x21, #96]
  e4:	mov	w20, #0x1                   	// #1
  e8:	mov	w0, w20
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldp	x21, x22, [sp, #32]
  f4:	ldp	x29, x30, [sp], #176
  f8:	ret
  fc:	ldrb	w0, [x22]
 100:	ldr	x1, [x19, #272]
 104:	ldrb	w19, [x1]
 108:	cbnz	w0, 12c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x12c>
 10c:	mov	w0, #0x1                   	// #1
 110:	strb	w0, [x22]
 114:	strb	w19, [x22, #1]
 118:	mov	w0, w20
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldp	x21, x22, [sp, #32]
 124:	ldp	x29, x30, [sp], #176
 128:	ret
 12c:	ldrb	w2, [x22, #1]
 130:	mov	x0, x21
 134:	add	x1, sp, #0x90
 138:	strb	w2, [sp, #144]
 13c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 140:	strb	w19, [x22, #1]
 144:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x118>
 148:	add	x21, x21, #0x48
 14c:	ldp	x1, x4, [x21, #8]
 150:	cmp	x1, x4
 154:	b.eq	588 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x588>  // b.none
 158:	strh	w3, [x1]
 15c:	add	x3, x1, #0x4
 160:	strb	w0, [x1, #2]
 164:	str	x3, [x21, #8]
 168:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 16c:	ldrb	w2, [x22, #1]
 170:	add	x1, sp, #0x90
 174:	mov	x0, x21
 178:	strb	w2, [sp, #144]
 17c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 180:	strb	wzr, [x22]
 184:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x80>
 188:	add	x1, x0, #0xd0
 18c:	add	x21, x0, #0x8
 190:	add	x0, x0, #0x110
 194:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 198:	mov	x0, x21
 19c:	mov	w20, #0x0                   	// #0
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1a4:	mov	w0, w20
 1a8:	ldp	x19, x20, [sp, #16]
 1ac:	ldp	x21, x22, [sp, #32]
 1b0:	ldp	x29, x30, [sp], #176
 1b4:	ret
 1b8:	add	x1, x0, #0xd0
 1bc:	add	x20, x0, #0x8
 1c0:	add	x0, x0, #0x110
 1c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1c8:	mov	x0, x20
 1cc:	add	x20, sp, #0x90
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d4:	ldp	x1, x2, [x19, #272]
 1d8:	mov	x8, x20
 1dc:	ldr	x0, [x21, #112]
 1e0:	add	x2, x1, x2
 1e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1e8:	ldr	x0, [sp, #152]
 1ec:	cbz	x0, 690 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x690>
 1f0:	ldr	x2, [sp, #144]
 1f4:	add	x19, sp, #0x70
 1f8:	mov	x1, x19
 1fc:	mov	x0, x21
 200:	ldrb	w2, [x2]
 204:	strb	w2, [sp, #112]
 208:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 20c:	ldr	x1, [sp, #152]
 210:	cmp	x1, #0x1
 214:	b.eq	4ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4ec>  // b.none
 218:	ldrb	w0, [x22]
 21c:	cbnz	w0, 444 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x444>
 220:	ldr	x0, [sp, #144]
 224:	add	x20, x20, #0x10
 228:	cmp	x0, x20
 22c:	b.eq	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>  // b.none
 230:	bl	0 <_ZdlPv>
 234:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 238:	add	x1, x0, #0xd0
 23c:	add	x20, x0, #0x8
 240:	add	x0, x0, #0x110
 244:	stp	x23, x24, [sp, #48]
 248:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 24c:	mov	x0, x20
 250:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 254:	ldrb	w0, [x22]
 258:	cbnz	w0, 510 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x510>
 25c:	ldp	x1, x2, [x19, #272]
 260:	add	x23, sp, #0x50
 264:	ldr	x0, [x21, #112]
 268:	mov	x8, x23
 26c:	add	x2, x1, x2
 270:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 274:	ldr	x19, [sp, #88]
 278:	cbz	x19, 694 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x694>
 27c:	ldr	x24, [x21, #112]
 280:	ldr	x20, [sp, #80]
 284:	mov	x0, x24
 288:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 28c:	mov	x22, x0
 290:	tbnz	x19, #63, 680 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x680>
 294:	mov	x0, x19
 298:	bl	0 <_Znwm>
 29c:	mov	x1, x20
 2a0:	mov	x2, x19
 2a4:	mov	x20, x0
 2a8:	bl	0 <memcpy>
 2ac:	ldr	x3, [x22]
 2b0:	add	x19, x20, x19
 2b4:	mov	x2, x19
 2b8:	mov	x1, x20
 2bc:	mov	x0, x22
 2c0:	add	x22, sp, #0x70
 2c4:	ldr	x3, [x3, #40]
 2c8:	blr	x3
 2cc:	mov	x0, x24
 2d0:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 2d4:	mov	x24, x0
 2d8:	add	x0, sp, #0x90
 2dc:	mov	x2, x19
 2e0:	mov	x1, x20
 2e4:	add	x19, x0, #0x10
 2e8:	mov	w3, #0x0                   	// #0
 2ec:	str	x19, [sp, #144]
 2f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2f4:	ldr	x2, [x24]
 2f8:	mov	x0, x24
 2fc:	mov	x8, x22
 300:	ldr	x3, [x2, #24]
 304:	ldp	x1, x2, [sp, #144]
 308:	add	x2, x1, x2
 30c:	blr	x3
 310:	ldr	x0, [sp, #144]
 314:	cmp	x0, x19
 318:	b.eq	320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x320>  // b.none
 31c:	bl	0 <_ZdlPv>
 320:	mov	x0, x20
 324:	bl	0 <_ZdlPv>
 328:	ldr	x1, [sp, #112]
 32c:	add	x2, x22, #0x10
 330:	ldr	x0, [sp, #80]
 334:	cmp	x1, x2
 338:	b.eq	52c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x52c>  // b.none
 33c:	add	x2, x23, #0x10
 340:	cmp	x0, x2
 344:	ldp	x3, x2, [sp, #120]
 348:	stp	x1, x3, [sp, #80]
 34c:	b.eq	460 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x460>  // b.none
 350:	ldr	x1, [sp, #96]
 354:	str	x2, [sp, #96]
 358:	cbz	x0, 464 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x464>
 35c:	str	x0, [sp, #112]
 360:	str	x1, [sp, #128]
 364:	str	xzr, [sp, #120]
 368:	add	x22, x22, #0x10
 36c:	strb	wzr, [x0]
 370:	ldr	x0, [sp, #112]
 374:	cmp	x0, x22
 378:	b.eq	380 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x380>  // b.none
 37c:	bl	0 <_ZdlPv>
 380:	add	x21, x21, #0x18
 384:	ldp	x0, x1, [x21, #8]
 388:	cmp	x0, x1
 38c:	b.eq	558 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x558>  // b.none
 390:	add	x1, x0, #0x10
 394:	mov	w3, #0x0                   	// #0
 398:	ldr	x2, [sp, #88]
 39c:	str	x1, [x0]
 3a0:	ldr	x1, [sp, #80]
 3a4:	add	x2, x1, x2
 3a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3ac:	ldr	x0, [x21, #8]
 3b0:	add	x0, x0, #0x20
 3b4:	str	x0, [x21, #8]
 3b8:	ldr	x0, [sp, #80]
 3bc:	add	x23, x23, #0x10
 3c0:	cmp	x0, x23
 3c4:	b.eq	3cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3cc>  // b.none
 3c8:	bl	0 <_ZdlPv>
 3cc:	mov	w20, #0x1                   	// #1
 3d0:	ldp	x23, x24, [sp, #48]
 3d4:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 3d8:	add	x1, x0, #0xd0
 3dc:	add	x20, x0, #0x8
 3e0:	add	x0, x0, #0x110
 3e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 3e8:	mov	x0, x20
 3ec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f0:	ldrb	w0, [x22]
 3f4:	cbnz	w0, 56c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x56c>
 3f8:	ldp	x1, x2, [x19, #272]
 3fc:	mov	w3, #0x0                   	// #0
 400:	ldr	x0, [x21, #112]
 404:	add	x2, x1, x2
 408:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 40c:	ands	w2, w0, #0xffff
 410:	ubfx	x0, x0, #16, #8
 414:	mvn	w1, w0
 418:	and	w1, w1, #0x1
 41c:	csel	w1, w1, wzr, eq  // eq = none
 420:	cbnz	w1, 690 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x690>
 424:	ldrb	w1, [x21, #98]
 428:	mov	w20, #0x1                   	// #1
 42c:	ldrh	w3, [x21, #96]
 430:	orr	w0, w1, w0
 434:	strb	w0, [x21, #98]
 438:	orr	w0, w2, w3
 43c:	strh	w0, [x21, #96]
 440:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 444:	ldrb	w2, [x22, #1]
 448:	mov	x1, x19
 44c:	mov	x0, x21
 450:	strb	w2, [sp, #112]
 454:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 458:	strb	wzr, [x22]
 45c:	b	220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x220>
 460:	str	x2, [sp, #96]
 464:	add	x0, x22, #0x10
 468:	str	x0, [sp, #112]
 46c:	b	364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x364>
 470:	str	x25, [sp, #64]
 474:	add	x25, x19, #0xd0
 478:	mov	x1, x25
 47c:	stp	x23, x24, [sp, #48]
 480:	add	x24, x19, #0x110
 484:	mov	x0, x24
 488:	add	x23, x19, #0x8
 48c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 490:	mov	x0, x23
 494:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 498:	ldrb	w20, [x22]
 49c:	cbnz	w20, 598 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x598>
 4a0:	ldr	w0, [x19]
 4a4:	tbnz	w0, #4, 5dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5dc>
 4a8:	ldr	w0, [x19, #152]
 4ac:	cmp	w0, #0xb
 4b0:	b.ne	698 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x698>  // b.any
 4b4:	mov	x1, x25
 4b8:	mov	x0, x24
 4bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 4c0:	mov	x0, x23
 4c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4c8:	ldrb	w0, [x22]
 4cc:	cbnz	w0, 5c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5c4>
 4d0:	mov	w0, #0x1                   	// #1
 4d4:	strb	w0, [x22]
 4d8:	mov	w0, #0x2d                  	// #45
 4dc:	strb	w0, [x22, #1]
 4e0:	ldp	x23, x24, [sp, #48]
 4e4:	ldr	x25, [sp, #64]
 4e8:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 4ec:	ldrb	w2, [x22]
 4f0:	ldr	x0, [sp, #144]
 4f4:	stp	x23, x24, [sp, #48]
 4f8:	ldrb	w23, [x0]
 4fc:	cbnz	w2, 5f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5f4>
 500:	strb	w1, [x22]
 504:	strb	w23, [x22, #1]
 508:	ldp	x23, x24, [sp, #48]
 50c:	b	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x224>
 510:	ldrb	w2, [x22, #1]
 514:	add	x1, sp, #0x90
 518:	mov	x0, x21
 51c:	strb	w2, [sp, #144]
 520:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 524:	strb	wzr, [x22]
 528:	b	25c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x25c>
 52c:	ldr	x2, [sp, #120]
 530:	cbz	x2, 548 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x548>
 534:	cmp	x2, #0x1
 538:	b.eq	638 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x638>  // b.none
 53c:	bl	0 <memcpy>
 540:	ldr	x0, [sp, #80]
 544:	ldr	x2, [sp, #120]
 548:	str	x2, [sp, #88]
 54c:	strb	wzr, [x0, x2]
 550:	ldr	x0, [sp, #112]
 554:	b	364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x364>
 558:	mov	x1, x0
 55c:	mov	x2, x23
 560:	mov	x0, x21
 564:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 568:	b	3b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b8>
 56c:	ldrb	w2, [x22, #1]
 570:	add	x1, sp, #0x90
 574:	mov	x0, x21
 578:	strb	w2, [sp, #144]
 57c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 580:	strb	wzr, [x22]
 584:	b	3f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f8>
 588:	mov	x0, x21
 58c:	add	x2, sp, #0x70
 590:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 594:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 598:	mov	x0, x19
 59c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5a0:	ands	w2, w0, #0xff
 5a4:	b.ne	610 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x610>  // b.any
 5a8:	ldr	w0, [x19, #152]
 5ac:	cmp	w0, #0x1c
 5b0:	b.eq	64c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x64c>  // b.none
 5b4:	cmp	w0, #0xb
 5b8:	b.ne	698 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x698>  // b.any
 5bc:	ldrb	w0, [x22]
 5c0:	cbz	w0, 4d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d0>
 5c4:	ldrb	w2, [x22, #1]
 5c8:	mov	x0, x21
 5cc:	add	x1, sp, #0x90
 5d0:	strb	w2, [sp, #144]
 5d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5d8:	b	4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 5dc:	mov	w0, #0x2d01                	// #11521
 5e0:	strh	w0, [x22]
 5e4:	mov	w20, #0x1                   	// #1
 5e8:	ldp	x23, x24, [sp, #48]
 5ec:	ldr	x25, [sp, #64]
 5f0:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 5f4:	ldrb	w2, [x22, #1]
 5f8:	mov	x0, x21
 5fc:	mov	x1, x19
 600:	strb	w2, [sp, #112]
 604:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 608:	ldr	x0, [sp, #144]
 60c:	b	504 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x504>
 610:	ldr	x3, [x19, #272]
 614:	mov	w20, w2
 618:	ldrb	w1, [x22, #1]
 61c:	mov	x0, x21
 620:	ldrb	w2, [x3]
 624:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 628:	strb	wzr, [x22]
 62c:	ldp	x23, x24, [sp, #48]
 630:	ldr	x25, [sp, #64]
 634:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 638:	ldrb	w1, [sp, #128]
 63c:	strb	w1, [x0]
 640:	ldr	x0, [sp, #80]
 644:	ldr	x2, [sp, #120]
 648:	b	548 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x548>
 64c:	mov	x1, x25
 650:	mov	x0, x24
 654:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 658:	mov	x0, x23
 65c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 660:	ldrb	w1, [x22, #1]
 664:	mov	x0, x21
 668:	mov	w2, #0x2d                  	// #45
 66c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 670:	strb	wzr, [x22]
 674:	ldp	x23, x24, [sp, #48]
 678:	ldr	x25, [sp, #64]
 67c:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe8>
 680:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 684:	add	x0, x0, #0x0
 688:	str	x25, [sp, #64]
 68c:	bl	0 <_ZSt20__throw_length_errorPKc>
 690:	stp	x23, x24, [sp, #48]
 694:	str	x25, [sp, #64]
 698:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>:
   0:	stp	x29, x30, [sp, #-256]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	and	w26, w2, #0xff
  1c:	cmp	w26, w1, uxtb
  20:	str	x27, [sp, #80]
  24:	b.cc	300 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x300>  // b.lo, b.ul, b.last
  28:	add	x20, sp, #0xa0
  2c:	mov	x25, x0
  30:	add	x3, x20, #0x10
  34:	and	w2, w1, #0xff
  38:	mov	x0, x20
  3c:	mov	x1, #0x1                   	// #1
  40:	str	x3, [sp, #160]
  44:	add	x19, sp, #0xc0
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  4c:	add	x24, x25, #0x30
  50:	ldr	x0, [x25, #104]
  54:	ldp	x22, x23, [sp, #160]
  58:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  5c:	str	x23, [sp, #128]
  60:	add	x1, x19, #0x10
  64:	str	x1, [sp, #192]
  68:	mov	x27, x0
  6c:	cmp	x23, #0xf
  70:	b.hi	2b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x2b0>  // b.pmore
  74:	cmp	x23, #0x1
  78:	b.ne	25c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x25c>  // b.any
  7c:	ldrb	w0, [x22]
  80:	add	x21, sp, #0x80
  84:	strb	w0, [sp, #208]
  88:	str	x23, [sp, #200]
  8c:	add	x22, sp, #0x60
  90:	strb	wzr, [x1, x23]
  94:	mov	x0, x27
  98:	mov	x8, x22
  9c:	ldr	x2, [x27]
  a0:	ldr	x3, [x2, #24]
  a4:	ldp	x1, x2, [sp, #192]
  a8:	add	x2, x1, x2
  ac:	blr	x3
  b0:	ldr	x0, [sp, #192]
  b4:	add	x1, x19, #0x10
  b8:	cmp	x0, x1
  bc:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xc4>  // b.none
  c0:	bl	0 <_ZdlPv>
  c4:	ldr	x0, [sp, #160]
  c8:	add	x1, x20, #0x10
  cc:	cmp	x0, x1
  d0:	b.eq	d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xd8>  // b.none
  d4:	bl	0 <_ZdlPv>
  d8:	add	x3, x20, #0x10
  dc:	mov	w2, w26
  e0:	mov	x1, #0x1                   	// #1
  e4:	mov	x0, x20
  e8:	str	x3, [sp, #160]
  ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  f0:	ldr	x0, [x25, #104]
  f4:	ldp	x26, x23, [sp, #160]
  f8:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  fc:	str	x23, [sp, #128]
 100:	add	x1, x19, #0x10
 104:	str	x1, [sp, #192]
 108:	mov	x25, x0
 10c:	cmp	x23, #0xf
 110:	b.hi	27c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x27c>  // b.pmore
 114:	cmp	x23, #0x1
 118:	b.ne	270 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x270>  // b.any
 11c:	ldrb	w2, [x26]
 120:	mov	x0, x1
 124:	strb	w2, [sp, #208]
 128:	str	x23, [sp, #200]
 12c:	mov	x8, x21
 130:	strb	wzr, [x0, x23]
 134:	mov	x0, x25
 138:	ldr	x2, [x25]
 13c:	ldr	x3, [x2, #24]
 140:	ldp	x1, x2, [sp, #192]
 144:	add	x2, x1, x2
 148:	blr	x3
 14c:	ldr	x0, [sp, #192]
 150:	add	x1, x19, #0x10
 154:	cmp	x0, x1
 158:	b.eq	160 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x160>  // b.none
 15c:	bl	0 <_ZdlPv>
 160:	ldr	x0, [sp, #160]
 164:	add	x20, x20, #0x10
 168:	cmp	x0, x20
 16c:	b.eq	174 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x174>  // b.none
 170:	bl	0 <_ZdlPv>
 174:	ldr	x0, [sp, #96]
 178:	add	x1, x19, #0x10
 17c:	str	x1, [sp, #192]
 180:	add	x1, x22, #0x10
 184:	cmp	x0, x1
 188:	b.eq	2e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x2e8>  // b.none
 18c:	ldr	x1, [sp, #112]
 190:	str	x0, [sp, #192]
 194:	str	x1, [sp, #208]
 198:	ldr	x3, [sp, #104]
 19c:	add	x0, x22, #0x10
 1a0:	ldr	x1, [sp, #128]
 1a4:	add	x2, x19, #0x30
 1a8:	stp	x0, xzr, [sp, #96]
 1ac:	add	x0, x21, #0x10
 1b0:	cmp	x1, x0
 1b4:	strb	wzr, [sp, #112]
 1b8:	str	x3, [sp, #200]
 1bc:	str	x2, [sp, #224]
 1c0:	b.eq	2f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x2f4>  // b.none
 1c4:	ldr	x0, [sp, #144]
 1c8:	str	x1, [sp, #224]
 1cc:	str	x0, [sp, #240]
 1d0:	ldr	x2, [sp, #136]
 1d4:	add	x3, x21, #0x10
 1d8:	mov	x0, x24
 1dc:	mov	x1, x19
 1e0:	stp	x3, xzr, [sp, #128]
 1e4:	strb	wzr, [sp, #144]
 1e8:	str	x2, [sp, #232]
 1ec:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
 1f0:	ldr	x0, [sp, #224]
 1f4:	add	x1, x19, #0x30
 1f8:	cmp	x0, x1
 1fc:	b.eq	204 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x204>  // b.none
 200:	bl	0 <_ZdlPv>
 204:	ldr	x0, [sp, #192]
 208:	add	x19, x19, #0x10
 20c:	cmp	x0, x19
 210:	b.eq	218 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x218>  // b.none
 214:	bl	0 <_ZdlPv>
 218:	ldr	x0, [sp, #128]
 21c:	add	x21, x21, #0x10
 220:	cmp	x0, x21
 224:	b.eq	22c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x22c>  // b.none
 228:	bl	0 <_ZdlPv>
 22c:	ldr	x0, [sp, #96]
 230:	add	x22, x22, #0x10
 234:	cmp	x0, x22
 238:	b.eq	240 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x240>  // b.none
 23c:	bl	0 <_ZdlPv>
 240:	ldp	x19, x20, [sp, #16]
 244:	ldp	x21, x22, [sp, #32]
 248:	ldp	x23, x24, [sp, #48]
 24c:	ldp	x25, x26, [sp, #64]
 250:	ldr	x27, [sp, #80]
 254:	ldp	x29, x30, [sp], #256
 258:	ret
 25c:	add	x21, sp, #0x80
 260:	cbz	x23, 88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x88>
 264:	mov	x0, x1
 268:	add	x21, sp, #0x80
 26c:	b	2d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x2d0>
 270:	mov	x0, x1
 274:	cbz	x23, 128 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x128>
 278:	b	298 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x298>
 27c:	mov	x1, x21
 280:	mov	x0, x19
 284:	mov	x2, #0x0                   	// #0
 288:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 28c:	ldr	x1, [sp, #128]
 290:	str	x0, [sp, #192]
 294:	str	x1, [sp, #208]
 298:	mov	x2, x23
 29c:	mov	x1, x26
 2a0:	bl	0 <memcpy>
 2a4:	ldr	x23, [sp, #128]
 2a8:	ldr	x0, [sp, #192]
 2ac:	b	128 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x128>
 2b0:	add	x21, sp, #0x80
 2b4:	mov	x0, x19
 2b8:	mov	x1, x21
 2bc:	mov	x2, #0x0                   	// #0
 2c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 2c4:	str	x0, [sp, #192]
 2c8:	ldr	x1, [sp, #128]
 2cc:	str	x1, [sp, #208]
 2d0:	mov	x2, x23
 2d4:	mov	x1, x22
 2d8:	bl	0 <memcpy>
 2dc:	ldr	x23, [sp, #128]
 2e0:	ldr	x1, [sp, #192]
 2e4:	b	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x88>
 2e8:	ldp	x0, x1, [sp, #112]
 2ec:	stp	x0, x1, [sp, #208]
 2f0:	b	198 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x198>
 2f4:	ldp	x0, x1, [sp, #144]
 2f8:	stp	x0, x1, [sp, #240]
 2fc:	b	1d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x1d0>
 300:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	ldr	w3, [x0, #152]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	cmp	w3, #0xb
  18:	stp	x21, x22, [sp, #32]
  1c:	b.eq	188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x188>  // b.none
  20:	mov	x22, x1
  24:	mov	x21, x2
  28:	cmp	w3, #0x10
  2c:	b.eq	1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1b8>  // b.none
  30:	cmp	w3, #0x11
  34:	b.eq	2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2ac>  // b.none
  38:	cmp	w3, #0xf
  3c:	b.eq	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>  // b.none
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	ands	w20, w0, #0xff
  48:	b.ne	f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xf8>  // b.any
  4c:	ldr	w0, [x19, #152]
  50:	cmp	w0, #0x1c
  54:	b.eq	468 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x468>  // b.none
  58:	cmp	w0, #0xe
  5c:	b.ne	6e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6e4>  // b.any
  60:	add	x1, x19, #0xd0
  64:	add	x0, x19, #0x110
  68:	add	x20, x19, #0x8
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  70:	mov	x0, x20
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  78:	ldrb	w0, [x22]
  7c:	cbnz	w0, 128 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x128>
  80:	ldr	x1, [x19, #272]
  84:	mov	w3, #0x1                   	// #1
  88:	ldr	x2, [x19, #392]
  8c:	ldrb	w5, [x1]
  90:	ldr	x0, [x21, #112]
  94:	ldr	x4, [x2, #48]
  98:	ldr	x2, [x19, #280]
  9c:	ldrh	w19, [x4, x5, lsl #1]
  a0:	add	x2, x1, x2
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a8:	ands	w2, w0, #0xffff
  ac:	str	w0, [sp, #88]
  b0:	ubfx	x3, x0, #16, #8
  b4:	cset	w0, eq  // eq = none
  b8:	and	w19, w19, #0x100
  bc:	bics	wzr, w0, w3
  c0:	b.ne	6e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6e4>  // b.any
  c4:	cbnz	w19, 160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
  c8:	ldrb	w0, [x21, #98]
  cc:	ldrh	w1, [x21, #96]
  d0:	orr	w0, w0, w3
  d4:	strb	w0, [x21, #98]
  d8:	orr	w2, w2, w1
  dc:	strh	w2, [x21, #96]
  e0:	mov	w20, #0x1                   	// #1
  e4:	mov	w0, w20
  e8:	ldp	x19, x20, [sp, #16]
  ec:	ldp	x21, x22, [sp, #32]
  f0:	ldp	x29, x30, [sp], #160
  f4:	ret
  f8:	ldrb	w0, [x22]
  fc:	ldr	x1, [x19, #272]
 100:	ldrb	w19, [x1]
 104:	cbnz	w0, 270 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x270>
 108:	mov	w0, #0x1                   	// #1
 10c:	strb	w0, [x22]
 110:	strb	w19, [x22, #1]
 114:	mov	w0, w20
 118:	ldp	x19, x20, [sp, #16]
 11c:	ldp	x21, x22, [sp, #32]
 120:	ldp	x29, x30, [sp], #160
 124:	ret
 128:	ldr	x0, [x21, #104]
 12c:	ldrb	w20, [x22, #1]
 130:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 134:	ldr	x2, [x0]
 138:	mov	w1, w20
 13c:	ldr	x2, [x2, #32]
 140:	blr	x2
 144:	mov	w2, w0
 148:	add	x1, sp, #0x80
 14c:	mov	x0, x21
 150:	strb	w2, [sp, #128]
 154:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 158:	strb	wzr, [x22]
 15c:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x80>
 160:	add	x0, x21, #0x48
 164:	ldp	x1, x4, [x0, #8]
 168:	cmp	x1, x4
 16c:	b.eq	584 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x584>  // b.none
 170:	strh	w2, [x1]
 174:	mov	w20, #0x1                   	// #1
 178:	strb	w3, [x1, #2]
 17c:	add	x2, x1, #0x4
 180:	str	x2, [x0, #8]
 184:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 188:	add	x1, x0, #0xd0
 18c:	add	x21, x0, #0x8
 190:	add	x0, x0, #0x110
 194:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 198:	mov	x0, x21
 19c:	mov	w20, #0x0                   	// #0
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1a4:	mov	w0, w20
 1a8:	ldp	x19, x20, [sp, #16]
 1ac:	ldp	x21, x22, [sp, #32]
 1b0:	ldp	x29, x30, [sp], #160
 1b4:	ret
 1b8:	add	x1, x0, #0xd0
 1bc:	add	x20, x0, #0x8
 1c0:	add	x0, x0, #0x110
 1c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1c8:	mov	x0, x20
 1cc:	add	x20, sp, #0x80
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d4:	ldp	x1, x2, [x19, #272]
 1d8:	mov	x8, x20
 1dc:	ldr	x0, [x21, #112]
 1e0:	add	x2, x1, x2
 1e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1e8:	ldr	x0, [sp, #136]
 1ec:	stp	x23, x24, [sp, #48]
 1f0:	cbz	x0, 6e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6e8>
 1f4:	ldr	x0, [x21, #104]
 1f8:	add	x19, sp, #0x60
 1fc:	ldr	x1, [sp, #128]
 200:	ldrb	w23, [x1]
 204:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 208:	ldr	x2, [x0]
 20c:	mov	w1, w23
 210:	ldr	x2, [x2, #32]
 214:	blr	x2
 218:	mov	w2, w0
 21c:	mov	x1, x19
 220:	mov	x0, x21
 224:	strb	w2, [sp, #96]
 228:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 22c:	ldr	x1, [sp, #136]
 230:	cmp	x1, #0x1
 234:	b.eq	4b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4b8>  // b.none
 238:	ldrb	w0, [x22]
 23c:	cbnz	w0, 41c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x41c>
 240:	ldr	x0, [sp, #128]
 244:	add	x20, x20, #0x10
 248:	cmp	x0, x20
 24c:	b.eq	254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x254>  // b.none
 250:	bl	0 <_ZdlPv>
 254:	mov	w20, #0x1                   	// #1
 258:	mov	w0, w20
 25c:	ldp	x19, x20, [sp, #16]
 260:	ldp	x21, x22, [sp, #32]
 264:	ldp	x23, x24, [sp, #48]
 268:	ldp	x29, x30, [sp], #160
 26c:	ret
 270:	ldr	x0, [x21, #104]
 274:	stp	x23, x24, [sp, #48]
 278:	ldrb	w23, [x22, #1]
 27c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 280:	ldr	x2, [x0]
 284:	mov	w1, w23
 288:	ldr	x2, [x2, #32]
 28c:	blr	x2
 290:	mov	w2, w0
 294:	add	x1, sp, #0x80
 298:	mov	x0, x21
 29c:	strb	w2, [sp, #128]
 2a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2a4:	ldp	x23, x24, [sp, #48]
 2a8:	b	110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x110>
 2ac:	add	x1, x0, #0xd0
 2b0:	add	x20, x0, #0x8
 2b4:	add	x0, x0, #0x110
 2b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 2bc:	mov	x0, x20
 2c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2c4:	ldrb	w0, [x22]
 2c8:	cbnz	w0, 4d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d4>
 2cc:	ldp	x1, x2, [x19, #272]
 2d0:	add	x22, sp, #0x60
 2d4:	ldr	x0, [x21, #112]
 2d8:	mov	x8, x22
 2dc:	add	x2, x1, x2
 2e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2e4:	ldr	x2, [sp, #104]
 2e8:	cbz	x2, 6e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6e4>
 2ec:	ldr	x1, [sp, #96]
 2f0:	add	x20, sp, #0x80
 2f4:	ldr	x0, [x21, #112]
 2f8:	add	x2, x1, x2
 2fc:	mov	x8, x20
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 304:	ldr	x1, [sp, #128]
 308:	add	x2, x20, #0x10
 30c:	ldr	x0, [sp, #96]
 310:	cmp	x1, x2
 314:	b.eq	520 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x520>  // b.none
 318:	add	x2, x22, #0x10
 31c:	cmp	x0, x2
 320:	ldp	x3, x2, [sp, #136]
 324:	stp	x1, x3, [sp, #96]
 328:	b.eq	458 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x458>  // b.none
 32c:	ldr	x1, [sp, #112]
 330:	str	x2, [sp, #112]
 334:	cbz	x0, 45c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x45c>
 338:	str	x0, [sp, #128]
 33c:	str	x1, [sp, #144]
 340:	str	xzr, [sp, #136]
 344:	add	x20, x20, #0x10
 348:	strb	wzr, [x0]
 34c:	ldr	x0, [sp, #128]
 350:	cmp	x0, x20
 354:	b.eq	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x35c>  // b.none
 358:	bl	0 <_ZdlPv>
 35c:	add	x21, x21, #0x18
 360:	ldp	x0, x1, [x21, #8]
 364:	cmp	x0, x1
 368:	b.eq	50c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x50c>  // b.none
 36c:	add	x1, x0, #0x10
 370:	mov	w3, #0x0                   	// #0
 374:	ldr	x2, [sp, #104]
 378:	str	x1, [x0]
 37c:	ldr	x1, [sp, #96]
 380:	add	x2, x1, x2
 384:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 388:	ldr	x0, [x21, #8]
 38c:	add	x0, x0, #0x20
 390:	str	x0, [x21, #8]
 394:	ldr	x0, [sp, #96]
 398:	add	x22, x22, #0x10
 39c:	cmp	x0, x22
 3a0:	b.eq	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe0>  // b.none
 3a4:	mov	w20, #0x1                   	// #1
 3a8:	bl	0 <_ZdlPv>
 3ac:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 3b0:	add	x1, x0, #0xd0
 3b4:	add	x20, x0, #0x8
 3b8:	add	x0, x0, #0x110
 3bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 3c0:	mov	x0, x20
 3c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3c8:	ldrb	w0, [x22]
 3cc:	cbnz	w0, 54c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x54c>
 3d0:	ldp	x1, x2, [x19, #272]
 3d4:	mov	w3, #0x1                   	// #1
 3d8:	ldr	x0, [x21, #112]
 3dc:	add	x2, x1, x2
 3e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3e4:	ands	w2, w0, #0xffff
 3e8:	ubfx	x0, x0, #16, #8
 3ec:	mvn	w1, w0
 3f0:	and	w1, w1, #0x1
 3f4:	csel	w1, w1, wzr, eq  // eq = none
 3f8:	cbnz	w1, 6e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6e4>
 3fc:	ldrb	w1, [x21, #98]
 400:	mov	w20, #0x1                   	// #1
 404:	ldrh	w3, [x21, #96]
 408:	orr	w0, w1, w0
 40c:	strb	w0, [x21, #98]
 410:	orr	w0, w2, w3
 414:	strh	w0, [x21, #96]
 418:	b	114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x114>
 41c:	ldr	x0, [x21, #104]
 420:	ldrb	w23, [x22, #1]
 424:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 428:	ldr	x2, [x0]
 42c:	mov	w1, w23
 430:	ldr	x2, [x2, #32]
 434:	blr	x2
 438:	mov	w2, w0
 43c:	mov	x1, x19
 440:	mov	x0, x21
 444:	strb	w2, [sp, #96]
 448:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 44c:	strb	wzr, [x22]
 450:	ldr	x0, [sp, #128]
 454:	b	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>
 458:	str	x2, [sp, #112]
 45c:	add	x0, x20, #0x10
 460:	str	x0, [sp, #128]
 464:	b	340 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x340>
 468:	str	x25, [sp, #64]
 46c:	add	x25, x19, #0xd0
 470:	mov	x1, x25
 474:	stp	x23, x24, [sp, #48]
 478:	add	x24, x19, #0x110
 47c:	mov	x0, x24
 480:	add	x23, x19, #0x8
 484:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 488:	mov	x0, x23
 48c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 490:	ldrb	w20, [x22]
 494:	cbnz	w20, 594 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x594>
 498:	ldr	w0, [x19]
 49c:	tbz	w0, #4, 618 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x618>
 4a0:	mov	w0, #0x2d01                	// #11521
 4a4:	strh	w0, [x22]
 4a8:	mov	w20, #0x1                   	// #1
 4ac:	ldp	x23, x24, [sp, #48]
 4b0:	ldr	x25, [sp, #64]
 4b4:	b	114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x114>
 4b8:	ldrb	w2, [x22]
 4bc:	ldr	x0, [sp, #128]
 4c0:	ldrb	w23, [x0]
 4c4:	cbnz	w2, 5dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5dc>
 4c8:	strb	w1, [x22]
 4cc:	strb	w23, [x22, #1]
 4d0:	b	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>
 4d4:	ldr	x0, [x21, #104]
 4d8:	ldrb	w20, [x22, #1]
 4dc:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 4e0:	ldr	x2, [x0]
 4e4:	mov	w1, w20
 4e8:	ldr	x2, [x2, #32]
 4ec:	blr	x2
 4f0:	mov	w2, w0
 4f4:	add	x1, sp, #0x80
 4f8:	mov	x0, x21
 4fc:	strb	w2, [sp, #128]
 500:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 504:	strb	wzr, [x22]
 508:	b	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 50c:	mov	x1, x0
 510:	mov	x2, x22
 514:	mov	x0, x21
 518:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 51c:	b	394 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x394>
 520:	ldr	x2, [sp, #136]
 524:	cbz	x2, 53c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x53c>
 528:	cmp	x2, #0x1
 52c:	b.eq	674 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x674>  // b.none
 530:	bl	0 <memcpy>
 534:	ldr	x0, [sp, #96]
 538:	ldr	x2, [sp, #136]
 53c:	str	x2, [sp, #104]
 540:	strb	wzr, [x0, x2]
 544:	ldr	x0, [sp, #128]
 548:	b	340 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x340>
 54c:	ldr	x0, [x21, #104]
 550:	ldrb	w20, [x22, #1]
 554:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 558:	ldr	x2, [x0]
 55c:	mov	w1, w20
 560:	ldr	x2, [x2, #32]
 564:	blr	x2
 568:	mov	w2, w0
 56c:	add	x1, sp, #0x80
 570:	mov	x0, x21
 574:	strb	w2, [sp, #128]
 578:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 57c:	strb	wzr, [x22]
 580:	b	3d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d0>
 584:	add	x2, sp, #0x58
 588:	mov	w20, #0x1                   	// #1
 58c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 590:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xe4>
 594:	mov	x0, x19
 598:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 59c:	ands	w2, w0, #0xff
 5a0:	b.ne	688 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x688>  // b.any
 5a4:	ldr	w0, [x19, #152]
 5a8:	cmp	w0, #0x1c
 5ac:	b.eq	6b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6b0>  // b.none
 5b0:	cmp	w0, #0xb
 5b4:	b.ne	6ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6ec>  // b.any
 5b8:	ldrb	w0, [x22]
 5bc:	cbnz	w0, 640 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x640>
 5c0:	mov	w0, #0x1                   	// #1
 5c4:	strb	w0, [x22]
 5c8:	mov	w0, #0x2d                  	// #45
 5cc:	strb	w0, [x22, #1]
 5d0:	ldp	x23, x24, [sp, #48]
 5d4:	ldr	x25, [sp, #64]
 5d8:	b	114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x114>
 5dc:	ldr	x0, [x21, #104]
 5e0:	ldrb	w24, [x22, #1]
 5e4:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 5e8:	ldr	x2, [x0]
 5ec:	mov	w1, w24
 5f0:	ldr	x2, [x2, #32]
 5f4:	blr	x2
 5f8:	mov	w2, w0
 5fc:	mov	x1, x19
 600:	mov	x0, x21
 604:	strb	w2, [sp, #96]
 608:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 60c:	strb	w23, [x22, #1]
 610:	ldr	x0, [sp, #128]
 614:	b	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>
 618:	ldr	w0, [x19, #152]
 61c:	cmp	w0, #0xb
 620:	b.ne	6ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6ec>  // b.any
 624:	mov	x1, x25
 628:	mov	x0, x24
 62c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 630:	mov	x0, x23
 634:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 638:	ldrb	w0, [x22]
 63c:	cbz	w0, 5c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5c0>
 640:	ldr	x0, [x21, #104]
 644:	ldrb	w19, [x22, #1]
 648:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 64c:	ldr	x2, [x0]
 650:	mov	w1, w19
 654:	ldr	x2, [x2, #32]
 658:	blr	x2
 65c:	mov	w2, w0
 660:	add	x1, sp, #0x80
 664:	mov	x0, x21
 668:	strb	w2, [sp, #128]
 66c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 670:	b	5c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5c8>
 674:	ldrb	w1, [sp, #144]
 678:	strb	w1, [x0]
 67c:	ldr	x0, [sp, #96]
 680:	ldr	x2, [sp, #136]
 684:	b	53c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x53c>
 688:	ldr	x3, [x19, #272]
 68c:	mov	w20, w2
 690:	ldrb	w1, [x22, #1]
 694:	mov	x0, x21
 698:	ldrb	w2, [x3]
 69c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 6a0:	strb	wzr, [x22]
 6a4:	ldp	x23, x24, [sp, #48]
 6a8:	ldr	x25, [sp, #64]
 6ac:	b	114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x114>
 6b0:	mov	x1, x25
 6b4:	mov	x0, x24
 6b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 6bc:	mov	x0, x23
 6c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 6c4:	ldrb	w1, [x22, #1]
 6c8:	mov	x0, x21
 6cc:	mov	w2, #0x2d                  	// #45
 6d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 6d4:	strb	wzr, [x22]
 6d8:	ldp	x23, x24, [sp, #48]
 6dc:	ldr	x25, [sp, #64]
 6e0:	b	114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x114>
 6e4:	stp	x23, x24, [sp, #48]
 6e8:	str	x25, [sp, #64]
 6ec:	bl	0 <abort>

Disassembly of section .text._ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_:

0000000000000000 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_>:
   0:	sub	x11, x2, #0x1
   4:	and	w3, w3, #0xff
   8:	and	x12, x2, #0x1
   c:	add	x11, x11, x11, lsr #63
  10:	cmp	x1, x11, asr #1
  14:	asr	x11, x11, #1
  18:	b.ge	b4 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xb4>  // b.tcont
  1c:	mov	x9, x1
  20:	add	x4, x9, #0x1
  24:	lsl	x5, x4, #1
  28:	sub	x4, x5, #0x1
  2c:	add	x10, x0, x5
  30:	add	x6, x0, x4
  34:	ldrb	w7, [x0, x5]
  38:	ldrb	w8, [x0, x4]
  3c:	cmp	w8, w7
  40:	csel	x6, x6, x10, hi  // hi = pmore
  44:	csel	w10, w8, w7, hi  // hi = pmore
  48:	strb	w10, [x0, x9]
  4c:	csel	x4, x4, x5, hi  // hi = pmore
  50:	mov	x9, x4
  54:	cmp	x4, x11
  58:	b.lt	20 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x20>  // b.tstop
  5c:	cbz	x12, c0 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xc0>
  60:	sub	x5, x4, #0x1
  64:	cmp	x4, x1
  68:	add	x5, x5, x5, lsr #63
  6c:	asr	x5, x5, #1
  70:	b.gt	90 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x90>
  74:	b	ac <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xac>
  78:	strb	w7, [x0, x4]
  7c:	asr	x2, x2, #1
  80:	cmp	x1, x5
  84:	mov	x4, x5
  88:	mov	x5, x2
  8c:	b.ge	e8 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xe8>  // b.tcont
  90:	ldrb	w7, [x0, x5]
  94:	sub	x2, x5, #0x1
  98:	add	x8, x0, x5
  9c:	add	x6, x0, x4
  a0:	add	x2, x2, x2, lsr #63
  a4:	cmp	w3, w7
  a8:	b.hi	78 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x78>  // b.pmore
  ac:	strb	w3, [x6]
  b0:	ret
  b4:	add	x6, x0, x1
  b8:	cbnz	x12, ac <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xac>
  bc:	mov	x4, x1
  c0:	sub	x2, x2, #0x2
  c4:	add	x2, x2, x2, lsr #63
  c8:	cmp	x4, x2, asr #1
  cc:	b.ne	60 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x60>  // b.any
  d0:	lsl	x4, x4, #1
  d4:	add	x4, x4, #0x1
  d8:	ldrb	w2, [x0, x4]
  dc:	strb	w2, [x6]
  e0:	add	x6, x0, x4
  e4:	b	60 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x60>
  e8:	mov	x6, x8
  ec:	strb	w3, [x6]
  f0:	ret

Disassembly of section .text._ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_:

0000000000000000 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x25, [sp, #64]
   c:	sub	x25, x1, x0
  10:	cmp	x25, #0x10
  14:	b.le	1b4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1b4>
  18:	stp	x19, x20, [sp, #16]
  1c:	mov	x19, x0
  20:	stp	x21, x22, [sp, #32]
  24:	add	x22, x0, #0x1
  28:	add	x21, x0, #0x2
  2c:	stp	x23, x24, [sp, #48]
  30:	mov	x24, x2
  34:	cbz	x2, 140 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x140>
  38:	sub	x0, x1, x19
  3c:	ldrb	w3, [x19, #1]
  40:	ldrh	w2, [x19]
  44:	sub	x24, x24, #0x1
  48:	add	x0, x0, x0, lsr #63
  4c:	ldurb	w6, [x1, #-1]
  50:	ldrb	w5, [x19]
  54:	rev16	w2, w2
  58:	asr	x0, x0, #1
  5c:	ldrb	w4, [x19, x0]
  60:	cmp	w3, w4
  64:	b.cs	d8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xd8>  // b.hs, b.nlast
  68:	cmp	w4, w6
  6c:	b.cc	128 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x128>  // b.lo, b.ul, b.last
  70:	cmp	w3, w6
  74:	b.cc	e8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xe8>  // b.lo, b.ul, b.last
  78:	strh	w2, [x19]
  7c:	ldurb	w4, [x1, #-1]
  80:	mov	x2, x21
  84:	mov	x20, x22
  88:	mov	x0, x1
  8c:	nop
  90:	cmp	w3, w5
  94:	mov	x23, x20
  98:	b.hi	cc <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xcc>  // b.pmore
  9c:	sub	x0, x0, #0x1
  a0:	cmp	w4, w3
  a4:	b.ls	b4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xb4>  // b.plast
  a8:	ldrb	w4, [x0, #-1]!
  ac:	cmp	w4, w3
  b0:	b.hi	a8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xa8>  // b.pmore
  b4:	cmp	x0, x20
  b8:	b.ls	100 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x100>  // b.plast
  bc:	strb	w4, [x20]
  c0:	strb	w5, [x0]
  c4:	ldurb	w4, [x0, #-1]
  c8:	ldrb	w3, [x19]
  cc:	ldrb	w5, [x2], #1
  d0:	add	x20, x20, #0x1
  d4:	b	90 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x90>
  d8:	cmp	w3, w6
  dc:	b.cc	78 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x78>  // b.lo, b.ul, b.last
  e0:	cmp	w4, w6
  e4:	b.cs	128 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x128>  // b.hs, b.nlast
  e8:	strb	w6, [x19]
  ec:	mov	w4, w5
  f0:	sturb	w5, [x1, #-1]
  f4:	ldrb	w3, [x19]
  f8:	ldrb	w5, [x19, #1]
  fc:	b	80 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x80>
 100:	mov	x2, x24
 104:	mov	x0, x20
 108:	sub	x25, x20, x19
 10c:	mov	w3, #0x0                   	// #0
 110:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
 114:	cmp	x25, #0x10
 118:	b.le	1a8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1a8>
 11c:	cbz	x24, 144 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x144>
 120:	mov	x1, x20
 124:	b	38 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x38>
 128:	strb	w4, [x19]
 12c:	strb	w5, [x19, x0]
 130:	ldrb	w5, [x19, #1]
 134:	ldrb	w3, [x19]
 138:	ldurb	w4, [x1, #-1]
 13c:	b	80 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x80>
 140:	mov	x23, x1
 144:	sub	x20, x25, #0x2
 148:	asr	x20, x20, #1
 14c:	b	154 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x154>
 150:	sub	x20, x20, #0x1
 154:	ldrb	w3, [x19, x20]
 158:	mov	x2, x25
 15c:	mov	x1, x20
 160:	mov	x0, x19
 164:	mov	w4, #0x0                   	// #0
 168:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
 16c:	cbnz	x20, 150 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x150>
 170:	sub	x23, x23, #0x1
 174:	nop
 178:	ldrb	w3, [x23]
 17c:	sub	x21, x23, x19
 180:	ldrb	w0, [x19]
 184:	mov	x2, x21
 188:	strb	w0, [x23]
 18c:	mov	w4, #0x0                   	// #0
 190:	mov	x0, x19
 194:	mov	x1, #0x0                   	// #0
 198:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
 19c:	sub	x23, x23, #0x1
 1a0:	cmp	x21, #0x1
 1a4:	b.gt	178 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x178>
 1a8:	ldp	x19, x20, [sp, #16]
 1ac:	ldp	x21, x22, [sp, #32]
 1b0:	ldp	x23, x24, [sp, #48]
 1b4:	ldr	x25, [sp, #64]
 1b8:	ldp	x29, x30, [sp], #80
 1bc:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-256]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	ldp	x20, x21, [x0]
  18:	stp	x23, x24, [sp, #48]
  1c:	stp	x25, x26, [sp, #64]
  20:	stp	x27, x28, [sp, #80]
  24:	mov	x0, x20
  28:	cmp	x21, x20
  2c:	b.eq	6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x6c>  // b.none
  30:	sub	x2, x21, x20
  34:	mov	w22, #0x0                   	// #0
  38:	clz	x0, x2
  3c:	mov	w3, w22
  40:	mov	w2, #0x3f                  	// #63
  44:	sub	w2, w2, w0
  48:	mov	x1, x21
  4c:	mov	x0, x20
  50:	sbfiz	x2, x2, #1, #32
  54:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  58:	mov	x0, x20
  5c:	mov	w2, w22
  60:	mov	x1, x21
  64:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  68:	ldp	x0, x20, [x19]
  6c:	mov	x1, x20
  70:	mov	w2, #0x0                   	// #0
  74:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  78:	ldr	x2, [x19, #8]
  7c:	add	x21, sp, #0xe0
  80:	add	x25, sp, #0xc0
  84:	mov	x1, x0
  88:	add	x22, x21, #0x10
  8c:	add	x27, x25, #0x10
  90:	add	x26, sp, #0xa0
  94:	mov	x0, x19
  98:	mov	x23, #0x0                   	// #0
  9c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  a0:	ldr	x0, [x19, #104]
  a4:	lsr	x1, x23, #6
  a8:	str	x1, [sp, #104]
  ac:	and	w24, w23, #0xff
  b0:	ldp	x20, x28, [x19]
  b4:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  b8:	and	w2, w23, #0x3f
  bc:	str	w2, [sp, #116]
  c0:	ldr	x2, [x0]
  c4:	mov	w1, w24
  c8:	ldr	x2, [x2, #32]
  cc:	blr	x2
  d0:	mov	w3, w0
  d4:	mov	x1, x28
  d8:	mov	x0, x20
  dc:	mov	x2, x21
  e0:	strb	w3, [sp, #224]
  e4:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  e8:	ands	w20, w0, #0xff
  ec:	b.ne	248 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x248>  // b.any
  f0:	mov	w2, w24
  f4:	mov	x0, x25
  f8:	mov	x1, #0x1                   	// #1
  fc:	str	x27, [sp, #192]
 100:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 104:	ldr	x0, [x19, #104]
 108:	ldp	x28, x20, [sp, #192]
 10c:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 110:	str	x0, [sp, #120]
 114:	str	x20, [sp, #160]
 118:	str	x22, [sp, #224]
 11c:	cmp	x20, #0xf
 120:	b.hi	3f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x3f8>  // b.pmore
 124:	cmp	x20, #0x1
 128:	b.ne	42c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x42c>  // b.any
 12c:	ldrb	w1, [x28]
 130:	mov	x0, x22
 134:	strb	w1, [sp, #240]
 138:	str	x20, [sp, #232]
 13c:	mov	x8, x26
 140:	strb	wzr, [x0, x20]
 144:	ldr	x0, [sp, #120]
 148:	ldr	x2, [x0]
 14c:	ldr	x3, [x2, #24]
 150:	ldp	x1, x2, [sp, #224]
 154:	add	x2, x1, x2
 158:	blr	x3
 15c:	ldr	x0, [sp, #224]
 160:	cmp	x0, x22
 164:	b.eq	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x16c>  // b.none
 168:	bl	0 <_ZdlPv>
 16c:	ldr	x0, [sp, #192]
 170:	cmp	x0, x27
 174:	b.eq	17c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x17c>  // b.none
 178:	bl	0 <_ZdlPv>
 17c:	ldp	x28, x3, [x19, #48]
 180:	cmp	x28, x3
 184:	b.eq	2a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x2a8>  // b.none
 188:	ldr	x5, [x28]
 18c:	mov	x0, x21
 190:	ldr	x4, [x28, #32]
 194:	str	x3, [sp, #144]
 198:	ldrb	w5, [x5]
 19c:	ldr	x1, [x19, #104]
 1a0:	str	w5, [sp, #136]
 1a4:	ldrb	w4, [x4]
 1a8:	ldr	x2, [sp, #160]
 1ac:	str	w4, [sp, #128]
 1b0:	ldrb	w20, [x2]
 1b4:	bl	0 <_ZNSt6localeC1ERKS_>
 1b8:	mov	x0, x21
 1bc:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 1c0:	mov	x2, x0
 1c4:	mov	x0, x21
 1c8:	str	x2, [sp, #120]
 1cc:	bl	0 <_ZNSt6localeD1Ev>
 1d0:	ldr	x2, [sp, #120]
 1d4:	mov	w1, w20
 1d8:	mov	x0, x2
 1dc:	ldr	x6, [x2]
 1e0:	ldr	x6, [x6, #32]
 1e4:	blr	x6
 1e8:	ldr	x2, [sp, #120]
 1ec:	mov	w1, w20
 1f0:	and	w20, w0, #0xff
 1f4:	mov	x0, x2
 1f8:	ldr	x6, [x2]
 1fc:	ldr	x2, [x6, #16]
 200:	blr	x2
 204:	and	w0, w0, #0xff
 208:	ldr	w5, [sp, #136]
 20c:	ldr	w4, [sp, #128]
 210:	cmp	w5, w20
 214:	ccmp	w4, w20, #0x0, ls  // ls = plast
 218:	ldr	x3, [sp, #144]
 21c:	b.cs	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x230>  // b.hs, b.nlast
 220:	cmp	w5, w0
 224:	add	x28, x28, #0x40
 228:	ccmp	w4, w0, #0x0, ls  // ls = plast
 22c:	b.cc	2a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x2a0>  // b.lo, b.ul, b.last
 230:	mov	w20, #0x1                   	// #1
 234:	ldr	x0, [sp, #160]
 238:	add	x1, x26, #0x10
 23c:	cmp	x0, x1
 240:	b.eq	248 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x248>  // b.none
 244:	bl	0 <_ZdlPv>
 248:	ldr	x0, [sp, #104]
 24c:	add	x23, x23, #0x1
 250:	ldrb	w2, [x19, #120]
 254:	ldrb	w3, [sp, #116]
 258:	add	x1, x19, x0, lsl #3
 25c:	cmp	w2, w20
 260:	mov	x0, #0x1                   	// #1
 264:	lsl	x0, x0, x3
 268:	ldr	x2, [x1, #128]
 26c:	orr	x3, x2, x0
 270:	bic	x0, x2, x0
 274:	csel	x0, x0, x3, eq  // eq = none
 278:	str	x0, [x1, #128]
 27c:	cmp	x23, #0x100
 280:	b.ne	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xa0>  // b.any
 284:	ldp	x19, x20, [sp, #16]
 288:	ldp	x21, x22, [sp, #32]
 28c:	ldp	x23, x24, [sp, #48]
 290:	ldp	x25, x26, [sp, #64]
 294:	ldp	x27, x28, [sp, #80]
 298:	ldp	x29, x30, [sp], #256
 29c:	ret
 2a0:	cmp	x3, x28
 2a4:	b.ne	188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x188>  // b.any
 2a8:	ldrh	w2, [x19, #96]
 2ac:	mov	w1, w24
 2b0:	ldrb	w3, [x19, #98]
 2b4:	ldr	x0, [x19, #112]
 2b8:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
 2bc:	ands	w20, w0, #0xff
 2c0:	b.ne	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x230>  // b.any
 2c4:	ldp	x0, x1, [x19, #24]
 2c8:	stp	x0, x1, [sp, #120]
 2cc:	ldr	x5, [x19, #112]
 2d0:	str	x5, [sp, #152]
 2d4:	mov	x0, x5
 2d8:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 2dc:	mov	x3, x0
 2e0:	mov	x0, #0x1                   	// #1
 2e4:	str	x3, [sp, #136]
 2e8:	bl	0 <_Znwm>
 2ec:	mov	x2, x0
 2f0:	ldr	x3, [sp, #136]
 2f4:	mov	x1, x0
 2f8:	strb	w24, [x2], #1
 2fc:	mov	x28, x0
 300:	mov	x0, x3
 304:	ldr	x3, [x3]
 308:	str	x2, [sp, #144]
 30c:	ldr	x3, [x3, #40]
 310:	blr	x3
 314:	ldr	x5, [sp, #152]
 318:	mov	x0, x5
 31c:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 320:	mov	x5, x0
 324:	ldr	x2, [sp, #144]
 328:	mov	x1, x28
 32c:	mov	x0, x21
 330:	mov	w3, #0x0                   	// #0
 334:	str	x5, [sp, #136]
 338:	str	x22, [sp, #224]
 33c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
 340:	ldr	x5, [sp, #136]
 344:	mov	x8, x25
 348:	ldr	x1, [sp, #224]
 34c:	mov	x0, x5
 350:	ldr	x2, [x5]
 354:	ldr	x3, [x2, #24]
 358:	ldr	x2, [sp, #232]
 35c:	add	x2, x1, x2
 360:	blr	x3
 364:	ldr	x0, [sp, #224]
 368:	cmp	x0, x22
 36c:	b.eq	374 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x374>  // b.none
 370:	bl	0 <_ZdlPv>
 374:	mov	x0, x28
 378:	bl	0 <_ZdlPv>
 37c:	ldp	x0, x1, [sp, #120]
 380:	mov	x2, x25
 384:	mov	w3, #0x0                   	// #0
 388:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
 38c:	mov	x28, x0
 390:	ldr	x0, [sp, #192]
 394:	ldr	x1, [x19, #32]
 398:	cmp	x0, x27
 39c:	b.eq	3ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x3ac>  // b.none
 3a0:	str	x1, [sp, #120]
 3a4:	bl	0 <_ZdlPv>
 3a8:	ldr	x1, [sp, #120]
 3ac:	cmp	x1, x28
 3b0:	b.ne	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x230>  // b.any
 3b4:	ldp	x28, x4, [x19, #72]
 3b8:	cmp	x28, x4
 3bc:	b.ne	3d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x3d0>  // b.any
 3c0:	b	234 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x234>
 3c4:	ldr	x4, [sp, #120]
 3c8:	cmp	x4, x28
 3cc:	b.eq	234 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x234>  // b.none
 3d0:	ldrh	w2, [x28]
 3d4:	mov	w1, w24
 3d8:	ldrb	w3, [x28, #2]
 3dc:	add	x28, x28, #0x4
 3e0:	ldr	x0, [x19, #112]
 3e4:	str	x4, [sp, #120]
 3e8:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
 3ec:	tst	w0, #0xff
 3f0:	b.ne	3c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x3c4>  // b.any
 3f4:	b	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x230>
 3f8:	mov	x1, x26
 3fc:	mov	x0, x21
 400:	mov	x2, #0x0                   	// #0
 404:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 408:	ldr	x1, [sp, #160]
 40c:	str	x0, [sp, #224]
 410:	str	x1, [sp, #240]
 414:	mov	x2, x20
 418:	mov	x1, x28
 41c:	bl	0 <memcpy>
 420:	ldr	x20, [sp, #160]
 424:	ldr	x0, [sp, #224]
 428:	b	138 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x138>
 42c:	mov	x0, x22
 430:	cbz	x20, 138 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x138>
 434:	b	414 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x414>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>:
   0:	sub	sp, sp, #0x270
   4:	mov	w3, #0x1                   	// #1
   8:	stp	x29, x30, [sp]
   c:	mov	x29, sp
  10:	ldr	x1, [x0, #272]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x20, x0
  1c:	ldr	x0, [x0, #392]
  20:	stp	x21, x22, [sp, #32]
  24:	stp	x23, x24, [sp, #48]
  28:	stp	x25, x26, [sp, #64]
  2c:	stp	x27, x28, [sp, #80]
  30:	ldrb	w5, [x1]
  34:	ldr	x4, [x0, #48]
  38:	ldr	x0, [x20, #384]
  3c:	ldrh	w4, [x4, x5, lsl #1]
  40:	ldr	x2, [x20, #280]
  44:	stp	xzr, xzr, [sp, #304]
  48:	ubfx	x4, x4, #8, #1
  4c:	stp	xzr, xzr, [sp, #320]
  50:	add	x2, x1, x2
  54:	stp	xzr, xzr, [sp, #336]
  58:	stp	xzr, xzr, [sp, #352]
  5c:	stp	xzr, xzr, [sp, #368]
  60:	stp	xzr, xzr, [sp, #384]
  64:	strh	wzr, [sp, #400]
  68:	strb	wzr, [sp, #402]
  6c:	stp	x0, x0, [sp, #408]
  70:	strb	w4, [sp, #424]
  74:	stp	xzr, xzr, [sp, #432]
  78:	stp	xzr, xzr, [sp, #448]
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  80:	ubfx	x1, x0, #16, #8
  84:	ands	w2, w0, #0xffff
  88:	mvn	w0, w1
  8c:	and	w0, w0, #0x1
  90:	csel	w0, w0, wzr, eq  // eq = none
  94:	cbnz	w0, 364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x364>
  98:	ldrb	w3, [sp, #402]
  9c:	add	x19, sp, #0x130
  a0:	ldrh	w4, [sp, #400]
  a4:	mov	x0, x19
  a8:	orr	w1, w3, w1
  ac:	strb	w1, [sp, #402]
  b0:	orr	w1, w2, w4
  b4:	add	x19, x19, #0x80
  b8:	strh	w1, [sp, #400]
  bc:	add	x22, sp, #0xd0
  c0:	add	x23, sp, #0x100
  c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  c8:	ldp	x11, x10, [sp, #304]
  cc:	add	x1, sp, #0x250
  d0:	ldp	x5, x8, [sp, #320]
  d4:	stp	x5, x10, [sp, #152]
  d8:	ldr	w2, [sp, #400]
  dc:	ldp	x9, x6, [sp, #352]
  e0:	str	w2, [sp, #560]
  e4:	ld1	{v0.16b, v1.16b}, [x19]
  e8:	mov	x19, x1
  ec:	ldr	x4, [sp, #336]
  f0:	str	x9, [sp, #120]
  f4:	ldr	x2, [sp, #344]
  f8:	str	x2, [sp, #128]
  fc:	ldr	x7, [sp, #368]
 100:	stp	x7, x6, [sp, #104]
 104:	ldr	x0, [sp, #408]
 108:	stp	x4, x8, [sp, #136]
 10c:	str	x11, [sp, #168]
 110:	stp	xzr, xzr, [sp, #304]
 114:	stp	xzr, xzr, [sp, #320]
 118:	str	xzr, [sp, #336]
 11c:	str	xzr, [sp, #344]
 120:	stp	xzr, xzr, [sp, #352]
 124:	str	xzr, [sp, #368]
 128:	str	x0, [sp, #568]
 12c:	mov	x0, #0xa0                  	// #160
 130:	ldp	x28, x27, [sp, #376]
 134:	st1	{v0.16b, v1.16b}, [x1]
 138:	ldrb	w24, [sp, #424]
 13c:	str	xzr, [sp, #192]
 140:	stp	xzr, xzr, [sp, #376]
 144:	ldr	x21, [x20, #256]
 148:	ldr	x26, [sp, #392]
 14c:	str	xzr, [sp, #392]
 150:	ldr	x25, [sp, #416]
 154:	bl	0 <_Znwm>
 158:	ldp	x4, x8, [sp, #136]
 15c:	mov	x3, x0
 160:	ldp	x7, x6, [sp, #104]
 164:	str	x3, [sp, #176]
 168:	ldp	x9, x2, [sp, #120]
 16c:	stp	x4, x2, [x3, #32]
 170:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 174:	ldp	x5, x10, [sp, #152]
 178:	stp	x5, x8, [x3, #16]
 17c:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 180:	stp	x7, x28, [x3, #64]
 184:	add	x8, x3, #0x80
 188:	ldr	w7, [sp, #560]
 18c:	ldr	x11, [sp, #168]
 190:	stp	x11, x10, [x3]
 194:	mov	x1, x22
 198:	ldr	x5, [sp, #568]
 19c:	stp	x9, x6, [x3, #48]
 1a0:	mov	w6, #0xb                   	// #11
 1a4:	stp	x27, x26, [x3, #80]
 1a8:	mov	x9, #0xffffffffffffffff    	// #-1
 1ac:	mov	x0, x23
 1b0:	str	w7, [x3, #96]
 1b4:	str	x5, [x3, #104]
 1b8:	str	x25, [x3, #112]
 1bc:	strb	w24, [x3, #120]
 1c0:	stp	xzr, xzr, [sp, #192]
 1c4:	ldr	x3, [x4]
 1c8:	ld1	{v0.16b, v1.16b}, [x19]
 1cc:	str	w6, [sp, #208]
 1d0:	ldp	x6, x7, [sp, #176]
 1d4:	add	x19, x21, #0x38
 1d8:	ldp	x4, x5, [sp, #256]
 1dc:	st1	{v0.16b, v1.16b}, [x8]
 1e0:	ldr	x2, [x2]
 1e4:	stp	x4, x5, [sp, #176]
 1e8:	str	x9, [sp, #216]
 1ec:	stp	x6, x7, [sp, #224]
 1f0:	str	x3, [sp, #240]
 1f4:	str	x2, [sp, #248]
 1f8:	stp	x6, x7, [sp, #256]
 1fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 200:	ldp	x0, x1, [x19, #8]
 204:	cmp	x0, x1
 208:	b.eq	34c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x34c>  // b.none
 20c:	mov	x1, x23
 210:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 214:	ldr	x1, [x19, #8]
 218:	add	x1, x1, #0x30
 21c:	str	x1, [x19, #8]
 220:	ldr	x19, [x21, #56]
 224:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 228:	movk	x2, #0xaaab
 22c:	mov	x0, #0x86a0                	// #34464
 230:	sub	x19, x1, x19
 234:	movk	x0, #0x1, lsl #16
 238:	asr	x19, x19, #4
 23c:	mul	x19, x19, x2
 240:	cmp	x19, x0
 244:	b.hi	364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x364>  // b.pmore
 248:	mov	x0, x23
 24c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 250:	mov	x0, x22
 254:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 258:	sub	x19, x19, #0x1
 25c:	mov	x1, x23
 260:	add	x0, x20, #0x130
 264:	stp	x21, x19, [sp, #256]
 268:	str	x19, [sp, #272]
 26c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 270:	ldr	x3, [sp, #192]
 274:	cbz	x3, 288 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x288>
 278:	add	x1, sp, #0xb0
 27c:	mov	w2, #0x3                   	// #3
 280:	mov	x0, x1
 284:	blr	x3
 288:	ldr	x0, [sp, #376]
 28c:	cbz	x0, 294 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x294>
 290:	bl	0 <_ZdlPv>
 294:	ldp	x19, x20, [sp, #352]
 298:	cmp	x19, x20
 29c:	b.eq	2d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2d8>  // b.none
 2a0:	ldr	x0, [x19, #32]
 2a4:	add	x1, x19, #0x30
 2a8:	cmp	x0, x1
 2ac:	b.eq	2b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2b4>  // b.none
 2b0:	bl	0 <_ZdlPv>
 2b4:	mov	x1, x19
 2b8:	ldr	x0, [x1], #16
 2bc:	cmp	x0, x1
 2c0:	b.eq	2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2c8>  // b.none
 2c4:	bl	0 <_ZdlPv>
 2c8:	add	x19, x19, #0x40
 2cc:	cmp	x20, x19
 2d0:	b.ne	2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2a0>  // b.any
 2d4:	ldr	x20, [sp, #352]
 2d8:	cbz	x20, 2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2e4>
 2dc:	mov	x0, x20
 2e0:	bl	0 <_ZdlPv>
 2e4:	ldp	x19, x20, [sp, #328]
 2e8:	cmp	x19, x20
 2ec:	b.eq	314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x314>  // b.none
 2f0:	mov	x1, x19
 2f4:	ldr	x0, [x1], #16
 2f8:	cmp	x0, x1
 2fc:	b.eq	304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x304>  // b.none
 300:	bl	0 <_ZdlPv>
 304:	add	x19, x19, #0x20
 308:	cmp	x20, x19
 30c:	b.ne	2f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x2f0>  // b.any
 310:	ldr	x20, [sp, #328]
 314:	cbz	x20, 320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x320>
 318:	mov	x0, x20
 31c:	bl	0 <_ZdlPv>
 320:	ldr	x0, [sp, #304]
 324:	cbz	x0, 32c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x32c>
 328:	bl	0 <_ZdlPv>
 32c:	ldp	x29, x30, [sp]
 330:	ldp	x19, x20, [sp, #16]
 334:	ldp	x21, x22, [sp, #32]
 338:	ldp	x23, x24, [sp, #48]
 33c:	ldp	x25, x26, [sp, #64]
 340:	ldp	x27, x28, [sp, #80]
 344:	add	sp, sp, #0x270
 348:	ret
 34c:	mov	x1, x0
 350:	mov	x2, x23
 354:	mov	x0, x19
 358:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 35c:	ldr	x1, [x21, #64]
 360:	b	220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x220>
 364:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>:
   0:	sub	sp, sp, #0x280
   4:	stp	x29, x30, [sp]
   8:	mov	x29, sp
   c:	ldr	w3, [x0]
  10:	ldr	x2, [x0, #384]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	stp	x25, x26, [sp, #64]
  28:	stp	x27, x28, [sp, #80]
  2c:	strh	wzr, [sp, #184]
  30:	stp	xzr, xzr, [sp, #320]
  34:	stp	xzr, xzr, [sp, #336]
  38:	stp	xzr, xzr, [sp, #352]
  3c:	stp	xzr, xzr, [sp, #368]
  40:	stp	xzr, xzr, [sp, #384]
  44:	stp	xzr, xzr, [sp, #400]
  48:	strh	wzr, [sp, #416]
  4c:	strb	wzr, [sp, #418]
  50:	stp	x2, x2, [sp, #424]
  54:	strb	w1, [sp, #440]
  58:	stp	xzr, xzr, [sp, #448]
  5c:	stp	xzr, xzr, [sp, #464]
  60:	tbz	w3, #4, 324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x324>
  64:	add	x20, sp, #0x140
  68:	add	x21, sp, #0xb8
  6c:	nop
  70:	mov	x2, x20
  74:	mov	x1, x21
  78:	mov	x0, x19
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  80:	tst	w0, #0xff
  84:	b.ne	70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x70>  // b.any
  88:	ldrb	w0, [sp, #184]
  8c:	add	x23, sp, #0x1e0
  90:	cbnz	w0, 348 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x348>
  94:	mov	x0, x20
  98:	add	x20, x20, #0x80
  9c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  a0:	add	x23, x23, #0x80
  a4:	ldp	x11, x10, [sp, #320]
  a8:	str	x11, [sp, #168]
  ac:	ld1	{v0.16b, v1.16b}, [x20]
  b0:	stp	xzr, xzr, [sp, #320]
  b4:	ldr	w2, [sp, #416]
  b8:	ldp	x5, x8, [sp, #336]
  bc:	str	w2, [sp, #576]
  c0:	ldp	x20, x6, [sp, #368]
  c4:	stp	x5, x10, [sp, #152]
  c8:	mov	x0, #0xa0                  	// #160
  cc:	ldp	x9, x7, [sp, #384]
  d0:	stp	x9, x6, [sp, #112]
  d4:	add	x22, sp, #0xe0
  d8:	ldr	x4, [sp, #352]
  dc:	stp	x4, x8, [sp, #136]
  e0:	add	x24, sp, #0x110
  e4:	ldr	x2, [sp, #360]
  e8:	str	x2, [sp, #128]
  ec:	ldr	x1, [sp, #424]
  f0:	stp	xzr, xzr, [sp, #336]
  f4:	str	xzr, [sp, #352]
  f8:	str	xzr, [sp, #360]
  fc:	stp	xzr, xzr, [sp, #368]
 100:	str	xzr, [sp, #384]
 104:	str	x1, [sp, #584]
 108:	str	x7, [sp, #104]
 10c:	ldrb	w25, [sp, #440]
 110:	st1	{v0.16b, v1.16b}, [x23]
 114:	str	xzr, [sp, #208]
 118:	str	xzr, [sp, #392]
 11c:	ldr	x21, [x19, #256]
 120:	ldp	x28, x27, [sp, #400]
 124:	stp	xzr, xzr, [sp, #400]
 128:	ldr	x26, [sp, #432]
 12c:	bl	0 <_Znwm>
 130:	ldp	x4, x8, [sp, #136]
 134:	mov	x3, x0
 138:	ldp	x6, x2, [sp, #120]
 13c:	str	x3, [sp, #192]
 140:	ldp	x7, x9, [sp, #104]
 144:	stp	x4, x2, [x3, #32]
 148:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 14c:	ldp	x5, x10, [sp, #152]
 150:	stp	x5, x8, [x3, #16]
 154:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 158:	stp	x9, x7, [x3, #64]
 15c:	add	x8, x3, #0x80
 160:	ldr	w7, [sp, #576]
 164:	ldr	x11, [sp, #168]
 168:	stp	x11, x10, [x3]
 16c:	mov	x9, #0xffffffffffffffff    	// #-1
 170:	ldr	x5, [sp, #584]
 174:	stp	x20, x6, [x3, #48]
 178:	mov	w6, #0xb                   	// #11
 17c:	stp	x28, x27, [x3, #80]
 180:	add	x20, x21, #0x38
 184:	mov	x1, x22
 188:	str	w7, [x3, #96]
 18c:	mov	x0, x24
 190:	str	x5, [x3, #104]
 194:	str	x26, [x3, #112]
 198:	strb	w25, [x3, #120]
 19c:	stp	xzr, xzr, [sp, #208]
 1a0:	ldr	x3, [x4]
 1a4:	ld1	{v0.16b, v1.16b}, [x23]
 1a8:	str	w6, [sp, #224]
 1ac:	ldp	x6, x7, [sp, #192]
 1b0:	str	x9, [sp, #232]
 1b4:	ldp	x4, x5, [sp, #272]
 1b8:	st1	{v0.16b, v1.16b}, [x8]
 1bc:	ldr	x2, [x2]
 1c0:	stp	x4, x5, [sp, #192]
 1c4:	stp	x6, x7, [sp, #240]
 1c8:	str	x3, [sp, #256]
 1cc:	str	x2, [sp, #264]
 1d0:	stp	x6, x7, [sp, #272]
 1d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 1d8:	ldp	x0, x1, [x20, #8]
 1dc:	cmp	x0, x1
 1e0:	b.eq	37c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x37c>  // b.none
 1e4:	mov	x1, x24
 1e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 1ec:	ldr	x0, [x20, #8]
 1f0:	add	x0, x0, #0x30
 1f4:	str	x0, [x20, #8]
 1f8:	ldr	x20, [x21, #56]
 1fc:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 200:	movk	x2, #0xaaab
 204:	mov	x1, #0x86a0                	// #34464
 208:	sub	x20, x0, x20
 20c:	movk	x1, #0x1, lsl #16
 210:	asr	x20, x20, #4
 214:	mul	x20, x20, x2
 218:	cmp	x20, x1
 21c:	b.hi	3c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x3c4>  // b.pmore
 220:	mov	x0, x24
 224:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 228:	mov	x0, x22
 22c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 230:	sub	x20, x20, #0x1
 234:	mov	x1, x24
 238:	add	x0, x19, #0x130
 23c:	stp	x21, x20, [sp, #272]
 240:	str	x20, [sp, #288]
 244:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 248:	ldr	x3, [sp, #208]
 24c:	cbz	x3, 260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x260>
 250:	add	x1, sp, #0xc0
 254:	mov	w2, #0x3                   	// #3
 258:	mov	x0, x1
 25c:	blr	x3
 260:	ldr	x0, [sp, #392]
 264:	cbz	x0, 26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x26c>
 268:	bl	0 <_ZdlPv>
 26c:	ldp	x19, x20, [sp, #368]
 270:	cmp	x19, x20
 274:	b.eq	2b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x2b0>  // b.none
 278:	ldr	x0, [x19, #32]
 27c:	add	x1, x19, #0x30
 280:	cmp	x0, x1
 284:	b.eq	28c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x28c>  // b.none
 288:	bl	0 <_ZdlPv>
 28c:	mov	x1, x19
 290:	ldr	x0, [x1], #16
 294:	cmp	x0, x1
 298:	b.eq	2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x2a0>  // b.none
 29c:	bl	0 <_ZdlPv>
 2a0:	add	x19, x19, #0x40
 2a4:	cmp	x20, x19
 2a8:	b.ne	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x278>  // b.any
 2ac:	ldr	x20, [sp, #368]
 2b0:	cbz	x20, 2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x2bc>
 2b4:	mov	x0, x20
 2b8:	bl	0 <_ZdlPv>
 2bc:	ldp	x19, x20, [sp, #344]
 2c0:	cmp	x19, x20
 2c4:	b.eq	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x2ec>  // b.none
 2c8:	mov	x1, x19
 2cc:	ldr	x0, [x1], #16
 2d0:	cmp	x0, x1
 2d4:	b.eq	2dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x2dc>  // b.none
 2d8:	bl	0 <_ZdlPv>
 2dc:	add	x19, x19, #0x20
 2e0:	cmp	x20, x19
 2e4:	b.ne	2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x2c8>  // b.any
 2e8:	ldr	x20, [sp, #344]
 2ec:	cbz	x20, 2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x2f8>
 2f0:	mov	x0, x20
 2f4:	bl	0 <_ZdlPv>
 2f8:	ldr	x0, [sp, #320]
 2fc:	cbz	x0, 304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x304>
 300:	bl	0 <_ZdlPv>
 304:	ldp	x29, x30, [sp]
 308:	ldp	x19, x20, [sp, #16]
 30c:	ldp	x21, x22, [sp, #32]
 310:	ldp	x23, x24, [sp, #48]
 314:	ldp	x25, x26, [sp, #64]
 318:	ldp	x27, x28, [sp, #80]
 31c:	add	sp, sp, #0x280
 320:	ret
 324:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 328:	tst	w0, #0xff
 32c:	b.eq	394 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x394>  // b.none
 330:	ldr	x0, [x19, #272]
 334:	mov	w1, #0x1                   	// #1
 338:	strb	w1, [sp, #184]
 33c:	ldrb	w0, [x0]
 340:	strb	w0, [sp, #185]
 344:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x64>
 348:	ldr	x0, [sp, #424]
 34c:	ldrb	w21, [sp, #185]
 350:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 354:	ldr	x2, [x0]
 358:	mov	w1, w21
 35c:	ldr	x2, [x2, #32]
 360:	blr	x2
 364:	mov	w2, w0
 368:	mov	x1, x23
 36c:	mov	x0, x20
 370:	strb	w2, [sp, #480]
 374:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 378:	b	94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x94>
 37c:	mov	x1, x0
 380:	mov	x2, x24
 384:	mov	x0, x20
 388:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 38c:	ldr	x0, [x21, #64]
 390:	b	1f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1f8>
 394:	ldr	w0, [x19, #152]
 398:	cmp	w0, #0x1c
 39c:	b.ne	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x64>  // b.any
 3a0:	add	x1, x19, #0xd0
 3a4:	add	x0, x19, #0x110
 3a8:	add	x20, x19, #0x8
 3ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 3b0:	mov	x0, x20
 3b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 3b8:	mov	w0, #0x2d01                	// #11521
 3bc:	strh	w0, [sp, #184]
 3c0:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x64>
 3c4:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldp	x19, x20, [x0]
  10:	stp	x21, x22, [sp, #32]
  14:	mov	x22, x0
  18:	stp	x23, x24, [sp, #48]
  1c:	stp	x25, x26, [sp, #64]
  20:	mov	x0, x19
  24:	stp	x27, x28, [sp, #80]
  28:	cmp	x20, x19
  2c:	b.eq	6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x6c>  // b.none
  30:	sub	x2, x20, x19
  34:	mov	w21, #0x0                   	// #0
  38:	clz	x0, x2
  3c:	mov	w3, w21
  40:	mov	w2, #0x3f                  	// #63
  44:	sub	w2, w2, w0
  48:	mov	x1, x20
  4c:	mov	x0, x19
  50:	sbfiz	x2, x2, #1, #32
  54:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  58:	mov	x0, x19
  5c:	mov	w2, w21
  60:	mov	x1, x20
  64:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  68:	ldp	x0, x19, [x22]
  6c:	mov	x1, x19
  70:	mov	w2, #0x0                   	// #0
  74:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  78:	ldr	x2, [x22, #8]
  7c:	add	x24, sp, #0x90
  80:	add	x1, x24, #0x10
  84:	add	x25, sp, #0xb0
  88:	add	x26, x25, #0x10
  8c:	mov	x20, #0x0                   	// #0
  90:	str	x1, [sp, #112]
  94:	mov	x1, x0
  98:	mov	x0, x22
  9c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  a0:	ldp	x0, x1, [x22]
  a4:	and	w3, w20, #0x3f
  a8:	and	w21, w20, #0xff
  ac:	mov	x2, x25
  b0:	lsr	x23, x20, #6
  b4:	str	w3, [sp, #108]
  b8:	strb	w21, [sp, #176]
  bc:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  c0:	tst	w0, #0xff
  c4:	b.ne	f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xf8>  // b.any
  c8:	ldp	x0, x1, [x22, #48]
  cc:	cmp	x0, x1
  d0:	b.ne	e0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xe0>  // b.any
  d4:	b	158 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x158>
  d8:	cmp	x1, x0
  dc:	b.eq	158 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x158>  // b.none
  e0:	ldrb	w3, [x0]
  e4:	add	x0, x0, #0x2
  e8:	ldurb	w2, [x0, #-1]
  ec:	cmp	w21, w3
  f0:	ccmp	w21, w2, #0x2, cs  // cs = hs, nlast
  f4:	b.hi	d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xd8>  // b.pmore
  f8:	mov	w0, #0x1                   	// #1
  fc:	str	w0, [sp, #104]
 100:	ldrb	w2, [sp, #108]
 104:	mov	x1, #0x1                   	// #1
 108:	add	x23, x22, x23, lsl #3
 10c:	ldrb	w0, [x22, #112]
 110:	add	x20, x20, x1
 114:	lsl	x19, x1, x2
 118:	ldr	w1, [sp, #104]
 11c:	cmp	w0, w1
 120:	ldr	x0, [x23, #120]
 124:	orr	x1, x19, x0
 128:	bic	x19, x0, x19
 12c:	csel	x19, x19, x1, eq  // eq = none
 130:	str	x19, [x23, #120]
 134:	cmp	x20, #0x100
 138:	b.ne	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xa0>  // b.any
 13c:	ldp	x19, x20, [sp, #16]
 140:	ldp	x21, x22, [sp, #32]
 144:	ldp	x23, x24, [sp, #48]
 148:	ldp	x25, x26, [sp, #64]
 14c:	ldp	x27, x28, [sp, #80]
 150:	ldp	x29, x30, [sp], #208
 154:	ret
 158:	ldrh	w2, [x22, #96]
 15c:	mov	w1, w21
 160:	ldrb	w3, [x22, #98]
 164:	ldr	x0, [x22, #104]
 168:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
 16c:	ands	w0, w0, #0xff
 170:	str	w0, [sp, #104]
 174:	b.ne	f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xf8>  // b.any
 178:	ldr	x6, [x22, #104]
 17c:	str	x6, [sp, #136]
 180:	ldp	x27, x28, [x22, #24]
 184:	mov	x0, x6
 188:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 18c:	mov	x3, x0
 190:	mov	x0, #0x1                   	// #1
 194:	str	x3, [sp, #120]
 198:	bl	0 <_Znwm>
 19c:	mov	x2, x0
 1a0:	ldr	x3, [sp, #120]
 1a4:	mov	x1, x0
 1a8:	strb	w21, [x2], #1
 1ac:	mov	x19, x0
 1b0:	mov	x0, x3
 1b4:	ldr	x3, [x3]
 1b8:	str	x2, [sp, #128]
 1bc:	ldr	x3, [x3, #40]
 1c0:	blr	x3
 1c4:	ldr	x6, [sp, #136]
 1c8:	mov	x0, x6
 1cc:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 1d0:	mov	x6, x0
 1d4:	ldr	x2, [sp, #128]
 1d8:	mov	x1, x19
 1dc:	mov	x0, x25
 1e0:	mov	w3, #0x0                   	// #0
 1e4:	str	x6, [sp, #120]
 1e8:	str	x26, [sp, #176]
 1ec:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
 1f0:	ldr	x6, [sp, #120]
 1f4:	mov	x8, x24
 1f8:	ldr	x1, [sp, #176]
 1fc:	mov	x0, x6
 200:	ldr	x2, [x6]
 204:	ldr	x3, [x2, #24]
 208:	ldr	x2, [sp, #184]
 20c:	add	x2, x1, x2
 210:	blr	x3
 214:	ldr	x0, [sp, #176]
 218:	cmp	x0, x26
 21c:	b.eq	224 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x224>  // b.none
 220:	bl	0 <_ZdlPv>
 224:	mov	x0, x19
 228:	bl	0 <_ZdlPv>
 22c:	mov	x1, x28
 230:	mov	x0, x27
 234:	mov	x2, x24
 238:	mov	w3, #0x0                   	// #0
 23c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
 240:	mov	x27, x0
 244:	ldr	x1, [sp, #112]
 248:	ldr	x0, [sp, #144]
 24c:	ldr	x28, [x22, #32]
 250:	cmp	x0, x1
 254:	b.eq	25c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x25c>  // b.none
 258:	bl	0 <_ZdlPv>
 25c:	cmp	x28, x27
 260:	b.ne	f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xf8>  // b.any
 264:	ldp	x27, x28, [x22, #72]
 268:	cmp	x27, x28
 26c:	b.ne	27c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x27c>  // b.any
 270:	b	100 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x100>
 274:	cmp	x28, x27
 278:	b.eq	100 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x100>  // b.none
 27c:	ldrh	w2, [x27]
 280:	mov	w1, w21
 284:	ldrb	w3, [x27, #2]
 288:	add	x27, x27, #0x4
 28c:	ldr	x0, [x22, #104]
 290:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
 294:	tst	w0, #0xff
 298:	b.ne	274 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x274>  // b.any
 29c:	b	f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xf8>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>:
   0:	sub	sp, sp, #0x260
   4:	mov	w3, #0x0                   	// #0
   8:	stp	x29, x30, [sp]
   c:	mov	x29, sp
  10:	ldr	x1, [x0, #272]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x20, x0
  1c:	ldr	x0, [x0, #392]
  20:	stp	x21, x22, [sp, #32]
  24:	stp	x23, x24, [sp, #48]
  28:	stp	x25, x26, [sp, #64]
  2c:	stp	x27, x28, [sp, #80]
  30:	ldrb	w5, [x1]
  34:	ldr	x4, [x0, #48]
  38:	ldr	x0, [x20, #384]
  3c:	ldrh	w4, [x4, x5, lsl #1]
  40:	ldr	x2, [x20, #280]
  44:	stp	xzr, xzr, [sp, #304]
  48:	ubfx	x4, x4, #8, #1
  4c:	stp	xzr, xzr, [sp, #320]
  50:	add	x2, x1, x2
  54:	stp	xzr, xzr, [sp, #336]
  58:	stp	xzr, xzr, [sp, #352]
  5c:	stp	xzr, xzr, [sp, #368]
  60:	stp	xzr, xzr, [sp, #384]
  64:	strh	wzr, [sp, #400]
  68:	strb	wzr, [sp, #402]
  6c:	str	x0, [sp, #408]
  70:	strb	w4, [sp, #416]
  74:	stp	xzr, xzr, [sp, #424]
  78:	stp	xzr, xzr, [sp, #440]
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  80:	ubfx	x1, x0, #16, #8
  84:	ands	w2, w0, #0xffff
  88:	mvn	w0, w1
  8c:	and	w0, w0, #0x1
  90:	csel	w0, w0, wzr, eq  // eq = none
  94:	cbnz	w0, 30c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x30c>
  98:	ldrb	w3, [sp, #402]
  9c:	add	x19, sp, #0x130
  a0:	ldrh	w4, [sp, #400]
  a4:	mov	x0, x19
  a8:	orr	w1, w3, w1
  ac:	strb	w1, [sp, #402]
  b0:	orr	w1, w2, w4
  b4:	add	x19, x19, #0x78
  b8:	strh	w1, [sp, #400]
  bc:	add	x22, sp, #0xd0
  c0:	add	x23, sp, #0x100
  c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  c8:	str	xzr, [sp, #192]
  cc:	ldp	x11, x10, [sp, #304]
  d0:	add	x1, sp, #0x240
  d4:	ldp	x5, x8, [sp, #320]
  d8:	stp	x5, x10, [sp, #152]
  dc:	ldr	w2, [sp, #400]
  e0:	ldp	x9, x7, [sp, #352]
  e4:	str	w2, [sp, #552]
  e8:	ld1	{v0.16b, v1.16b}, [x19]
  ec:	str	x9, [sp, #120]
  f0:	ldr	x4, [sp, #336]
  f4:	stp	x4, x8, [sp, #136]
  f8:	mov	x19, x1
  fc:	ldr	x2, [sp, #344]
 100:	st1	{v0.16b, v1.16b}, [x1]
 104:	ldrb	w24, [sp, #416]
 108:	ldr	x6, [sp, #368]
 10c:	stp	x6, x7, [sp, #104]
 110:	mov	x0, #0x98                  	// #152
 114:	str	x2, [sp, #128]
 118:	str	x11, [sp, #168]
 11c:	stp	xzr, xzr, [sp, #304]
 120:	stp	xzr, xzr, [sp, #320]
 124:	str	xzr, [sp, #336]
 128:	str	xzr, [sp, #344]
 12c:	stp	xzr, xzr, [sp, #352]
 130:	str	xzr, [sp, #368]
 134:	ldr	x21, [x20, #256]
 138:	ldp	x28, x27, [sp, #376]
 13c:	stp	xzr, xzr, [sp, #376]
 140:	ldr	x26, [sp, #392]
 144:	str	xzr, [sp, #392]
 148:	ldr	x25, [sp, #408]
 14c:	bl	0 <_Znwm>
 150:	ldp	x9, x2, [sp, #120]
 154:	mov	x3, x0
 158:	ldp	x4, x8, [sp, #136]
 15c:	str	x3, [sp, #176]
 160:	ldp	x6, x7, [sp, #104]
 164:	stp	x4, x2, [x3, #32]
 168:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 16c:	ldp	x5, x10, [sp, #152]
 170:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 174:	stp	x5, x8, [x3, #16]
 178:	add	x8, x3, #0x78
 17c:	ldr	w5, [sp, #552]
 180:	ldr	x11, [sp, #168]
 184:	stp	x11, x10, [x3]
 188:	mov	x1, x22
 18c:	stp	x9, x7, [x3, #48]
 190:	mov	w7, #0xb                   	// #11
 194:	mov	x0, x23
 198:	stp	x6, x28, [x3, #64]
 19c:	mov	x6, #0xffffffffffffffff    	// #-1
 1a0:	stp	x27, x26, [x3, #80]
 1a4:	str	w5, [x3, #96]
 1a8:	str	x25, [x3, #104]
 1ac:	strb	w24, [x3, #112]
 1b0:	stp	xzr, xzr, [sp, #192]
 1b4:	str	w7, [sp, #208]
 1b8:	ldr	x3, [x4]
 1bc:	ldr	x2, [x2]
 1c0:	ld1	{v0.16b, v1.16b}, [x19]
 1c4:	str	x6, [sp, #216]
 1c8:	ldp	x6, x7, [sp, #176]
 1cc:	add	x19, x21, #0x38
 1d0:	ldp	x4, x5, [sp, #256]
 1d4:	st1	{v0.16b, v1.16b}, [x8]
 1d8:	stp	x4, x5, [sp, #176]
 1dc:	stp	x6, x7, [sp, #224]
 1e0:	stp	x3, x2, [sp, #240]
 1e4:	stp	x6, x7, [sp, #256]
 1e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 1ec:	ldp	x0, x1, [x19, #8]
 1f0:	cmp	x0, x1
 1f4:	b.eq	2f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x2f4>  // b.none
 1f8:	mov	x1, x23
 1fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 200:	ldr	x1, [x19, #8]
 204:	add	x1, x1, #0x30
 208:	str	x1, [x19, #8]
 20c:	ldr	x19, [x21, #56]
 210:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 214:	movk	x2, #0xaaab
 218:	mov	x0, #0x86a0                	// #34464
 21c:	sub	x19, x1, x19
 220:	movk	x0, #0x1, lsl #16
 224:	asr	x19, x19, #4
 228:	mul	x19, x19, x2
 22c:	cmp	x19, x0
 230:	b.hi	30c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x30c>  // b.pmore
 234:	mov	x0, x23
 238:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 23c:	mov	x0, x22
 240:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 244:	sub	x19, x19, #0x1
 248:	mov	x1, x23
 24c:	add	x0, x20, #0x130
 250:	stp	x21, x19, [sp, #256]
 254:	str	x19, [sp, #272]
 258:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 25c:	ldr	x3, [sp, #192]
 260:	cbz	x3, 274 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x274>
 264:	add	x1, sp, #0xb0
 268:	mov	w2, #0x3                   	// #3
 26c:	mov	x0, x1
 270:	blr	x3
 274:	ldr	x0, [sp, #376]
 278:	cbz	x0, 280 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x280>
 27c:	bl	0 <_ZdlPv>
 280:	ldr	x0, [sp, #352]
 284:	cbz	x0, 28c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x28c>
 288:	bl	0 <_ZdlPv>
 28c:	ldp	x19, x20, [sp, #328]
 290:	cmp	x19, x20
 294:	b.eq	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x2bc>  // b.none
 298:	mov	x1, x19
 29c:	ldr	x0, [x1], #16
 2a0:	cmp	x0, x1
 2a4:	b.eq	2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x2ac>  // b.none
 2a8:	bl	0 <_ZdlPv>
 2ac:	add	x19, x19, #0x20
 2b0:	cmp	x20, x19
 2b4:	b.ne	298 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x298>  // b.any
 2b8:	ldr	x20, [sp, #328]
 2bc:	cbz	x20, 2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x2c8>
 2c0:	mov	x0, x20
 2c4:	bl	0 <_ZdlPv>
 2c8:	ldr	x0, [sp, #304]
 2cc:	cbz	x0, 2d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x2d4>
 2d0:	bl	0 <_ZdlPv>
 2d4:	ldp	x29, x30, [sp]
 2d8:	ldp	x19, x20, [sp, #16]
 2dc:	ldp	x21, x22, [sp, #32]
 2e0:	ldp	x23, x24, [sp, #48]
 2e4:	ldp	x25, x26, [sp, #64]
 2e8:	ldp	x27, x28, [sp, #80]
 2ec:	add	sp, sp, #0x260
 2f0:	ret
 2f4:	mov	x1, x0
 2f8:	mov	x2, x23
 2fc:	mov	x0, x19
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 304:	ldr	x1, [x21, #64]
 308:	b	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x20c>
 30c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>:
   0:	sub	sp, sp, #0x270
   4:	stp	x29, x30, [sp]
   8:	mov	x29, sp
   c:	ldr	w2, [x0]
  10:	ldr	x3, [x0, #384]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	stp	x25, x26, [sp, #64]
  28:	stp	x27, x28, [sp, #80]
  2c:	strh	wzr, [sp, #184]
  30:	stp	xzr, xzr, [sp, #320]
  34:	stp	xzr, xzr, [sp, #336]
  38:	stp	xzr, xzr, [sp, #352]
  3c:	stp	xzr, xzr, [sp, #368]
  40:	stp	xzr, xzr, [sp, #384]
  44:	stp	xzr, xzr, [sp, #400]
  48:	strh	wzr, [sp, #416]
  4c:	strb	wzr, [sp, #418]
  50:	str	x3, [sp, #424]
  54:	strb	w1, [sp, #432]
  58:	stp	xzr, xzr, [sp, #440]
  5c:	stp	xzr, xzr, [sp, #456]
  60:	tbz	w2, #4, 2c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2c4>
  64:	add	x20, sp, #0x140
  68:	add	x21, sp, #0xb8
  6c:	nop
  70:	mov	x2, x20
  74:	mov	x1, x21
  78:	mov	x0, x19
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  80:	tst	w0, #0xff
  84:	b.ne	70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x70>  // b.any
  88:	ldrb	w0, [sp, #184]
  8c:	add	x23, sp, #0x1d8
  90:	cbnz	w0, 2e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2e8>
  94:	mov	x0, x20
  98:	add	x20, x20, #0x78
  9c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  a0:	add	x23, x23, #0x78
  a4:	ldr	w1, [sp, #416]
  a8:	mov	x0, #0x98                  	// #152
  ac:	ld1	{v0.16b, v1.16b}, [x20]
  b0:	str	w1, [sp, #568]
  b4:	ldp	x11, x10, [sp, #320]
  b8:	stp	x10, x11, [sp, #160]
  bc:	ldrb	w25, [sp, #432]
  c0:	ldp	x5, x8, [sp, #336]
  c4:	st1	{v0.16b, v1.16b}, [x23]
  c8:	add	x21, sp, #0xe0
  cc:	ldp	x4, x2, [sp, #352]
  d0:	stp	x2, x4, [sp, #128]
  d4:	add	x24, sp, #0x110
  d8:	ldp	x20, x9, [sp, #368]
  dc:	stp	x8, x5, [sp, #144]
  e0:	ldr	x7, [sp, #384]
  e4:	stp	x7, x9, [sp, #112]
  e8:	str	xzr, [sp, #208]
  ec:	stp	xzr, xzr, [sp, #320]
  f0:	stp	xzr, xzr, [sp, #336]
  f4:	stp	xzr, xzr, [sp, #352]
  f8:	stp	xzr, xzr, [sp, #368]
  fc:	str	xzr, [sp, #384]
 100:	ldp	x6, x28, [sp, #392]
 104:	str	x6, [sp, #104]
 108:	stp	xzr, xzr, [sp, #392]
 10c:	ldr	x22, [x19, #256]
 110:	ldr	x27, [sp, #408]
 114:	str	xzr, [sp, #408]
 118:	ldr	x26, [sp, #424]
 11c:	bl	0 <_Znwm>
 120:	ldp	x9, x2, [sp, #120]
 124:	mov	x3, x0
 128:	ldp	x4, x8, [sp, #136]
 12c:	str	x3, [sp, #192]
 130:	ldp	x6, x7, [sp, #104]
 134:	stp	x4, x2, [x3, #32]
 138:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 13c:	ldp	x5, x10, [sp, #152]
 140:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 144:	stp	x5, x8, [x3, #16]
 148:	add	x8, x3, #0x78
 14c:	ldr	w5, [sp, #568]
 150:	ldr	x11, [sp, #168]
 154:	stp	x11, x10, [x3]
 158:	mov	x1, x21
 15c:	stp	x20, x9, [x3, #48]
 160:	add	x20, x22, #0x38
 164:	mov	x0, x24
 168:	stp	x7, x6, [x3, #64]
 16c:	mov	w7, #0xb                   	// #11
 170:	mov	x6, #0xffffffffffffffff    	// #-1
 174:	stp	x28, x27, [x3, #80]
 178:	str	w5, [x3, #96]
 17c:	str	x26, [x3, #104]
 180:	strb	w25, [x3, #112]
 184:	stp	xzr, xzr, [sp, #208]
 188:	str	w7, [sp, #224]
 18c:	ldr	x3, [x4]
 190:	ldr	x2, [x2]
 194:	ld1	{v0.16b, v1.16b}, [x23]
 198:	str	x6, [sp, #232]
 19c:	ldp	x6, x7, [sp, #192]
 1a0:	stp	x6, x7, [sp, #240]
 1a4:	ldp	x4, x5, [sp, #272]
 1a8:	st1	{v0.16b, v1.16b}, [x8]
 1ac:	stp	x4, x5, [sp, #192]
 1b0:	stp	x3, x2, [sp, #256]
 1b4:	stp	x6, x7, [sp, #272]
 1b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 1bc:	ldp	x0, x1, [x20, #8]
 1c0:	cmp	x0, x1
 1c4:	b.eq	300 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x300>  // b.none
 1c8:	mov	x1, x24
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 1d0:	ldr	x0, [x20, #8]
 1d4:	add	x0, x0, #0x30
 1d8:	str	x0, [x20, #8]
 1dc:	ldr	x20, [x22, #56]
 1e0:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1e4:	movk	x2, #0xaaab
 1e8:	mov	x1, #0x86a0                	// #34464
 1ec:	sub	x20, x0, x20
 1f0:	movk	x1, #0x1, lsl #16
 1f4:	asr	x20, x20, #4
 1f8:	mul	x20, x20, x2
 1fc:	cmp	x20, x1
 200:	b.hi	348 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x348>  // b.pmore
 204:	mov	x0, x24
 208:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 20c:	mov	x0, x21
 210:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 214:	sub	x20, x20, #0x1
 218:	mov	x1, x24
 21c:	add	x0, x19, #0x130
 220:	stp	x22, x20, [sp, #272]
 224:	str	x20, [sp, #288]
 228:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 22c:	ldr	x3, [sp, #208]
 230:	cbz	x3, 244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x244>
 234:	add	x1, sp, #0xc0
 238:	mov	w2, #0x3                   	// #3
 23c:	mov	x0, x1
 240:	blr	x3
 244:	ldr	x0, [sp, #392]
 248:	cbz	x0, 250 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x250>
 24c:	bl	0 <_ZdlPv>
 250:	ldr	x0, [sp, #368]
 254:	cbz	x0, 25c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x25c>
 258:	bl	0 <_ZdlPv>
 25c:	ldp	x19, x20, [sp, #344]
 260:	cmp	x19, x20
 264:	b.eq	28c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x28c>  // b.none
 268:	mov	x1, x19
 26c:	ldr	x0, [x1], #16
 270:	cmp	x0, x1
 274:	b.eq	27c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x27c>  // b.none
 278:	bl	0 <_ZdlPv>
 27c:	add	x19, x19, #0x20
 280:	cmp	x20, x19
 284:	b.ne	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x268>  // b.any
 288:	ldr	x20, [sp, #344]
 28c:	cbz	x20, 298 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x298>
 290:	mov	x0, x20
 294:	bl	0 <_ZdlPv>
 298:	ldr	x0, [sp, #320]
 29c:	cbz	x0, 2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2a4>
 2a0:	bl	0 <_ZdlPv>
 2a4:	ldp	x29, x30, [sp]
 2a8:	ldp	x19, x20, [sp, #16]
 2ac:	ldp	x21, x22, [sp, #32]
 2b0:	ldp	x23, x24, [sp, #48]
 2b4:	ldp	x25, x26, [sp, #64]
 2b8:	ldp	x27, x28, [sp, #80]
 2bc:	add	sp, sp, #0x270
 2c0:	ret
 2c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 2c8:	tst	w0, #0xff
 2cc:	b.eq	318 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x318>  // b.none
 2d0:	ldr	x0, [x19, #272]
 2d4:	mov	w1, #0x1                   	// #1
 2d8:	strb	w1, [sp, #184]
 2dc:	ldrb	w0, [x0]
 2e0:	strb	w0, [sp, #185]
 2e4:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x64>
 2e8:	ldrb	w2, [sp, #185]
 2ec:	mov	x1, x23
 2f0:	mov	x0, x20
 2f4:	strb	w2, [sp, #472]
 2f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 2fc:	b	94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x94>
 300:	mov	x1, x0
 304:	mov	x2, x24
 308:	mov	x0, x20
 30c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 310:	ldr	x0, [x22, #64]
 314:	b	1dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1dc>
 318:	ldr	w0, [x19, #152]
 31c:	cmp	w0, #0x1c
 320:	b.ne	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x64>  // b.any
 324:	add	x1, x19, #0xd0
 328:	add	x0, x19, #0x110
 32c:	add	x20, x19, #0x8
 330:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 334:	mov	x0, x20
 338:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 33c:	mov	w0, #0x2d01                	// #11521
 340:	strh	w0, [sp, #184]
 344:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x64>
 348:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-240]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	ldp	x20, x21, [x0]
  18:	stp	x23, x24, [sp, #48]
  1c:	stp	x25, x26, [sp, #64]
  20:	stp	x27, x28, [sp, #80]
  24:	mov	x0, x20
  28:	cmp	x21, x20
  2c:	b.eq	6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x6c>  // b.none
  30:	sub	x2, x21, x20
  34:	mov	w22, #0x0                   	// #0
  38:	clz	x0, x2
  3c:	mov	w3, w22
  40:	mov	w2, #0x3f                  	// #63
  44:	sub	w2, w2, w0
  48:	mov	x1, x21
  4c:	mov	x0, x20
  50:	sbfiz	x2, x2, #1, #32
  54:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  58:	mov	x0, x20
  5c:	mov	w2, w22
  60:	mov	x1, x21
  64:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  68:	ldp	x0, x20, [x19]
  6c:	mov	x1, x20
  70:	mov	w2, #0x0                   	// #0
  74:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  78:	ldr	x2, [x19, #8]
  7c:	add	x25, sp, #0xb0
  80:	mov	x1, x0
  84:	add	x23, sp, #0xd0
  88:	add	x26, x25, #0x10
  8c:	mov	x0, x19
  90:	mov	x22, #0x0                   	// #0
  94:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  98:	ldp	x0, x1, [x19]
  9c:	lsr	x3, x22, #6
  a0:	str	x3, [sp, #96]
  a4:	and	w3, w22, #0x3f
  a8:	and	w24, w22, #0xff
  ac:	mov	x2, x23
  b0:	str	w3, [sp, #108]
  b4:	strb	w24, [sp, #208]
  b8:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  bc:	ands	w20, w0, #0xff
  c0:	b.ne	348 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x348>  // b.any
  c4:	mov	x1, #0x1                   	// #1
  c8:	mov	w2, w24
  cc:	mov	x0, x25
  d0:	str	x26, [sp, #176]
  d4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  d8:	ldr	x0, [x19, #104]
  dc:	ldp	x27, x28, [sp, #176]
  e0:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  e4:	str	x28, [sp, #144]
  e8:	add	x1, x23, #0x10
  ec:	str	x1, [sp, #208]
  f0:	mov	x20, x0
  f4:	cmp	x28, #0xf
  f8:	b.hi	3e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x3e8>  // b.pmore
  fc:	cmp	x28, #0x1
 100:	b.ne	420 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x420>  // b.any
 104:	ldrb	w0, [x27]
 108:	add	x21, sp, #0x90
 10c:	strb	w0, [sp, #224]
 110:	str	x28, [sp, #216]
 114:	mov	x0, x20
 118:	strb	wzr, [x1, x28]
 11c:	mov	x8, x21
 120:	ldr	x2, [x20]
 124:	ldr	x3, [x2, #24]
 128:	ldp	x1, x2, [sp, #208]
 12c:	add	x2, x1, x2
 130:	blr	x3
 134:	ldr	x0, [sp, #208]
 138:	add	x1, x23, #0x10
 13c:	cmp	x0, x1
 140:	b.eq	148 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x148>  // b.none
 144:	bl	0 <_ZdlPv>
 148:	ldr	x0, [sp, #176]
 14c:	cmp	x0, x26
 150:	b.eq	158 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x158>  // b.none
 154:	bl	0 <_ZdlPv>
 158:	ldp	x28, x0, [x19, #48]
 15c:	str	x0, [sp, #112]
 160:	cmp	x28, x0
 164:	b.eq	218 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x218>  // b.none
 168:	ldp	x27, x20, [sp, #144]
 16c:	nop
 170:	ldr	x5, [x28, #8]
 174:	cmp	x5, x20
 178:	csel	x2, x5, x20, ls  // ls = plast
 17c:	cbz	x2, 198 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x198>
 180:	ldr	x0, [x28]
 184:	mov	x1, x27
 188:	str	x5, [sp, #120]
 18c:	bl	0 <memcmp>
 190:	ldr	x5, [sp, #120]
 194:	cbnz	w0, 1b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x1b4>
 198:	sub	x0, x5, x20
 19c:	mov	x1, #0x7fffffff            	// #2147483647
 1a0:	cmp	x0, x1
 1a4:	b.gt	208 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x208>
 1a8:	mov	x1, #0xffffffff80000000    	// #-2147483648
 1ac:	cmp	x0, x1
 1b0:	b.lt	1bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x1bc>  // b.tstop
 1b4:	cmp	w0, #0x0
 1b8:	b.gt	208 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x208>
 1bc:	ldr	x5, [x28, #40]
 1c0:	cmp	x20, x5
 1c4:	csel	x2, x20, x5, ls  // ls = plast
 1c8:	cbz	x2, 1e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x1e4>
 1cc:	ldr	x1, [x28, #32]
 1d0:	mov	x0, x27
 1d4:	str	x5, [sp, #120]
 1d8:	bl	0 <memcmp>
 1dc:	ldr	x5, [sp, #120]
 1e0:	cbnz	w0, 200 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x200>
 1e4:	sub	x0, x20, x5
 1e8:	mov	x1, #0x7fffffff            	// #2147483647
 1ec:	cmp	x0, x1
 1f0:	b.gt	208 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x208>
 1f4:	mov	x1, #0xffffffff80000000    	// #-2147483648
 1f8:	cmp	x0, x1
 1fc:	b.lt	3e0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x3e0>  // b.tstop
 200:	cmp	w0, #0x0
 204:	b.le	3e0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x3e0>
 208:	ldr	x0, [sp, #112]
 20c:	add	x28, x28, #0x40
 210:	cmp	x0, x28
 214:	b.ne	170 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x170>  // b.any
 218:	ldrh	w2, [x19, #96]
 21c:	mov	w1, w24
 220:	ldrb	w3, [x19, #98]
 224:	ldr	x0, [x19, #112]
 228:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
 22c:	ands	w20, w0, #0xff
 230:	b.ne	330 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x330>  // b.any
 234:	ldr	x6, [x19, #112]
 238:	add	x5, x23, #0x10
 23c:	ldp	x0, x28, [x19, #24]
 240:	str	x0, [sp, #112]
 244:	stp	x6, x5, [sp, #128]
 248:	mov	x0, x6
 24c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 250:	mov	x3, x0
 254:	mov	x0, #0x1                   	// #1
 258:	str	x3, [sp, #120]
 25c:	bl	0 <_Znwm>
 260:	mov	x2, x0
 264:	ldr	x3, [sp, #120]
 268:	mov	x1, x0
 26c:	strb	w24, [x2], #1
 270:	mov	x27, x0
 274:	mov	x0, x3
 278:	ldr	x3, [x3]
 27c:	str	x2, [sp, #120]
 280:	ldr	x3, [x3, #40]
 284:	blr	x3
 288:	ldr	x6, [sp, #128]
 28c:	mov	x0, x6
 290:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 294:	mov	x6, x0
 298:	ldr	x2, [sp, #120]
 29c:	mov	x1, x27
 2a0:	ldr	x5, [sp, #136]
 2a4:	mov	x0, x23
 2a8:	mov	w3, #0x0                   	// #0
 2ac:	stp	x5, x6, [sp, #120]
 2b0:	str	x5, [sp, #208]
 2b4:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
 2b8:	ldr	x6, [sp, #128]
 2bc:	mov	x8, x25
 2c0:	ldr	x1, [sp, #208]
 2c4:	mov	x0, x6
 2c8:	ldr	x2, [x6]
 2cc:	ldr	x3, [x2, #24]
 2d0:	ldr	x2, [sp, #216]
 2d4:	add	x2, x1, x2
 2d8:	blr	x3
 2dc:	ldr	x5, [sp, #120]
 2e0:	ldr	x0, [sp, #208]
 2e4:	cmp	x0, x5
 2e8:	b.eq	2f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x2f0>  // b.none
 2ec:	bl	0 <_ZdlPv>
 2f0:	mov	x0, x27
 2f4:	bl	0 <_ZdlPv>
 2f8:	ldr	x0, [sp, #112]
 2fc:	mov	x1, x28
 300:	mov	x2, x25
 304:	mov	w3, #0x0                   	// #0
 308:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
 30c:	mov	x27, x0
 310:	ldr	x0, [sp, #176]
 314:	ldr	x28, [x19, #32]
 318:	cmp	x0, x26
 31c:	b.eq	324 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x324>  // b.none
 320:	bl	0 <_ZdlPv>
 324:	cmp	x28, x27
 328:	b.eq	3a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x3a0>  // b.none
 32c:	mov	w20, #0x1                   	// #1
 330:	ldr	x27, [sp, #144]
 334:	add	x21, x21, #0x10
 338:	cmp	x27, x21
 33c:	b.eq	348 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x348>  // b.none
 340:	mov	x0, x27
 344:	bl	0 <_ZdlPv>
 348:	ldr	x0, [sp, #96]
 34c:	add	x22, x22, #0x1
 350:	ldrb	w2, [x19, #120]
 354:	ldrb	w3, [sp, #108]
 358:	add	x1, x19, x0, lsl #3
 35c:	cmp	w2, w20
 360:	mov	x0, #0x1                   	// #1
 364:	lsl	x0, x0, x3
 368:	ldr	x2, [x1, #128]
 36c:	orr	x3, x0, x2
 370:	bic	x0, x2, x0
 374:	csel	x0, x0, x3, eq  // eq = none
 378:	str	x0, [x1, #128]
 37c:	cmp	x22, #0x100
 380:	b.ne	98 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x98>  // b.any
 384:	ldp	x19, x20, [sp, #16]
 388:	ldp	x21, x22, [sp, #32]
 38c:	ldp	x23, x24, [sp, #48]
 390:	ldp	x25, x26, [sp, #64]
 394:	ldp	x27, x28, [sp, #80]
 398:	ldp	x29, x30, [sp], #240
 39c:	ret
 3a0:	ldp	x27, x28, [x19, #72]
 3a4:	cmp	x27, x28
 3a8:	b.ne	3b8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x3b8>  // b.any
 3ac:	b	330 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x330>
 3b0:	cmp	x28, x27
 3b4:	b.eq	330 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x330>  // b.none
 3b8:	ldrh	w2, [x27]
 3bc:	mov	w1, w24
 3c0:	ldrb	w3, [x27, #2]
 3c4:	add	x27, x27, #0x4
 3c8:	ldr	x0, [x19, #112]
 3cc:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
 3d0:	tst	w0, #0xff
 3d4:	b.ne	3b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x3b0>  // b.any
 3d8:	mov	w20, #0x1                   	// #1
 3dc:	b	330 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x330>
 3e0:	mov	w20, #0x1                   	// #1
 3e4:	b	334 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x334>
 3e8:	add	x21, sp, #0x90
 3ec:	mov	x0, x23
 3f0:	mov	x1, x21
 3f4:	mov	x2, #0x0                   	// #0
 3f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 3fc:	str	x0, [sp, #208]
 400:	ldr	x1, [sp, #144]
 404:	str	x1, [sp, #224]
 408:	mov	x2, x28
 40c:	mov	x1, x27
 410:	bl	0 <memcpy>
 414:	ldr	x28, [sp, #144]
 418:	ldr	x1, [sp, #208]
 41c:	b	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x110>
 420:	add	x21, sp, #0x90
 424:	cbz	x28, 110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x110>
 428:	mov	x0, x1
 42c:	add	x21, sp, #0x90
 430:	b	408 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x408>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>:
   0:	sub	sp, sp, #0x270
   4:	mov	w3, #0x0                   	// #0
   8:	stp	x29, x30, [sp]
   c:	mov	x29, sp
  10:	ldr	x1, [x0, #272]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x20, x0
  1c:	ldr	x0, [x0, #392]
  20:	stp	x21, x22, [sp, #32]
  24:	stp	x23, x24, [sp, #48]
  28:	stp	x25, x26, [sp, #64]
  2c:	stp	x27, x28, [sp, #80]
  30:	ldrb	w5, [x1]
  34:	ldr	x4, [x0, #48]
  38:	ldr	x0, [x20, #384]
  3c:	ldrh	w4, [x4, x5, lsl #1]
  40:	ldr	x2, [x20, #280]
  44:	stp	xzr, xzr, [sp, #304]
  48:	ubfx	x4, x4, #8, #1
  4c:	stp	xzr, xzr, [sp, #320]
  50:	add	x2, x1, x2
  54:	stp	xzr, xzr, [sp, #336]
  58:	stp	xzr, xzr, [sp, #352]
  5c:	stp	xzr, xzr, [sp, #368]
  60:	stp	xzr, xzr, [sp, #384]
  64:	strh	wzr, [sp, #400]
  68:	strb	wzr, [sp, #402]
  6c:	stp	x0, x0, [sp, #408]
  70:	strb	w4, [sp, #424]
  74:	stp	xzr, xzr, [sp, #432]
  78:	stp	xzr, xzr, [sp, #448]
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  80:	ubfx	x1, x0, #16, #8
  84:	ands	w2, w0, #0xffff
  88:	mvn	w0, w1
  8c:	and	w0, w0, #0x1
  90:	csel	w0, w0, wzr, eq  // eq = none
  94:	cbnz	w0, 364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x364>
  98:	ldrb	w3, [sp, #402]
  9c:	add	x19, sp, #0x130
  a0:	ldrh	w4, [sp, #400]
  a4:	mov	x0, x19
  a8:	orr	w1, w3, w1
  ac:	strb	w1, [sp, #402]
  b0:	orr	w1, w2, w4
  b4:	add	x19, x19, #0x80
  b8:	strh	w1, [sp, #400]
  bc:	add	x22, sp, #0xd0
  c0:	add	x23, sp, #0x100
  c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  c8:	ldp	x11, x10, [sp, #304]
  cc:	add	x1, sp, #0x250
  d0:	ldp	x5, x8, [sp, #320]
  d4:	stp	x5, x10, [sp, #152]
  d8:	ldr	w2, [sp, #400]
  dc:	ldp	x9, x6, [sp, #352]
  e0:	str	w2, [sp, #560]
  e4:	ld1	{v0.16b, v1.16b}, [x19]
  e8:	mov	x19, x1
  ec:	ldr	x4, [sp, #336]
  f0:	str	x9, [sp, #120]
  f4:	ldr	x2, [sp, #344]
  f8:	str	x2, [sp, #128]
  fc:	ldr	x7, [sp, #368]
 100:	stp	x7, x6, [sp, #104]
 104:	ldr	x0, [sp, #408]
 108:	stp	x4, x8, [sp, #136]
 10c:	str	x11, [sp, #168]
 110:	stp	xzr, xzr, [sp, #304]
 114:	stp	xzr, xzr, [sp, #320]
 118:	str	xzr, [sp, #336]
 11c:	str	xzr, [sp, #344]
 120:	stp	xzr, xzr, [sp, #352]
 124:	str	xzr, [sp, #368]
 128:	str	x0, [sp, #568]
 12c:	mov	x0, #0xa0                  	// #160
 130:	ldp	x28, x27, [sp, #376]
 134:	st1	{v0.16b, v1.16b}, [x1]
 138:	ldrb	w24, [sp, #424]
 13c:	str	xzr, [sp, #192]
 140:	stp	xzr, xzr, [sp, #376]
 144:	ldr	x21, [x20, #256]
 148:	ldr	x26, [sp, #392]
 14c:	str	xzr, [sp, #392]
 150:	ldr	x25, [sp, #416]
 154:	bl	0 <_Znwm>
 158:	ldp	x4, x8, [sp, #136]
 15c:	mov	x3, x0
 160:	ldp	x7, x6, [sp, #104]
 164:	str	x3, [sp, #176]
 168:	ldp	x9, x2, [sp, #120]
 16c:	stp	x4, x2, [x3, #32]
 170:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 174:	ldp	x5, x10, [sp, #152]
 178:	stp	x5, x8, [x3, #16]
 17c:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 180:	stp	x7, x28, [x3, #64]
 184:	add	x8, x3, #0x80
 188:	ldr	w7, [sp, #560]
 18c:	ldr	x11, [sp, #168]
 190:	stp	x11, x10, [x3]
 194:	mov	x1, x22
 198:	ldr	x5, [sp, #568]
 19c:	stp	x9, x6, [x3, #48]
 1a0:	mov	w6, #0xb                   	// #11
 1a4:	stp	x27, x26, [x3, #80]
 1a8:	mov	x9, #0xffffffffffffffff    	// #-1
 1ac:	mov	x0, x23
 1b0:	str	w7, [x3, #96]
 1b4:	str	x5, [x3, #104]
 1b8:	str	x25, [x3, #112]
 1bc:	strb	w24, [x3, #120]
 1c0:	stp	xzr, xzr, [sp, #192]
 1c4:	ldr	x3, [x4]
 1c8:	ld1	{v0.16b, v1.16b}, [x19]
 1cc:	str	w6, [sp, #208]
 1d0:	ldp	x6, x7, [sp, #176]
 1d4:	add	x19, x21, #0x38
 1d8:	ldp	x4, x5, [sp, #256]
 1dc:	st1	{v0.16b, v1.16b}, [x8]
 1e0:	ldr	x2, [x2]
 1e4:	stp	x4, x5, [sp, #176]
 1e8:	str	x9, [sp, #216]
 1ec:	stp	x6, x7, [sp, #224]
 1f0:	str	x3, [sp, #240]
 1f4:	str	x2, [sp, #248]
 1f8:	stp	x6, x7, [sp, #256]
 1fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 200:	ldp	x0, x1, [x19, #8]
 204:	cmp	x0, x1
 208:	b.eq	34c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x34c>  // b.none
 20c:	mov	x1, x23
 210:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 214:	ldr	x1, [x19, #8]
 218:	add	x1, x1, #0x30
 21c:	str	x1, [x19, #8]
 220:	ldr	x19, [x21, #56]
 224:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 228:	movk	x2, #0xaaab
 22c:	mov	x0, #0x86a0                	// #34464
 230:	sub	x19, x1, x19
 234:	movk	x0, #0x1, lsl #16
 238:	asr	x19, x19, #4
 23c:	mul	x19, x19, x2
 240:	cmp	x19, x0
 244:	b.hi	364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x364>  // b.pmore
 248:	mov	x0, x23
 24c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 250:	mov	x0, x22
 254:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 258:	sub	x19, x19, #0x1
 25c:	mov	x1, x23
 260:	add	x0, x20, #0x130
 264:	stp	x21, x19, [sp, #256]
 268:	str	x19, [sp, #272]
 26c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 270:	ldr	x3, [sp, #192]
 274:	cbz	x3, 288 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x288>
 278:	add	x1, sp, #0xb0
 27c:	mov	w2, #0x3                   	// #3
 280:	mov	x0, x1
 284:	blr	x3
 288:	ldr	x0, [sp, #376]
 28c:	cbz	x0, 294 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x294>
 290:	bl	0 <_ZdlPv>
 294:	ldp	x19, x20, [sp, #352]
 298:	cmp	x19, x20
 29c:	b.eq	2d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2d8>  // b.none
 2a0:	ldr	x0, [x19, #32]
 2a4:	add	x1, x19, #0x30
 2a8:	cmp	x0, x1
 2ac:	b.eq	2b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2b4>  // b.none
 2b0:	bl	0 <_ZdlPv>
 2b4:	mov	x1, x19
 2b8:	ldr	x0, [x1], #16
 2bc:	cmp	x0, x1
 2c0:	b.eq	2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2c8>  // b.none
 2c4:	bl	0 <_ZdlPv>
 2c8:	add	x19, x19, #0x40
 2cc:	cmp	x20, x19
 2d0:	b.ne	2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2a0>  // b.any
 2d4:	ldr	x20, [sp, #352]
 2d8:	cbz	x20, 2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2e4>
 2dc:	mov	x0, x20
 2e0:	bl	0 <_ZdlPv>
 2e4:	ldp	x19, x20, [sp, #328]
 2e8:	cmp	x19, x20
 2ec:	b.eq	314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x314>  // b.none
 2f0:	mov	x1, x19
 2f4:	ldr	x0, [x1], #16
 2f8:	cmp	x0, x1
 2fc:	b.eq	304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x304>  // b.none
 300:	bl	0 <_ZdlPv>
 304:	add	x19, x19, #0x20
 308:	cmp	x20, x19
 30c:	b.ne	2f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x2f0>  // b.any
 310:	ldr	x20, [sp, #328]
 314:	cbz	x20, 320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x320>
 318:	mov	x0, x20
 31c:	bl	0 <_ZdlPv>
 320:	ldr	x0, [sp, #304]
 324:	cbz	x0, 32c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x32c>
 328:	bl	0 <_ZdlPv>
 32c:	ldp	x29, x30, [sp]
 330:	ldp	x19, x20, [sp, #16]
 334:	ldp	x21, x22, [sp, #32]
 338:	ldp	x23, x24, [sp, #48]
 33c:	ldp	x25, x26, [sp, #64]
 340:	ldp	x27, x28, [sp, #80]
 344:	add	sp, sp, #0x270
 348:	ret
 34c:	mov	x1, x0
 350:	mov	x2, x23
 354:	mov	x0, x19
 358:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 35c:	ldr	x1, [x21, #64]
 360:	b	220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x220>
 364:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>:
   0:	sub	sp, sp, #0x280
   4:	stp	x29, x30, [sp]
   8:	mov	x29, sp
   c:	ldr	w3, [x0]
  10:	ldr	x2, [x0, #384]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	stp	x25, x26, [sp, #64]
  28:	stp	x27, x28, [sp, #80]
  2c:	strh	wzr, [sp, #184]
  30:	stp	xzr, xzr, [sp, #320]
  34:	stp	xzr, xzr, [sp, #336]
  38:	stp	xzr, xzr, [sp, #352]
  3c:	stp	xzr, xzr, [sp, #368]
  40:	stp	xzr, xzr, [sp, #384]
  44:	stp	xzr, xzr, [sp, #400]
  48:	strh	wzr, [sp, #416]
  4c:	strb	wzr, [sp, #418]
  50:	stp	x2, x2, [sp, #424]
  54:	strb	w1, [sp, #440]
  58:	stp	xzr, xzr, [sp, #448]
  5c:	stp	xzr, xzr, [sp, #464]
  60:	tbz	w3, #4, 324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x324>
  64:	add	x20, sp, #0x140
  68:	add	x21, sp, #0xb8
  6c:	nop
  70:	mov	x2, x20
  74:	mov	x1, x21
  78:	mov	x0, x19
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  80:	tst	w0, #0xff
  84:	b.ne	70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x70>  // b.any
  88:	ldrb	w0, [sp, #184]
  8c:	add	x23, sp, #0x1e0
  90:	cbnz	w0, 348 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x348>
  94:	mov	x0, x20
  98:	add	x20, x20, #0x80
  9c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  a0:	add	x23, x23, #0x80
  a4:	ldp	x11, x10, [sp, #320]
  a8:	str	x11, [sp, #168]
  ac:	ld1	{v0.16b, v1.16b}, [x20]
  b0:	stp	xzr, xzr, [sp, #320]
  b4:	ldr	w2, [sp, #416]
  b8:	ldp	x5, x8, [sp, #336]
  bc:	str	w2, [sp, #576]
  c0:	ldp	x20, x6, [sp, #368]
  c4:	stp	x5, x10, [sp, #152]
  c8:	mov	x0, #0xa0                  	// #160
  cc:	ldp	x9, x7, [sp, #384]
  d0:	stp	x9, x6, [sp, #112]
  d4:	add	x22, sp, #0xe0
  d8:	ldr	x4, [sp, #352]
  dc:	stp	x4, x8, [sp, #136]
  e0:	add	x24, sp, #0x110
  e4:	ldr	x2, [sp, #360]
  e8:	str	x2, [sp, #128]
  ec:	ldr	x1, [sp, #424]
  f0:	stp	xzr, xzr, [sp, #336]
  f4:	str	xzr, [sp, #352]
  f8:	str	xzr, [sp, #360]
  fc:	stp	xzr, xzr, [sp, #368]
 100:	str	xzr, [sp, #384]
 104:	str	x1, [sp, #584]
 108:	str	x7, [sp, #104]
 10c:	ldrb	w25, [sp, #440]
 110:	st1	{v0.16b, v1.16b}, [x23]
 114:	str	xzr, [sp, #208]
 118:	str	xzr, [sp, #392]
 11c:	ldr	x21, [x19, #256]
 120:	ldp	x28, x27, [sp, #400]
 124:	stp	xzr, xzr, [sp, #400]
 128:	ldr	x26, [sp, #432]
 12c:	bl	0 <_Znwm>
 130:	ldp	x4, x8, [sp, #136]
 134:	mov	x3, x0
 138:	ldp	x6, x2, [sp, #120]
 13c:	str	x3, [sp, #192]
 140:	ldp	x7, x9, [sp, #104]
 144:	stp	x4, x2, [x3, #32]
 148:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 14c:	ldp	x5, x10, [sp, #152]
 150:	stp	x5, x8, [x3, #16]
 154:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 158:	stp	x9, x7, [x3, #64]
 15c:	add	x8, x3, #0x80
 160:	ldr	w7, [sp, #576]
 164:	ldr	x11, [sp, #168]
 168:	stp	x11, x10, [x3]
 16c:	mov	x9, #0xffffffffffffffff    	// #-1
 170:	ldr	x5, [sp, #584]
 174:	stp	x20, x6, [x3, #48]
 178:	mov	w6, #0xb                   	// #11
 17c:	stp	x28, x27, [x3, #80]
 180:	add	x20, x21, #0x38
 184:	mov	x1, x22
 188:	str	w7, [x3, #96]
 18c:	mov	x0, x24
 190:	str	x5, [x3, #104]
 194:	str	x26, [x3, #112]
 198:	strb	w25, [x3, #120]
 19c:	stp	xzr, xzr, [sp, #208]
 1a0:	ldr	x3, [x4]
 1a4:	ld1	{v0.16b, v1.16b}, [x23]
 1a8:	str	w6, [sp, #224]
 1ac:	ldp	x6, x7, [sp, #192]
 1b0:	str	x9, [sp, #232]
 1b4:	ldp	x4, x5, [sp, #272]
 1b8:	st1	{v0.16b, v1.16b}, [x8]
 1bc:	ldr	x2, [x2]
 1c0:	stp	x4, x5, [sp, #192]
 1c4:	stp	x6, x7, [sp, #240]
 1c8:	str	x3, [sp, #256]
 1cc:	str	x2, [sp, #264]
 1d0:	stp	x6, x7, [sp, #272]
 1d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 1d8:	ldp	x0, x1, [x20, #8]
 1dc:	cmp	x0, x1
 1e0:	b.eq	360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x360>  // b.none
 1e4:	mov	x1, x24
 1e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 1ec:	ldr	x0, [x20, #8]
 1f0:	add	x0, x0, #0x30
 1f4:	str	x0, [x20, #8]
 1f8:	ldr	x20, [x21, #56]
 1fc:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 200:	movk	x2, #0xaaab
 204:	mov	x1, #0x86a0                	// #34464
 208:	sub	x20, x0, x20
 20c:	movk	x1, #0x1, lsl #16
 210:	asr	x20, x20, #4
 214:	mul	x20, x20, x2
 218:	cmp	x20, x1
 21c:	b.hi	3a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x3a8>  // b.pmore
 220:	mov	x0, x24
 224:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 228:	mov	x0, x22
 22c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 230:	sub	x20, x20, #0x1
 234:	mov	x1, x24
 238:	add	x0, x19, #0x130
 23c:	stp	x21, x20, [sp, #272]
 240:	str	x20, [sp, #288]
 244:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 248:	ldr	x3, [sp, #208]
 24c:	cbz	x3, 260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x260>
 250:	add	x1, sp, #0xc0
 254:	mov	w2, #0x3                   	// #3
 258:	mov	x0, x1
 25c:	blr	x3
 260:	ldr	x0, [sp, #392]
 264:	cbz	x0, 26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x26c>
 268:	bl	0 <_ZdlPv>
 26c:	ldp	x19, x20, [sp, #368]
 270:	cmp	x19, x20
 274:	b.eq	2b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2b0>  // b.none
 278:	ldr	x0, [x19, #32]
 27c:	add	x1, x19, #0x30
 280:	cmp	x0, x1
 284:	b.eq	28c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x28c>  // b.none
 288:	bl	0 <_ZdlPv>
 28c:	mov	x1, x19
 290:	ldr	x0, [x1], #16
 294:	cmp	x0, x1
 298:	b.eq	2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2a0>  // b.none
 29c:	bl	0 <_ZdlPv>
 2a0:	add	x19, x19, #0x40
 2a4:	cmp	x20, x19
 2a8:	b.ne	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x278>  // b.any
 2ac:	ldr	x20, [sp, #368]
 2b0:	cbz	x20, 2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2bc>
 2b4:	mov	x0, x20
 2b8:	bl	0 <_ZdlPv>
 2bc:	ldp	x19, x20, [sp, #344]
 2c0:	cmp	x19, x20
 2c4:	b.eq	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2ec>  // b.none
 2c8:	mov	x1, x19
 2cc:	ldr	x0, [x1], #16
 2d0:	cmp	x0, x1
 2d4:	b.eq	2dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2dc>  // b.none
 2d8:	bl	0 <_ZdlPv>
 2dc:	add	x19, x19, #0x20
 2e0:	cmp	x20, x19
 2e4:	b.ne	2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2c8>  // b.any
 2e8:	ldr	x20, [sp, #344]
 2ec:	cbz	x20, 2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2f8>
 2f0:	mov	x0, x20
 2f4:	bl	0 <_ZdlPv>
 2f8:	ldr	x0, [sp, #320]
 2fc:	cbz	x0, 304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x304>
 300:	bl	0 <_ZdlPv>
 304:	ldp	x29, x30, [sp]
 308:	ldp	x19, x20, [sp, #16]
 30c:	ldp	x21, x22, [sp, #32]
 310:	ldp	x23, x24, [sp, #48]
 314:	ldp	x25, x26, [sp, #64]
 318:	ldp	x27, x28, [sp, #80]
 31c:	add	sp, sp, #0x280
 320:	ret
 324:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 328:	tst	w0, #0xff
 32c:	b.eq	378 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x378>  // b.none
 330:	ldr	x0, [x19, #272]
 334:	mov	w1, #0x1                   	// #1
 338:	strb	w1, [sp, #184]
 33c:	ldrb	w0, [x0]
 340:	strb	w0, [sp, #185]
 344:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x64>
 348:	ldrb	w2, [sp, #185]
 34c:	mov	x1, x23
 350:	mov	x0, x20
 354:	strb	w2, [sp, #480]
 358:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 35c:	b	94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x94>
 360:	mov	x1, x0
 364:	mov	x2, x24
 368:	mov	x0, x20
 36c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 370:	ldr	x0, [x21, #64]
 374:	b	1f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1f8>
 378:	ldr	w0, [x19, #152]
 37c:	cmp	w0, #0x1c
 380:	b.ne	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x64>  // b.any
 384:	add	x1, x19, #0xd0
 388:	add	x0, x19, #0x110
 38c:	add	x20, x19, #0x8
 390:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 394:	mov	x0, x20
 398:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 39c:	mov	w0, #0x2d01                	// #11521
 3a0:	strh	w0, [sp, #184]
 3a4:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x64>
 3a8:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldp	x19, x20, [x0]
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	stp	x25, x26, [sp, #64]
  1c:	mov	x26, x0
  20:	cmp	x20, x19
  24:	stp	x27, x28, [sp, #80]
  28:	str	x0, [sp, #96]
  2c:	b.eq	334 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x334>  // b.none
  30:	sub	x2, x20, x19
  34:	mov	w21, #0x0                   	// #0
  38:	clz	x0, x2
  3c:	mov	w3, w21
  40:	mov	w2, #0x3f                  	// #63
  44:	sub	w2, w2, w0
  48:	mov	x1, x20
  4c:	mov	x0, x19
  50:	sbfiz	x2, x2, #1, #32
  54:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  58:	mov	x0, x19
  5c:	mov	w2, w21
  60:	mov	x1, x20
  64:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  68:	ldp	x0, x19, [x26]
  6c:	mov	x1, x19
  70:	mov	w2, #0x0                   	// #0
  74:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  78:	ldr	x2, [x26, #8]
  7c:	add	x21, sp, #0xb0
  80:	add	x1, x21, #0x10
  84:	add	x25, sp, #0x90
  88:	str	x1, [sp, #96]
  8c:	add	x1, x25, #0x10
  90:	mov	x20, #0x0                   	// #0
  94:	str	x1, [sp, #112]
  98:	mov	x1, x0
  9c:	mov	x0, x26
  a0:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  a4:	nop
  a8:	ldr	x0, [x26, #104]
  ac:	and	w22, w20, #0xff
  b0:	ldp	x23, x27, [x26]
  b4:	lsr	x24, x20, #6
  b8:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  bc:	and	w2, w20, #0x3f
  c0:	str	w2, [sp, #108]
  c4:	ldr	x2, [x0]
  c8:	mov	w1, w22
  cc:	ldr	x2, [x2, #32]
  d0:	blr	x2
  d4:	mov	w3, w0
  d8:	mov	x1, x27
  dc:	mov	x0, x23
  e0:	mov	x2, x21
  e4:	strb	w3, [sp, #176]
  e8:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  ec:	tst	w0, #0xff
  f0:	b.ne	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x190>  // b.any
  f4:	ldp	x23, x19, [x26, #48]
  f8:	cmp	x23, x19
  fc:	b.ne	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x11c>  // b.any
 100:	b	1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x1e8>
 104:	cmp	w5, w0
 108:	add	x23, x23, #0x2
 10c:	ccmp	w3, w0, #0x0, ls  // ls = plast
 110:	b.cs	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x190>  // b.hs, b.nlast
 114:	cmp	x19, x23
 118:	b.eq	1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x1e8>  // b.none
 11c:	ldrb	w5, [x23]
 120:	mov	x0, x21
 124:	ldrb	w3, [x23, #1]
 128:	ldr	x1, [x26, #104]
 12c:	str	w3, [sp, #120]
 130:	str	w5, [sp, #128]
 134:	bl	0 <_ZNSt6localeC1ERKS_>
 138:	mov	x0, x21
 13c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 140:	mov	x27, x0
 144:	mov	x0, x21
 148:	bl	0 <_ZNSt6localeD1Ev>
 14c:	mov	w1, w22
 150:	mov	x0, x27
 154:	ldr	x6, [x27]
 158:	ldr	x6, [x6, #32]
 15c:	blr	x6
 160:	and	w28, w0, #0xff
 164:	ldr	x6, [x27]
 168:	mov	x0, x27
 16c:	mov	w1, w22
 170:	ldr	x6, [x6, #16]
 174:	blr	x6
 178:	and	w0, w0, #0xff
 17c:	ldr	w5, [sp, #128]
 180:	ldr	w3, [sp, #120]
 184:	cmp	w5, w28
 188:	ccmp	w3, w28, #0x0, ls  // ls = plast
 18c:	b.cc	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x104>  // b.lo, b.ul, b.last
 190:	mov	w23, #0x1                   	// #1
 194:	add	x24, x26, x24, lsl #3
 198:	ldrb	w0, [x26, #120]
 19c:	ldrb	w2, [sp, #108]
 1a0:	mov	x1, #0x1                   	// #1
 1a4:	cmp	w0, w23
 1a8:	add	x20, x20, x1
 1ac:	ldr	x0, [x24, #128]
 1b0:	lsl	x19, x1, x2
 1b4:	orr	x1, x19, x0
 1b8:	bic	x19, x0, x19
 1bc:	csel	x19, x19, x1, eq  // eq = none
 1c0:	str	x19, [x24, #128]
 1c4:	cmp	x20, #0x100
 1c8:	b.ne	a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xa8>  // b.any
 1cc:	ldp	x19, x20, [sp, #16]
 1d0:	ldp	x21, x22, [sp, #32]
 1d4:	ldp	x23, x24, [sp, #48]
 1d8:	ldp	x25, x26, [sp, #64]
 1dc:	ldp	x27, x28, [sp, #80]
 1e0:	ldp	x29, x30, [sp], #208
 1e4:	ret
 1e8:	ldrh	w2, [x26, #96]
 1ec:	mov	w1, w22
 1f0:	ldrb	w3, [x26, #98]
 1f4:	ldr	x0, [x26, #112]
 1f8:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
 1fc:	ands	w23, w0, #0xff
 200:	b.ne	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x190>  // b.any
 204:	ldr	x6, [x26, #112]
 208:	str	x6, [sp, #136]
 20c:	ldp	x27, x28, [x26, #24]
 210:	mov	x0, x6
 214:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 218:	mov	x3, x0
 21c:	mov	x0, #0x1                   	// #1
 220:	str	x3, [sp, #120]
 224:	bl	0 <_Znwm>
 228:	mov	x2, x0
 22c:	ldr	x3, [sp, #120]
 230:	mov	x1, x0
 234:	strb	w22, [x2], #1
 238:	mov	x19, x0
 23c:	mov	x0, x3
 240:	ldr	x3, [x3]
 244:	str	x2, [sp, #128]
 248:	ldr	x3, [x3, #40]
 24c:	blr	x3
 250:	ldr	x6, [sp, #136]
 254:	mov	x0, x6
 258:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 25c:	mov	x6, x0
 260:	ldr	x4, [sp, #96]
 264:	mov	x1, x19
 268:	ldr	x2, [sp, #128]
 26c:	mov	x0, x21
 270:	mov	w3, #0x0                   	// #0
 274:	str	x6, [sp, #120]
 278:	str	x4, [sp, #176]
 27c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
 280:	ldr	x6, [sp, #120]
 284:	mov	x8, x25
 288:	ldr	x1, [sp, #176]
 28c:	mov	x0, x6
 290:	ldr	x2, [x6]
 294:	ldr	x3, [x2, #24]
 298:	ldr	x2, [sp, #184]
 29c:	add	x2, x1, x2
 2a0:	blr	x3
 2a4:	ldr	x4, [sp, #96]
 2a8:	ldr	x0, [sp, #176]
 2ac:	cmp	x0, x4
 2b0:	b.eq	2b8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x2b8>  // b.none
 2b4:	bl	0 <_ZdlPv>
 2b8:	mov	x0, x19
 2bc:	bl	0 <_ZdlPv>
 2c0:	mov	x1, x28
 2c4:	mov	x0, x27
 2c8:	mov	x2, x25
 2cc:	mov	w3, #0x0                   	// #0
 2d0:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
 2d4:	mov	x27, x0
 2d8:	ldr	x1, [sp, #112]
 2dc:	ldr	x0, [sp, #144]
 2e0:	ldr	x28, [x26, #32]
 2e4:	cmp	x0, x1
 2e8:	b.eq	2f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x2f0>  // b.none
 2ec:	bl	0 <_ZdlPv>
 2f0:	cmp	x28, x27
 2f4:	b.ne	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x190>  // b.any
 2f8:	ldp	x27, x28, [x26, #72]
 2fc:	cmp	x27, x28
 300:	b.ne	310 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x310>  // b.any
 304:	b	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x194>
 308:	cmp	x28, x27
 30c:	b.eq	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x194>  // b.none
 310:	ldrh	w2, [x27]
 314:	mov	w1, w22
 318:	ldrb	w3, [x27, #2]
 31c:	add	x27, x27, #0x4
 320:	ldr	x0, [x26, #112]
 324:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
 328:	tst	w0, #0xff
 32c:	b.ne	308 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x308>  // b.any
 330:	b	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x190>
 334:	mov	x0, x19
 338:	b	6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x6c>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>:
   0:	sub	sp, sp, #0x270
   4:	mov	w3, #0x1                   	// #1
   8:	stp	x29, x30, [sp]
   c:	mov	x29, sp
  10:	ldr	x1, [x0, #272]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x20, x0
  1c:	ldr	x0, [x0, #392]
  20:	stp	x21, x22, [sp, #32]
  24:	stp	x23, x24, [sp, #48]
  28:	stp	x25, x26, [sp, #64]
  2c:	stp	x27, x28, [sp, #80]
  30:	ldrb	w5, [x1]
  34:	ldr	x4, [x0, #48]
  38:	ldr	x0, [x20, #384]
  3c:	ldrh	w4, [x4, x5, lsl #1]
  40:	ldr	x2, [x20, #280]
  44:	stp	xzr, xzr, [sp, #304]
  48:	ubfx	x4, x4, #8, #1
  4c:	stp	xzr, xzr, [sp, #320]
  50:	add	x2, x1, x2
  54:	stp	xzr, xzr, [sp, #336]
  58:	stp	xzr, xzr, [sp, #352]
  5c:	stp	xzr, xzr, [sp, #368]
  60:	stp	xzr, xzr, [sp, #384]
  64:	strh	wzr, [sp, #400]
  68:	strb	wzr, [sp, #402]
  6c:	stp	x0, x0, [sp, #408]
  70:	strb	w4, [sp, #424]
  74:	stp	xzr, xzr, [sp, #432]
  78:	stp	xzr, xzr, [sp, #448]
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  80:	ubfx	x1, x0, #16, #8
  84:	ands	w2, w0, #0xffff
  88:	mvn	w0, w1
  8c:	and	w0, w0, #0x1
  90:	csel	w0, w0, wzr, eq  // eq = none
  94:	cbnz	w0, 324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x324>
  98:	ldrb	w3, [sp, #402]
  9c:	add	x19, sp, #0x130
  a0:	ldrh	w4, [sp, #400]
  a4:	mov	x0, x19
  a8:	orr	w1, w3, w1
  ac:	strb	w1, [sp, #402]
  b0:	orr	w1, w2, w4
  b4:	add	x19, x19, #0x80
  b8:	strh	w1, [sp, #400]
  bc:	add	x22, sp, #0xd0
  c0:	add	x23, sp, #0x100
  c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  c8:	ldp	x11, x10, [sp, #304]
  cc:	add	x1, sp, #0x250
  d0:	ldp	x5, x8, [sp, #320]
  d4:	stp	x5, x10, [sp, #152]
  d8:	ldr	w2, [sp, #400]
  dc:	ldp	x9, x6, [sp, #352]
  e0:	str	w2, [sp, #560]
  e4:	ld1	{v0.16b, v1.16b}, [x19]
  e8:	mov	x19, x1
  ec:	ldr	x4, [sp, #336]
  f0:	str	x9, [sp, #120]
  f4:	ldr	x2, [sp, #344]
  f8:	str	x2, [sp, #128]
  fc:	ldr	x7, [sp, #368]
 100:	stp	x7, x6, [sp, #104]
 104:	ldr	x0, [sp, #408]
 108:	stp	x4, x8, [sp, #136]
 10c:	str	x11, [sp, #168]
 110:	stp	xzr, xzr, [sp, #304]
 114:	stp	xzr, xzr, [sp, #320]
 118:	str	xzr, [sp, #336]
 11c:	str	xzr, [sp, #344]
 120:	stp	xzr, xzr, [sp, #352]
 124:	str	xzr, [sp, #368]
 128:	str	x0, [sp, #568]
 12c:	mov	x0, #0xa0                  	// #160
 130:	ldp	x28, x27, [sp, #376]
 134:	st1	{v0.16b, v1.16b}, [x1]
 138:	ldrb	w24, [sp, #424]
 13c:	str	xzr, [sp, #192]
 140:	stp	xzr, xzr, [sp, #376]
 144:	ldr	x21, [x20, #256]
 148:	ldr	x26, [sp, #392]
 14c:	str	xzr, [sp, #392]
 150:	ldr	x25, [sp, #416]
 154:	bl	0 <_Znwm>
 158:	ldp	x4, x8, [sp, #136]
 15c:	mov	x3, x0
 160:	ldp	x7, x6, [sp, #104]
 164:	str	x3, [sp, #176]
 168:	ldp	x9, x2, [sp, #120]
 16c:	stp	x4, x2, [x3, #32]
 170:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 174:	ldp	x5, x10, [sp, #152]
 178:	stp	x5, x8, [x3, #16]
 17c:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 180:	stp	x7, x28, [x3, #64]
 184:	add	x8, x3, #0x80
 188:	ldr	w7, [sp, #560]
 18c:	ldr	x11, [sp, #168]
 190:	stp	x11, x10, [x3]
 194:	mov	x1, x22
 198:	ldr	x5, [sp, #568]
 19c:	stp	x9, x6, [x3, #48]
 1a0:	mov	w6, #0xb                   	// #11
 1a4:	stp	x27, x26, [x3, #80]
 1a8:	mov	x9, #0xffffffffffffffff    	// #-1
 1ac:	mov	x0, x23
 1b0:	str	w7, [x3, #96]
 1b4:	str	x5, [x3, #104]
 1b8:	str	x25, [x3, #112]
 1bc:	strb	w24, [x3, #120]
 1c0:	stp	xzr, xzr, [sp, #192]
 1c4:	ldr	x3, [x4]
 1c8:	ld1	{v0.16b, v1.16b}, [x19]
 1cc:	str	w6, [sp, #208]
 1d0:	ldp	x6, x7, [sp, #176]
 1d4:	add	x19, x21, #0x38
 1d8:	ldp	x4, x5, [sp, #256]
 1dc:	st1	{v0.16b, v1.16b}, [x8]
 1e0:	ldr	x2, [x2]
 1e4:	stp	x4, x5, [sp, #176]
 1e8:	str	x9, [sp, #216]
 1ec:	stp	x6, x7, [sp, #224]
 1f0:	str	x3, [sp, #240]
 1f4:	str	x2, [sp, #248]
 1f8:	stp	x6, x7, [sp, #256]
 1fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 200:	ldp	x0, x1, [x19, #8]
 204:	cmp	x0, x1
 208:	b.eq	30c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x30c>  // b.none
 20c:	mov	x1, x23
 210:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 214:	ldr	x1, [x19, #8]
 218:	add	x1, x1, #0x30
 21c:	str	x1, [x19, #8]
 220:	ldr	x19, [x21, #56]
 224:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 228:	movk	x2, #0xaaab
 22c:	mov	x0, #0x86a0                	// #34464
 230:	sub	x19, x1, x19
 234:	movk	x0, #0x1, lsl #16
 238:	asr	x19, x19, #4
 23c:	mul	x19, x19, x2
 240:	cmp	x19, x0
 244:	b.hi	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x324>  // b.pmore
 248:	mov	x0, x23
 24c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 250:	mov	x0, x22
 254:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 258:	sub	x19, x19, #0x1
 25c:	mov	x1, x23
 260:	add	x0, x20, #0x130
 264:	stp	x21, x19, [sp, #256]
 268:	str	x19, [sp, #272]
 26c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 270:	ldr	x3, [sp, #192]
 274:	cbz	x3, 288 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x288>
 278:	add	x1, sp, #0xb0
 27c:	mov	w2, #0x3                   	// #3
 280:	mov	x0, x1
 284:	blr	x3
 288:	ldr	x0, [sp, #376]
 28c:	cbz	x0, 294 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x294>
 290:	bl	0 <_ZdlPv>
 294:	ldr	x0, [sp, #352]
 298:	cbz	x0, 2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2a0>
 29c:	bl	0 <_ZdlPv>
 2a0:	ldp	x19, x20, [sp, #328]
 2a4:	cmp	x19, x20
 2a8:	b.eq	2d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2d4>  // b.none
 2ac:	nop
 2b0:	mov	x1, x19
 2b4:	ldr	x0, [x1], #16
 2b8:	cmp	x0, x1
 2bc:	b.eq	2c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2c4>  // b.none
 2c0:	bl	0 <_ZdlPv>
 2c4:	add	x19, x19, #0x20
 2c8:	cmp	x20, x19
 2cc:	b.ne	2b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2b0>  // b.any
 2d0:	ldr	x20, [sp, #328]
 2d4:	cbz	x20, 2e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2e0>
 2d8:	mov	x0, x20
 2dc:	bl	0 <_ZdlPv>
 2e0:	ldr	x0, [sp, #304]
 2e4:	cbz	x0, 2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x2ec>
 2e8:	bl	0 <_ZdlPv>
 2ec:	ldp	x29, x30, [sp]
 2f0:	ldp	x19, x20, [sp, #16]
 2f4:	ldp	x21, x22, [sp, #32]
 2f8:	ldp	x23, x24, [sp, #48]
 2fc:	ldp	x25, x26, [sp, #64]
 300:	ldp	x27, x28, [sp, #80]
 304:	add	sp, sp, #0x270
 308:	ret
 30c:	mov	x1, x0
 310:	mov	x2, x23
 314:	mov	x0, x19
 318:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 31c:	ldr	x1, [x21, #64]
 320:	b	220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x220>
 324:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>:
   0:	sub	sp, sp, #0x280
   4:	stp	x29, x30, [sp]
   8:	mov	x29, sp
   c:	ldr	w3, [x0]
  10:	ldr	x2, [x0, #384]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	stp	x25, x26, [sp, #64]
  28:	stp	x27, x28, [sp, #80]
  2c:	strh	wzr, [sp, #184]
  30:	stp	xzr, xzr, [sp, #320]
  34:	stp	xzr, xzr, [sp, #336]
  38:	stp	xzr, xzr, [sp, #352]
  3c:	stp	xzr, xzr, [sp, #368]
  40:	stp	xzr, xzr, [sp, #384]
  44:	stp	xzr, xzr, [sp, #400]
  48:	strh	wzr, [sp, #416]
  4c:	strb	wzr, [sp, #418]
  50:	stp	x2, x2, [sp, #424]
  54:	strb	w1, [sp, #440]
  58:	stp	xzr, xzr, [sp, #448]
  5c:	stp	xzr, xzr, [sp, #464]
  60:	tbz	w3, #4, 2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2e4>
  64:	add	x20, sp, #0x140
  68:	add	x21, sp, #0xb8
  6c:	nop
  70:	mov	x2, x20
  74:	mov	x1, x21
  78:	mov	x0, x19
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  80:	tst	w0, #0xff
  84:	b.ne	70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x70>  // b.any
  88:	ldrb	w0, [sp, #184]
  8c:	add	x23, sp, #0x1e0
  90:	cbnz	w0, 308 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x308>
  94:	mov	x0, x20
  98:	add	x20, x20, #0x80
  9c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  a0:	add	x23, x23, #0x80
  a4:	ldp	x11, x10, [sp, #320]
  a8:	str	x11, [sp, #168]
  ac:	ld1	{v0.16b, v1.16b}, [x20]
  b0:	stp	xzr, xzr, [sp, #320]
  b4:	ldr	w2, [sp, #416]
  b8:	ldp	x5, x8, [sp, #336]
  bc:	str	w2, [sp, #576]
  c0:	ldp	x20, x6, [sp, #368]
  c4:	stp	x5, x10, [sp, #152]
  c8:	mov	x0, #0xa0                  	// #160
  cc:	ldp	x9, x7, [sp, #384]
  d0:	stp	x9, x6, [sp, #112]
  d4:	add	x22, sp, #0xe0
  d8:	ldr	x4, [sp, #352]
  dc:	stp	x4, x8, [sp, #136]
  e0:	add	x24, sp, #0x110
  e4:	ldr	x2, [sp, #360]
  e8:	str	x2, [sp, #128]
  ec:	ldr	x1, [sp, #424]
  f0:	stp	xzr, xzr, [sp, #336]
  f4:	str	xzr, [sp, #352]
  f8:	str	xzr, [sp, #360]
  fc:	stp	xzr, xzr, [sp, #368]
 100:	str	xzr, [sp, #384]
 104:	str	x1, [sp, #584]
 108:	str	x7, [sp, #104]
 10c:	ldrb	w25, [sp, #440]
 110:	st1	{v0.16b, v1.16b}, [x23]
 114:	str	xzr, [sp, #208]
 118:	str	xzr, [sp, #392]
 11c:	ldr	x21, [x19, #256]
 120:	ldp	x28, x27, [sp, #400]
 124:	stp	xzr, xzr, [sp, #400]
 128:	ldr	x26, [sp, #432]
 12c:	bl	0 <_Znwm>
 130:	ldp	x4, x8, [sp, #136]
 134:	mov	x3, x0
 138:	ldp	x6, x2, [sp, #120]
 13c:	str	x3, [sp, #192]
 140:	ldp	x7, x9, [sp, #104]
 144:	stp	x4, x2, [x3, #32]
 148:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 14c:	ldp	x5, x10, [sp, #152]
 150:	stp	x5, x8, [x3, #16]
 154:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 158:	stp	x9, x7, [x3, #64]
 15c:	add	x8, x3, #0x80
 160:	ldr	w7, [sp, #576]
 164:	ldr	x11, [sp, #168]
 168:	stp	x11, x10, [x3]
 16c:	mov	x9, #0xffffffffffffffff    	// #-1
 170:	ldr	x5, [sp, #584]
 174:	stp	x20, x6, [x3, #48]
 178:	mov	w6, #0xb                   	// #11
 17c:	stp	x28, x27, [x3, #80]
 180:	add	x20, x21, #0x38
 184:	mov	x1, x22
 188:	str	w7, [x3, #96]
 18c:	mov	x0, x24
 190:	str	x5, [x3, #104]
 194:	str	x26, [x3, #112]
 198:	strb	w25, [x3, #120]
 19c:	stp	xzr, xzr, [sp, #208]
 1a0:	ldr	x3, [x4]
 1a4:	ld1	{v0.16b, v1.16b}, [x23]
 1a8:	str	w6, [sp, #224]
 1ac:	ldp	x6, x7, [sp, #192]
 1b0:	str	x9, [sp, #232]
 1b4:	ldp	x4, x5, [sp, #272]
 1b8:	st1	{v0.16b, v1.16b}, [x8]
 1bc:	ldr	x2, [x2]
 1c0:	stp	x4, x5, [sp, #192]
 1c4:	stp	x6, x7, [sp, #240]
 1c8:	str	x3, [sp, #256]
 1cc:	str	x2, [sp, #264]
 1d0:	stp	x6, x7, [sp, #272]
 1d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 1d8:	ldp	x0, x1, [x20, #8]
 1dc:	cmp	x0, x1
 1e0:	b.eq	33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x33c>  // b.none
 1e4:	mov	x1, x24
 1e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 1ec:	ldr	x0, [x20, #8]
 1f0:	add	x0, x0, #0x30
 1f4:	str	x0, [x20, #8]
 1f8:	ldr	x20, [x21, #56]
 1fc:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 200:	movk	x2, #0xaaab
 204:	mov	x1, #0x86a0                	// #34464
 208:	sub	x20, x0, x20
 20c:	movk	x1, #0x1, lsl #16
 210:	asr	x20, x20, #4
 214:	mul	x20, x20, x2
 218:	cmp	x20, x1
 21c:	b.hi	384 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x384>  // b.pmore
 220:	mov	x0, x24
 224:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 228:	mov	x0, x22
 22c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 230:	sub	x20, x20, #0x1
 234:	mov	x1, x24
 238:	add	x0, x19, #0x130
 23c:	stp	x21, x20, [sp, #272]
 240:	str	x20, [sp, #288]
 244:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 248:	ldr	x3, [sp, #208]
 24c:	cbz	x3, 260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x260>
 250:	add	x1, sp, #0xc0
 254:	mov	w2, #0x3                   	// #3
 258:	mov	x0, x1
 25c:	blr	x3
 260:	ldr	x0, [sp, #392]
 264:	cbz	x0, 26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x26c>
 268:	bl	0 <_ZdlPv>
 26c:	ldr	x0, [sp, #368]
 270:	cbz	x0, 278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x278>
 274:	bl	0 <_ZdlPv>
 278:	ldp	x19, x20, [sp, #344]
 27c:	cmp	x19, x20
 280:	b.eq	2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2ac>  // b.none
 284:	nop
 288:	mov	x1, x19
 28c:	ldr	x0, [x1], #16
 290:	cmp	x0, x1
 294:	b.eq	29c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x29c>  // b.none
 298:	bl	0 <_ZdlPv>
 29c:	add	x19, x19, #0x20
 2a0:	cmp	x20, x19
 2a4:	b.ne	288 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x288>  // b.any
 2a8:	ldr	x20, [sp, #344]
 2ac:	cbz	x20, 2b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2b8>
 2b0:	mov	x0, x20
 2b4:	bl	0 <_ZdlPv>
 2b8:	ldr	x0, [sp, #320]
 2bc:	cbz	x0, 2c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2c4>
 2c0:	bl	0 <_ZdlPv>
 2c4:	ldp	x29, x30, [sp]
 2c8:	ldp	x19, x20, [sp, #16]
 2cc:	ldp	x21, x22, [sp, #32]
 2d0:	ldp	x23, x24, [sp, #48]
 2d4:	ldp	x25, x26, [sp, #64]
 2d8:	ldp	x27, x28, [sp, #80]
 2dc:	add	sp, sp, #0x280
 2e0:	ret
 2e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 2e8:	tst	w0, #0xff
 2ec:	b.eq	354 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x354>  // b.none
 2f0:	ldr	x0, [x19, #272]
 2f4:	mov	w1, #0x1                   	// #1
 2f8:	strb	w1, [sp, #184]
 2fc:	ldrb	w0, [x0]
 300:	strb	w0, [sp, #185]
 304:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x64>
 308:	ldr	x0, [sp, #424]
 30c:	ldrb	w21, [sp, #185]
 310:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 314:	ldr	x2, [x0]
 318:	mov	w1, w21
 31c:	ldr	x2, [x2, #32]
 320:	blr	x2
 324:	mov	w2, w0
 328:	mov	x1, x23
 32c:	mov	x0, x20
 330:	strb	w2, [sp, #480]
 334:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 338:	b	94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x94>
 33c:	mov	x1, x0
 340:	mov	x2, x24
 344:	mov	x0, x20
 348:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 34c:	ldr	x0, [x21, #64]
 350:	b	1f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1f8>
 354:	ldr	w0, [x19, #152]
 358:	cmp	w0, #0x1c
 35c:	b.ne	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x64>  // b.any
 360:	add	x1, x19, #0xd0
 364:	add	x0, x19, #0x110
 368:	add	x20, x19, #0x8
 36c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 370:	mov	x0, x20
 374:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 378:	mov	w0, #0x2d01                	// #11521
 37c:	strh	w0, [sp, #184]
 380:	b	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x64>
 384:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	w0, [x0, #152]
  14:	cmp	w0, #0xa
  18:	b.eq	34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x34>  // b.none
  1c:	cmp	w0, #0x9
  20:	b.eq	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x84>  // b.none
  24:	mov	w0, #0x0                   	// #0
  28:	ldp	x19, x20, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret
  34:	add	x1, x19, #0xd0
  38:	add	x0, x19, #0x110
  3c:	add	x20, x19, #0x8
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  44:	mov	x0, x20
  48:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  4c:	mov	w1, #0x1                   	// #1
  50:	ldr	w0, [x19]
  54:	and	w2, w0, #0x8
  58:	tbnz	w0, #0, 70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x70>
  5c:	mov	x0, x19
  60:	cbnz	w2, a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xa4>
  64:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  68:	mov	w0, #0x1                   	// #1
  6c:	b	28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x28>
  70:	mov	x0, x19
  74:	cbnz	w2, b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xb0>
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  7c:	mov	w0, #0x1                   	// #1
  80:	b	28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x28>
  84:	add	x1, x19, #0xd0
  88:	add	x0, x19, #0x110
  8c:	add	x20, x19, #0x8
  90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  94:	mov	x0, x20
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  9c:	mov	w1, #0x0                   	// #0
  a0:	b	50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x50>
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  a8:	mov	w0, #0x1                   	// #1
  ac:	b	28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x28>
  b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  b4:	mov	w0, #0x1                   	// #1
  b8:	b	28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x28>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>:
   0:	stp	x29, x30, [sp, #-480]!
   4:	mov	x29, sp
   8:	ldr	w1, [x0, #152]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	cbz	w1, 188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x188>
  18:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  1c:	ands	w20, w0, #0xff
  20:	b.ne	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>  // b.any
  24:	ldr	w0, [x19, #152]
  28:	cmp	w0, #0x4
  2c:	b.eq	258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x258>  // b.none
  30:	cmp	w0, #0xe
  34:	b.eq	3e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3e4>  // b.none
  38:	cmp	w0, #0x6
  3c:	b.eq	418 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x418>  // b.none
  40:	cmp	w0, #0x5
  44:	b.eq	558 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x558>  // b.none
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  50:	and	w20, w0, #0xff
  54:	mov	w0, w20
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldp	x29, x30, [sp], #480
  60:	ret
  64:	ldr	w0, [x19]
  68:	and	w1, w0, #0x8
  6c:	tbnz	w0, #0, e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xe8>
  70:	ldr	x0, [x19, #272]
  74:	stp	x21, x22, [sp, #32]
  78:	add	x22, x19, #0x130
  7c:	ldr	x21, [x19, #256]
  80:	ldrb	w2, [x0]
  84:	cbnz	w1, 118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x118>
  88:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  8c:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  90:	add	x19, sp, #0x1b0
  94:	mov	x0, x21
  98:	ldr	x3, [x3]
  9c:	mov	x1, x19
  a0:	ldr	x4, [x4]
  a4:	strb	w2, [sp, #433]
  a8:	stp	x4, x3, [sp, #448]
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  b0:	mov	x2, x0
  b4:	add	x1, sp, #0x180
  b8:	mov	x0, x22
  bc:	stp	x21, x2, [sp, #384]
  c0:	str	x2, [sp, #400]
  c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  c8:	ldr	x3, [sp, #448]
  cc:	cbz	x3, 780 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x780>
  d0:	mov	x1, x19
  d4:	mov	x0, x19
  d8:	mov	w2, #0x3                   	// #3
  dc:	blr	x3
  e0:	ldp	x21, x22, [sp, #32]
  e4:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
  e8:	mov	x0, x19
  ec:	cbnz	w1, 104 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x104>
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  f4:	mov	w0, w20
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x29, x30, [sp], #480
 100:	ret
 104:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 108:	mov	w0, w20
 10c:	ldp	x19, x20, [sp, #16]
 110:	ldp	x29, x30, [sp], #480
 114:	ret
 118:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 11c:	adrp	x4, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 120:	strb	w2, [sp, #440]
 124:	mov	x0, x21
 128:	ldr	x3, [x3]
 12c:	stp	x23, x24, [sp, #48]
 130:	add	x23, sp, #0x1b0
 134:	ldr	x4, [x4]
 138:	mov	x1, x23
 13c:	ldr	x2, [x19, #384]
 140:	str	x2, [sp, #432]
 144:	stp	x4, x3, [sp, #448]
 148:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 14c:	mov	x2, x0
 150:	add	x1, sp, #0x180
 154:	mov	x0, x22
 158:	stp	x21, x2, [sp, #384]
 15c:	str	x2, [sp, #400]
 160:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 164:	ldr	x3, [sp, #448]
 168:	cbz	x3, 788 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x788>
 16c:	mov	x1, x23
 170:	mov	x0, x23
 174:	mov	w2, #0x3                   	// #3
 178:	blr	x3
 17c:	ldp	x21, x22, [sp, #32]
 180:	ldp	x23, x24, [sp, #48]
 184:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 188:	add	x1, x0, #0xd0
 18c:	add	x20, x0, #0x8
 190:	add	x0, x0, #0x110
 194:	stp	x21, x22, [sp, #32]
 198:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 19c:	mov	x0, x20
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1a4:	ldr	w0, [x19]
 1a8:	add	x20, x19, #0x130
 1ac:	ldr	x21, [x19, #256]
 1b0:	and	w1, w0, #0x8
 1b4:	tbnz	w0, #4, 1e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x1e0>
 1b8:	tbnz	w0, #0, 3a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3a0>
 1bc:	cbnz	w1, 854 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x854>
 1c0:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1c4:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1c8:	add	x19, sp, #0x1b0
 1cc:	mov	x0, x21
 1d0:	ldr	x2, [x2]
 1d4:	mov	x1, x19
 1d8:	ldr	x3, [x3]
 1dc:	b	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x208>
 1e0:	tbnz	w0, #0, 374 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x374>
 1e4:	cbnz	w1, 7cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7cc>
 1e8:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1ec:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1f0:	add	x19, sp, #0x1b0
 1f4:	mov	x0, x21
 1f8:	ldr	x2, [x2]
 1fc:	mov	x1, x19
 200:	ldr	x3, [x3]
 204:	nop
 208:	stp	x3, x2, [sp, #448]
 20c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 210:	mov	x2, x0
 214:	add	x1, sp, #0x180
 218:	mov	x0, x20
 21c:	stp	x21, x2, [sp, #384]
 220:	str	x2, [sp, #400]
 224:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 228:	ldr	x3, [sp, #448]
 22c:	cbz	x3, 240 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x240>
 230:	mov	x1, x19
 234:	mov	x0, x19
 238:	mov	w2, #0x3                   	// #3
 23c:	blr	x3
 240:	mov	w20, #0x1                   	// #1
 244:	mov	w0, w20
 248:	ldp	x19, x20, [sp, #16]
 24c:	ldp	x21, x22, [sp, #32]
 250:	ldp	x29, x30, [sp], #480
 254:	ret
 258:	add	x1, x19, #0xd0
 25c:	add	x0, x19, #0x110
 260:	add	x20, x19, #0x8
 264:	stp	x21, x22, [sp, #32]
 268:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 26c:	mov	x0, x20
 270:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 274:	ldr	x22, [x19, #256]
 278:	mov	w1, #0xa                   	// #10
 27c:	mov	x0, x19
 280:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 284:	sxtw	x3, w0
 288:	ldr	w1, [x22, #24]
 28c:	tbnz	w1, #10, 980 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x980>
 290:	ldr	x0, [x22, #40]
 294:	cmp	x3, x0
 298:	b.cs	980 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x980>  // b.hs, b.nlast
 29c:	ldp	x1, x0, [x22]
 2a0:	cmp	x1, x0
 2a4:	b.eq	2c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2c0>  // b.none
 2a8:	ldr	x2, [x1]
 2ac:	cmp	x3, x2
 2b0:	b.eq	980 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x980>  // b.none
 2b4:	add	x1, x1, #0x8
 2b8:	cmp	x0, x1
 2bc:	b.ne	2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2a8>  // b.any
 2c0:	stp	x23, x24, [sp, #48]
 2c4:	mov	w0, #0x1                   	// #1
 2c8:	mov	w4, #0x3                   	// #3
 2cc:	mov	x2, #0xffffffffffffffff    	// #-1
 2d0:	add	x21, x22, #0x38
 2d4:	strb	w0, [x22, #48]
 2d8:	add	x20, sp, #0x90
 2dc:	add	x23, sp, #0xc0
 2e0:	mov	x1, x20
 2e4:	mov	x0, x23
 2e8:	str	w4, [sp, #144]
 2ec:	stp	x2, x3, [sp, #152]
 2f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2f4:	ldp	x0, x1, [x21, #8]
 2f8:	cmp	x0, x1
 2fc:	b.eq	3cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3cc>  // b.none
 300:	mov	x1, x23
 304:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 308:	ldr	x0, [x21, #8]
 30c:	add	x0, x0, #0x30
 310:	str	x0, [x21, #8]
 314:	ldr	x21, [x22, #56]
 318:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 31c:	movk	x2, #0xaaab
 320:	mov	x1, #0x86a0                	// #34464
 324:	sub	x21, x0, x21
 328:	movk	x1, #0x1, lsl #16
 32c:	asr	x21, x21, #4
 330:	mul	x21, x21, x2
 334:	cmp	x21, x1
 338:	b.hi	98c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x98c>  // b.pmore
 33c:	mov	x0, x23
 340:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 344:	sub	x21, x21, #0x1
 348:	mov	x0, x20
 34c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 350:	mov	w20, #0x1                   	// #1
 354:	add	x0, x19, #0x130
 358:	add	x1, sp, #0x1b0
 35c:	stp	x22, x21, [sp, #432]
 360:	str	x21, [sp, #448]
 364:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 368:	ldp	x21, x22, [sp, #32]
 36c:	ldp	x23, x24, [sp, #48]
 370:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 374:	ldr	x4, [x19, #384]
 378:	cbnz	w1, 7a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7a8>
 37c:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 380:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 384:	add	x19, sp, #0x1b0
 388:	mov	x0, x21
 38c:	ldr	x2, [x2]
 390:	mov	x1, x19
 394:	ldr	x3, [x3]
 398:	str	x4, [sp, #432]
 39c:	b	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x208>
 3a0:	ldr	x4, [x19, #384]
 3a4:	cbnz	w1, 830 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x830>
 3a8:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3ac:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3b0:	add	x19, sp, #0x1b0
 3b4:	mov	x0, x21
 3b8:	ldr	x2, [x2]
 3bc:	mov	x1, x19
 3c0:	ldr	x3, [x3]
 3c4:	str	x4, [sp, #432]
 3c8:	b	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x208>
 3cc:	mov	x1, x0
 3d0:	mov	x2, x23
 3d4:	mov	x0, x21
 3d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3dc:	ldr	x0, [x22, #64]
 3e0:	b	314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x314>
 3e4:	add	x1, x19, #0xd0
 3e8:	add	x0, x19, #0x110
 3ec:	add	x20, x19, #0x8
 3f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 3f4:	mov	x0, x20
 3f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3fc:	ldr	w0, [x19]
 400:	tbnz	w0, #0, 794 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x794>
 404:	tbnz	w0, #3, 8d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8d4>
 408:	mov	x0, x19
 40c:	mov	w20, #0x1                   	// #1
 410:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 414:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 418:	stp	x23, x24, [sp, #48]
 41c:	add	x23, x19, #0xd0
 420:	mov	x1, x23
 424:	stp	x21, x22, [sp, #32]
 428:	add	x22, x19, #0x110
 42c:	mov	x0, x22
 430:	add	x21, x19, #0x8
 434:	stp	x25, x26, [sp, #64]
 438:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 43c:	mov	x0, x21
 440:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 444:	ldr	x24, [x19, #256]
 448:	mov	w1, #0xa                   	// #10
 44c:	mov	x0, #0xffffffffffffffff    	// #-1
 450:	str	w1, [sp, #240]
 454:	add	x20, x24, #0x38
 458:	str	x0, [sp, #248]
 45c:	add	x25, sp, #0xf0
 460:	ldp	x0, x1, [x20, #8]
 464:	cmp	x0, x1
 468:	b.eq	8ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8ac>  // b.none
 46c:	mov	x1, x25
 470:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 474:	ldr	x0, [x20, #8]
 478:	add	x0, x0, #0x30
 47c:	str	x0, [x20, #8]
 480:	ldr	x20, [x24, #56]
 484:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 488:	movk	x2, #0xaaab
 48c:	mov	x1, #0x86a0                	// #34464
 490:	sub	x20, x0, x20
 494:	movk	x1, #0x1, lsl #16
 498:	asr	x20, x20, #4
 49c:	mul	x20, x20, x2
 4a0:	cmp	x20, x1
 4a4:	b.hi	988 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x988>  // b.pmore
 4a8:	mov	x0, x25
 4ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 4b0:	sub	x20, x20, #0x1
 4b4:	mov	x0, x19
 4b8:	stp	x24, x20, [sp, #96]
 4bc:	str	x20, [sp, #112]
 4c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 4c4:	ldr	w0, [x19, #152]
 4c8:	cmp	w0, #0x8
 4cc:	b.ne	988 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x988>  // b.any
 4d0:	mov	x1, x23
 4d4:	mov	x0, x22
 4d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 4dc:	mov	x0, x21
 4e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 4e4:	ldp	x0, x1, [x19, #352]
 4e8:	cmp	x0, x1
 4ec:	b.eq	874 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x874>  // b.none
 4f0:	add	x20, x19, #0x130
 4f4:	sub	x1, x0, #0x18
 4f8:	ldp	x22, x21, [x0, #-16]
 4fc:	ldr	x0, [x20, #64]
 500:	str	x1, [x20, #48]
 504:	ldr	x3, [sp, #96]
 508:	sub	x2, x0, #0x18
 50c:	ldr	x0, [sp, #112]
 510:	cmp	x1, x2
 514:	ldr	x2, [x3, #56]
 518:	add	x0, x0, x0, lsl #1
 51c:	add	x0, x2, x0, lsl #4
 520:	str	x22, [x0, #8]
 524:	str	x21, [sp, #112]
 528:	b.eq	950 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x950>  // b.none
 52c:	ldp	x2, x3, [sp, #96]
 530:	stp	x2, x3, [x1]
 534:	add	x0, x1, #0x18
 538:	ldr	x2, [sp, #112]
 53c:	str	x2, [x1, #16]
 540:	str	x0, [x20, #48]
 544:	mov	w20, #0x1                   	// #1
 548:	ldp	x21, x22, [sp, #32]
 54c:	ldp	x23, x24, [sp, #48]
 550:	ldp	x25, x26, [sp, #64]
 554:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 558:	stp	x23, x24, [sp, #48]
 55c:	add	x23, x19, #0xd0
 560:	mov	x1, x23
 564:	stp	x21, x22, [sp, #32]
 568:	add	x22, x19, #0x110
 56c:	mov	x0, x22
 570:	add	x21, x19, #0x8
 574:	stp	x25, x26, [sp, #64]
 578:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 57c:	mov	x0, x21
 580:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 584:	ldr	x25, [x19, #256]
 588:	ldp	x1, x2, [x25, #8]
 58c:	ldr	x0, [x25, #40]
 590:	str	x0, [sp, #88]
 594:	add	x3, x0, #0x1
 598:	str	x3, [x25, #40]
 59c:	cmp	x1, x2
 5a0:	b.eq	970 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x970>  // b.none
 5a4:	str	x0, [x1], #8
 5a8:	str	x1, [x25, #8]
 5ac:	ldr	x2, [sp, #88]
 5b0:	mov	w4, #0x8                   	// #8
 5b4:	mov	x3, #0xffffffffffffffff    	// #-1
 5b8:	add	x20, x25, #0x38
 5bc:	add	x24, sp, #0x120
 5c0:	add	x26, sp, #0x150
 5c4:	mov	x1, x24
 5c8:	mov	x0, x26
 5cc:	str	w4, [sp, #288]
 5d0:	stp	x3, x2, [sp, #296]
 5d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 5d8:	ldp	x0, x1, [x20, #8]
 5dc:	cmp	x0, x1
 5e0:	b.eq	938 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x938>  // b.none
 5e4:	mov	x1, x26
 5e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 5ec:	ldr	x0, [x20, #8]
 5f0:	add	x0, x0, #0x30
 5f4:	str	x0, [x20, #8]
 5f8:	ldr	x20, [x25, #56]
 5fc:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 600:	movk	x2, #0xaaab
 604:	mov	x1, #0x86a0                	// #34464
 608:	sub	x20, x0, x20
 60c:	movk	x1, #0x1, lsl #16
 610:	asr	x20, x20, #4
 614:	mul	x20, x20, x2
 618:	cmp	x20, x1
 61c:	b.hi	988 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x988>  // b.pmore
 620:	mov	x0, x26
 624:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 628:	mov	x0, x24
 62c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 630:	sub	x20, x20, #0x1
 634:	mov	x0, x19
 638:	stp	x25, x20, [sp, #120]
 63c:	str	x20, [sp, #136]
 640:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 644:	ldr	w0, [x19, #152]
 648:	cmp	w0, #0x8
 64c:	b.ne	988 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x988>  // b.any
 650:	mov	x1, x23
 654:	mov	x0, x22
 658:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 65c:	mov	x0, x21
 660:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 664:	ldp	x0, x1, [x19, #352]
 668:	cmp	x0, x1
 66c:	b.eq	8fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8fc>  // b.none
 670:	add	x20, x19, #0x130
 674:	sub	x1, x0, #0x18
 678:	ldp	x25, x24, [x0, #-16]
 67c:	str	x1, [x20, #48]
 680:	ldr	x1, [sp, #120]
 684:	mov	x5, #0xffffffffffffffff    	// #-1
 688:	ldr	x0, [sp, #136]
 68c:	mov	w2, #0x9                   	// #9
 690:	ldr	x3, [x1, #56]
 694:	add	x21, sp, #0x180
 698:	add	x0, x0, x0, lsl #1
 69c:	add	x23, sp, #0x1b0
 6a0:	ldr	x22, [x19, #256]
 6a4:	add	x3, x3, x0, lsl #4
 6a8:	mov	x1, x21
 6ac:	mov	x0, x23
 6b0:	add	x19, x22, #0x38
 6b4:	ldr	x4, [x22, #8]
 6b8:	str	x25, [x3, #8]
 6bc:	str	x24, [sp, #136]
 6c0:	str	x5, [sp, #392]
 6c4:	str	w2, [sp, #384]
 6c8:	ldr	x2, [x4, #-8]!
 6cc:	str	x2, [sp, #400]
 6d0:	str	x4, [x22, #8]
 6d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 6d8:	ldp	x0, x1, [x19, #8]
 6dc:	cmp	x0, x1
 6e0:	b.eq	8e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8e4>  // b.none
 6e4:	mov	x1, x23
 6e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 6ec:	ldr	x0, [x19, #8]
 6f0:	add	x0, x0, #0x30
 6f4:	str	x0, [x19, #8]
 6f8:	ldr	x19, [x22, #56]
 6fc:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 700:	movk	x2, #0xaaab
 704:	mov	x1, #0x86a0                	// #34464
 708:	sub	x19, x0, x19
 70c:	movk	x1, #0x1, lsl #16
 710:	asr	x19, x19, #4
 714:	mul	x19, x19, x2
 718:	cmp	x19, x1
 71c:	b.hi	988 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x988>  // b.pmore
 720:	mov	x0, x23
 724:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 728:	mov	x0, x21
 72c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 730:	ldr	x1, [sp, #120]
 734:	sub	x19, x19, #0x1
 738:	ldr	x0, [sp, #136]
 73c:	ldr	x1, [x1, #56]
 740:	add	x0, x0, x0, lsl #1
 744:	ldr	x2, [x20, #64]
 748:	add	x0, x1, x0, lsl #4
 74c:	ldr	x1, [x20, #48]
 750:	sub	x2, x2, #0x18
 754:	str	x19, [x0, #8]
 758:	str	x19, [sp, #136]
 75c:	cmp	x1, x2
 760:	b.eq	960 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x960>  // b.none
 764:	ldp	x2, x3, [sp, #120]
 768:	stp	x2, x3, [x1]
 76c:	add	x0, x1, #0x18
 770:	ldr	x2, [sp, #136]
 774:	str	x2, [x1, #16]
 778:	str	x0, [x20, #48]
 77c:	b	544 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x544>
 780:	ldp	x21, x22, [sp, #32]
 784:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 788:	ldp	x21, x22, [sp, #32]
 78c:	ldp	x23, x24, [sp, #48]
 790:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 794:	tbnz	w0, #3, 8c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x8c4>
 798:	mov	x0, x19
 79c:	mov	w20, #0x1                   	// #1
 7a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 7a4:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 7a8:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 7ac:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 7b0:	add	x19, sp, #0x1b0
 7b4:	mov	x0, x21
 7b8:	ldr	x2, [x2]
 7bc:	mov	x1, x19
 7c0:	ldr	x3, [x3]
 7c4:	str	x4, [sp, #432]
 7c8:	b	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x208>
 7cc:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 7d0:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 7d4:	add	x22, sp, #0x1b0
 7d8:	mov	x0, x21
 7dc:	ldr	x2, [x2]
 7e0:	mov	x1, x22
 7e4:	ldr	x3, [x3]
 7e8:	str	x3, [sp, #448]
 7ec:	ldr	x3, [x19, #384]
 7f0:	str	x3, [sp, #432]
 7f4:	str	x2, [sp, #456]
 7f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 7fc:	mov	x2, x0
 800:	add	x1, sp, #0x180
 804:	mov	x0, x20
 808:	stp	x21, x2, [sp, #384]
 80c:	str	x2, [sp, #400]
 810:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 814:	ldr	x3, [sp, #448]
 818:	cbz	x3, 240 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x240>
 81c:	mov	x1, x22
 820:	mov	x0, x22
 824:	mov	w2, #0x3                   	// #3
 828:	blr	x3
 82c:	b	240 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x240>
 830:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 834:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 838:	add	x19, sp, #0x1b0
 83c:	mov	x0, x21
 840:	ldr	x2, [x2]
 844:	mov	x1, x19
 848:	ldr	x3, [x3]
 84c:	str	x4, [sp, #432]
 850:	b	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x208>
 854:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 858:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 85c:	add	x22, sp, #0x1b0
 860:	mov	x0, x21
 864:	ldr	x2, [x2]
 868:	mov	x1, x22
 86c:	ldr	x3, [x3]
 870:	b	7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 874:	ldr	x1, [x19, #376]
 878:	add	x20, x19, #0x130
 87c:	ldur	x1, [x1, #-8]
 880:	ldp	x22, x21, [x1, #488]
 884:	bl	0 <_ZdlPv>
 888:	ldr	x0, [x20, #72]
 88c:	sub	x2, x0, #0x8
 890:	ldur	x1, [x0, #-8]
 894:	str	x2, [x19, #376]
 898:	add	x0, x1, #0x1f8
 89c:	stp	x1, x0, [x19, #360]
 8a0:	add	x1, x1, #0x1e0
 8a4:	str	x1, [x20, #48]
 8a8:	b	504 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x504>
 8ac:	mov	x1, x0
 8b0:	mov	x2, x25
 8b4:	mov	x0, x20
 8b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 8bc:	ldr	x0, [x24, #64]
 8c0:	b	480 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x480>
 8c4:	mov	x0, x19
 8c8:	mov	w20, #0x1                   	// #1
 8cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 8d0:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 8d4:	mov	x0, x19
 8d8:	mov	w20, #0x1                   	// #1
 8dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 8e0:	b	54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x54>
 8e4:	mov	x1, x0
 8e8:	mov	x2, x23
 8ec:	mov	x0, x19
 8f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 8f4:	ldr	x0, [x22, #64]
 8f8:	b	6f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6f8>
 8fc:	ldr	x1, [x19, #376]
 900:	add	x20, x19, #0x130
 904:	ldur	x1, [x1, #-8]
 908:	ldp	x25, x24, [x1, #488]
 90c:	bl	0 <_ZdlPv>
 910:	ldr	x0, [x20, #72]
 914:	sub	x2, x0, #0x8
 918:	ldur	x0, [x0, #-8]
 91c:	str	x0, [x19, #360]
 920:	str	x2, [x19, #376]
 924:	add	x2, x0, #0x1f8
 928:	str	x2, [x19, #368]
 92c:	add	x0, x0, #0x1e0
 930:	str	x0, [x20, #48]
 934:	b	680 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x680>
 938:	mov	x1, x0
 93c:	mov	x2, x26
 940:	mov	x0, x20
 944:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 948:	ldr	x0, [x25, #64]
 94c:	b	5f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5f8>
 950:	mov	x0, x20
 954:	add	x1, sp, #0x60
 958:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 95c:	b	544 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x544>
 960:	mov	x0, x20
 964:	add	x1, sp, #0x78
 968:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 96c:	b	544 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x544>
 970:	add	x2, sp, #0x58
 974:	mov	x0, x25
 978:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 97c:	b	5ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5ac>
 980:	stp	x23, x24, [sp, #48]
 984:	stp	x25, x26, [sp, #64]
 988:	bl	0 <abort>
 98c:	stp	x25, x26, [sp, #64]
 990:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	stp	x21, x22, [sp, #32]
  14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  18:	tst	w0, #0xff
  1c:	b.eq	bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xbc>  // b.none
  20:	ldp	x0, x1, [x19, #352]
  24:	cmp	x0, x1
  28:	b.eq	184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x184>  // b.none
  2c:	ldp	x2, x3, [x0, #-24]
  30:	add	x20, x19, #0x130
  34:	stp	x2, x3, [sp, #48]
  38:	sub	x1, x0, #0x18
  3c:	ldur	x0, [x0, #-8]
  40:	str	x1, [x20, #48]
  44:	str	x0, [sp, #64]
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  50:	ldp	x0, x1, [x19, #352]
  54:	cmp	x0, x1
  58:	b.eq	1dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x1dc>  // b.none
  5c:	ldr	x2, [x20, #64]
  60:	sub	x1, x0, #0x18
  64:	ldp	x22, x21, [x0, #-16]
  68:	str	x1, [x20, #48]
  6c:	ldr	x3, [sp, #48]
  70:	sub	x2, x2, #0x18
  74:	ldr	x0, [sp, #64]
  78:	cmp	x1, x2
  7c:	ldr	x2, [x3, #56]
  80:	add	x0, x0, x0, lsl #1
  84:	add	x0, x2, x0, lsl #4
  88:	str	x22, [x0, #8]
  8c:	str	x21, [sp, #64]
  90:	b.eq	230 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x230>  // b.none
  94:	ldp	x2, x3, [sp, #48]
  98:	stp	x2, x3, [x1]
  9c:	add	x0, x1, #0x18
  a0:	ldr	x2, [sp, #64]
  a4:	str	x2, [x1, #16]
  a8:	str	x0, [x20, #48]
  ac:	ldp	x19, x20, [sp, #16]
  b0:	ldp	x21, x22, [sp, #32]
  b4:	ldp	x29, x30, [sp], #96
  b8:	ret
  bc:	mov	x0, x19
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  c4:	tst	w0, #0xff
  c8:	b.ne	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x160>  // b.any
  cc:	ldr	x21, [x19, #256]
  d0:	mov	w1, #0xa                   	// #10
  d4:	mov	x0, #0xffffffffffffffff    	// #-1
  d8:	str	w1, [sp, #48]
  dc:	add	x20, x21, #0x38
  e0:	str	x0, [sp, #56]
  e4:	ldp	x0, x1, [x20, #8]
  e8:	cmp	x0, x1
  ec:	b.eq	214 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x214>  // b.none
  f0:	add	x22, sp, #0x30
  f4:	mov	x1, x22
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  fc:	ldr	x0, [x20, #8]
 100:	add	x0, x0, #0x30
 104:	str	x0, [x20, #8]
 108:	ldr	x20, [x21, #56]
 10c:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 110:	movk	x2, #0xaaab
 114:	mov	x1, #0x86a0                	// #34464
 118:	sub	x20, x0, x20
 11c:	movk	x1, #0x1, lsl #16
 120:	asr	x20, x20, #4
 124:	mul	x20, x20, x2
 128:	cmp	x20, x1
 12c:	b.hi	240 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x240>  // b.pmore
 130:	mov	x0, x22
 134:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 138:	sub	x20, x20, #0x1
 13c:	mov	x1, x22
 140:	add	x0, x19, #0x130
 144:	stp	x21, x20, [sp, #48]
 148:	str	x20, [sp, #64]
 14c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 150:	ldp	x19, x20, [sp, #16]
 154:	ldp	x21, x22, [sp, #32]
 158:	ldp	x29, x30, [sp], #96
 15c:	ret
 160:	mov	x0, x19
 164:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 168:	tst	w0, #0xff
 16c:	b.eq	20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x20>  // b.none
 170:	mov	x0, x19
 174:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 178:	tst	w0, #0xff
 17c:	b.ne	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x160>  // b.any
 180:	b	20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x20>
 184:	ldr	x1, [x19, #376]
 188:	add	x20, x19, #0x130
 18c:	ldur	x1, [x1, #-8]
 190:	ldp	x2, x3, [x1, #480]
 194:	stp	x2, x3, [sp, #48]
 198:	ldr	x1, [x1, #496]
 19c:	str	x1, [sp, #64]
 1a0:	bl	0 <_ZdlPv>
 1a4:	ldr	x0, [x20, #72]
 1a8:	sub	x2, x0, #0x8
 1ac:	ldur	x0, [x0, #-8]
 1b0:	str	x0, [x19, #360]
 1b4:	str	x2, [x19, #376]
 1b8:	add	x2, x0, #0x1f8
 1bc:	str	x2, [x19, #368]
 1c0:	add	x0, x0, #0x1e0
 1c4:	str	x0, [x20, #48]
 1c8:	mov	x0, x19
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 1d0:	ldp	x0, x1, [x19, #352]
 1d4:	cmp	x0, x1
 1d8:	b.ne	5c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x5c>  // b.any
 1dc:	ldr	x1, [x19, #376]
 1e0:	ldur	x1, [x1, #-8]
 1e4:	ldp	x22, x21, [x1, #488]
 1e8:	bl	0 <_ZdlPv>
 1ec:	ldr	x0, [x20, #72]
 1f0:	sub	x2, x0, #0x8
 1f4:	ldur	x1, [x0, #-8]
 1f8:	str	x1, [x19, #360]
 1fc:	str	x2, [x19, #376]
 200:	add	x2, x1, #0x1f8
 204:	str	x2, [x19, #368]
 208:	add	x1, x1, #0x1e0
 20c:	str	x1, [x20, #48]
 210:	b	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x6c>
 214:	add	x22, sp, #0x30
 218:	mov	x1, x0
 21c:	mov	x2, x22
 220:	mov	x0, x20
 224:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 228:	ldr	x0, [x21, #64]
 22c:	b	108 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x108>
 230:	mov	x0, x20
 234:	add	x1, sp, #0x30
 238:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 23c:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xac>
 240:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>:
   0:	stp	x29, x30, [sp, #-304]!
   4:	mov	x29, sp
   8:	stp	x27, x28, [sp, #80]
   c:	mov	x28, x0
  10:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  14:	ldr	w0, [x28, #152]
  18:	cmp	w0, #0x13
  1c:	b.eq	2c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x2c>  // b.none
  20:	ldp	x27, x28, [sp, #80]
  24:	ldp	x29, x30, [sp], #304
  28:	ret
  2c:	add	x0, x28, #0x8
  30:	add	x27, sp, #0xa0
  34:	stp	x21, x22, [sp, #32]
  38:	add	x22, x28, #0x130
  3c:	stp	x23, x24, [sp, #48]
  40:	add	x24, sp, #0x100
  44:	add	x23, sp, #0xd0
  48:	stp	x25, x26, [sp, #64]
  4c:	mov	x26, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  50:	mov	x25, #0x86a0                	// #34464
  54:	str	x0, [sp, #144]
  58:	add	x0, x28, #0xd0
  5c:	movk	x26, #0xaaab
  60:	movk	x25, #0x1, lsl #16
  64:	stp	x19, x20, [sp, #16]
  68:	str	x0, [sp, #136]
  6c:	add	x0, x28, #0x110
  70:	str	x0, [sp, #128]
  74:	ldp	x0, x1, [sp, #128]
  78:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  7c:	ldr	x0, [sp, #144]
  80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  84:	ldp	x0, x1, [x28, #352]
  88:	cmp	x0, x1
  8c:	b.eq	220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x220>  // b.none
  90:	ldur	x2, [x0, #-24]
  94:	str	x2, [sp, #96]
  98:	ldur	x2, [x0, #-16]
  9c:	sub	x1, x0, #0x18
  a0:	str	x2, [sp, #120]
  a4:	ldur	x20, [x0, #-8]
  a8:	str	x1, [x22, #48]
  ac:	mov	x0, x28
  b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  b4:	ldp	x0, x1, [x28, #352]
  b8:	cmp	x0, x1
  bc:	b.eq	29c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x29c>  // b.none
  c0:	ldur	x2, [x0, #-24]
  c4:	str	x2, [sp, #112]
  c8:	ldur	x2, [x0, #-16]
  cc:	sub	x1, x0, #0x18
  d0:	str	x2, [sp, #104]
  d4:	ldur	x21, [x0, #-8]
  d8:	str	x1, [x22, #48]
  dc:	ldr	x4, [x28, #256]
  e0:	mov	w0, #0xa                   	// #10
  e4:	str	x4, [sp, #152]
  e8:	add	x19, x4, #0x38
  ec:	ldr	x1, [x19, #16]
  f0:	str	w0, [sp, #256]
  f4:	mov	x0, #0xffffffffffffffff    	// #-1
  f8:	str	x0, [sp, #264]
  fc:	ldr	x0, [x19, #8]
 100:	cmp	x0, x1
 104:	b.eq	280 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x280>  // b.none
 108:	mov	x1, x24
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 110:	ldr	x0, [x19, #8]
 114:	ldr	x4, [sp, #152]
 118:	add	x0, x0, #0x30
 11c:	str	x0, [x19, #8]
 120:	ldr	x19, [x4, #56]
 124:	sub	x19, x0, x19
 128:	asr	x19, x19, #4
 12c:	mul	x19, x19, x26
 130:	cmp	x19, x25
 134:	b.hi	2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x2e4>  // b.pmore
 138:	mov	x0, x24
 13c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 140:	ldr	x0, [sp, #96]
 144:	add	x20, x20, x20, lsl #1
 148:	ldr	x1, [sp, #112]
 14c:	add	x21, x21, x21, lsl #1
 150:	ldr	x0, [x0, #56]
 154:	sub	x19, x19, #0x1
 158:	ldr	x2, [x1, #56]
 15c:	mov	w4, #0x1                   	// #1
 160:	add	x0, x0, x20, lsl #4
 164:	mov	x1, x27
 168:	ldr	x20, [x28, #256]
 16c:	add	x2, x2, x21, lsl #4
 170:	str	x19, [x0, #8]
 174:	mov	x0, x23
 178:	add	x21, x20, #0x38
 17c:	str	w4, [sp, #160]
 180:	str	x19, [x2, #8]
 184:	ldr	x2, [sp, #104]
 188:	str	x2, [sp, #168]
 18c:	ldr	x2, [sp, #120]
 190:	str	x2, [sp, #176]
 194:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 198:	ldp	x0, x1, [x21, #8]
 19c:	cmp	x0, x1
 1a0:	b.eq	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x268>  // b.none
 1a4:	mov	x1, x23
 1a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 1ac:	ldr	x0, [x21, #8]
 1b0:	add	x0, x0, #0x30
 1b4:	str	x0, [x21, #8]
 1b8:	ldr	x21, [x20, #56]
 1bc:	sub	x21, x0, x21
 1c0:	asr	x21, x21, #4
 1c4:	mul	x21, x21, x26
 1c8:	cmp	x21, x25
 1cc:	b.hi	2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x2e4>  // b.pmore
 1d0:	mov	x0, x23
 1d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 1d8:	mov	x0, x27
 1dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 1e0:	mov	x0, x22
 1e4:	mov	x1, x24
 1e8:	sub	x21, x21, #0x1
 1ec:	stp	x20, x21, [sp, #256]
 1f0:	str	x19, [sp, #272]
 1f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 1f8:	ldr	w0, [x28, #152]
 1fc:	cmp	w0, #0x13
 200:	b.eq	74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x74>  // b.none
 204:	ldp	x19, x20, [sp, #16]
 208:	ldp	x21, x22, [sp, #32]
 20c:	ldp	x23, x24, [sp, #48]
 210:	ldp	x25, x26, [sp, #64]
 214:	ldp	x27, x28, [sp, #80]
 218:	ldp	x29, x30, [sp], #304
 21c:	ret
 220:	ldr	x1, [x28, #376]
 224:	ldur	x1, [x1, #-8]
 228:	ldr	x2, [x1, #480]
 22c:	str	x2, [sp, #96]
 230:	ldr	x2, [x1, #488]
 234:	str	x2, [sp, #120]
 238:	ldr	x20, [x1, #496]
 23c:	bl	0 <_ZdlPv>
 240:	ldr	x0, [x22, #72]
 244:	sub	x2, x0, #0x8
 248:	ldur	x0, [x0, #-8]
 24c:	str	x0, [x28, #360]
 250:	str	x2, [x28, #376]
 254:	add	x2, x0, #0x1f8
 258:	str	x2, [x28, #368]
 25c:	add	x0, x0, #0x1e0
 260:	str	x0, [x22, #48]
 264:	b	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xac>
 268:	mov	x1, x0
 26c:	mov	x2, x23
 270:	mov	x0, x21
 274:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 278:	ldr	x0, [x20, #64]
 27c:	b	1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x1b8>
 280:	mov	x1, x0
 284:	mov	x2, x24
 288:	mov	x0, x19
 28c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 290:	ldr	x4, [sp, #152]
 294:	ldr	x0, [x4, #64]
 298:	b	120 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x120>
 29c:	ldr	x1, [x28, #376]
 2a0:	ldur	x1, [x1, #-8]
 2a4:	ldr	x2, [x1, #480]
 2a8:	str	x2, [sp, #112]
 2ac:	ldr	x2, [x1, #488]
 2b0:	str	x2, [sp, #104]
 2b4:	ldr	x21, [x1, #496]
 2b8:	bl	0 <_ZdlPv>
 2bc:	ldr	x0, [x22, #72]
 2c0:	sub	x2, x0, #0x8
 2c4:	ldur	x0, [x0, #-8]
 2c8:	str	x0, [x28, #360]
 2cc:	str	x2, [x28, #376]
 2d0:	add	x2, x0, #0x1f8
 2d4:	str	x2, [x28, #368]
 2d8:	add	x0, x0, #0x1e0
 2dc:	str	x0, [x22, #48]
 2e0:	b	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xdc>
 2e4:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>:
   0:	stp	x29, x30, [sp, #-368]!
   4:	tst	w4, #0x3f0
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	mov	w21, w4
  1c:	stp	x23, x24, [sp, #48]
  20:	mov	x24, x1
  24:	mov	x23, x2
  28:	stp	x25, x26, [sp, #64]
  2c:	and	w25, w4, #0x10
  30:	mov	x26, x3
  34:	stp	x27, x28, [sp, #80]
  38:	b.ne	44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x44>  // b.any
  3c:	orr	w21, w4, #0x10
  40:	mov	w25, #0x10                  	// #16
  44:	mov	x20, x19
  48:	add	x22, sp, #0x140
  4c:	mov	x0, x22
  50:	mov	x1, x26
  54:	str	w21, [x20], #8
  58:	bl	0 <_ZNSt6localeC1ERKS_>
  5c:	adrp	x6, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  60:	add	x6, x6, #0x0
  64:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  68:	adrp	x3, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  6c:	add	x1, x0, #0x0
  70:	mov	x9, #0x30                  	// #48
  74:	ldp	x4, x5, [x6, #8]
  78:	stp	x4, x5, [x19, #8]
  7c:	add	x0, x3, #0x0
  80:	ldp	x4, x5, [x6, #24]
  84:	stp	x4, x5, [x20, #16]
  88:	movk	x9, #0x862, lsl #16
  8c:	ldp	x4, x5, [x6, #40]
  90:	stp	x4, x5, [x20, #32]
  94:	mov	x8, #0xd72                 	// #3442
  98:	ldp	x4, x5, [x6, #56]
  9c:	stp	x4, x5, [x20, #48]
  a0:	movk	x9, #0xc66, lsl #32
  a4:	ldr	x3, [x6, #72]
  a8:	str	x3, [x20, #64]
  ac:	ldp	x4, x5, [x6, #80]
  b0:	movk	x8, #0x974, lsl #16
  b4:	stp	x4, x5, [x19, #96]
  b8:	movk	x9, #0xa6e, lsl #48
  bc:	movk	x8, #0xb76, lsl #32
  c0:	ldur	x3, [x6, #94]
  c4:	stp	x9, x8, [x19, #80]
  c8:	adrp	x2, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  cc:	stur	x3, [x19, #110]
  d0:	add	x2, x2, #0x0
  d4:	stp	x1, x0, [x20, #112]
  d8:	add	x4, x19, #0x60
  dc:	str	x2, [x20, #128]
  e0:	stp	wzr, w21, [x20, #136]
  e4:	cbz	w25, 568 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x568>
  e8:	mov	x0, x1
  ec:	add	x1, x19, #0x50
  f0:	str	x1, [x20, #152]
  f4:	adrp	x1, 0 <_ZNSt5ctypeIcE2idE>
  f8:	str	x0, [x20, #160]
  fc:	strb	wzr, [x20, #168]
 100:	ldr	x0, [x1]
 104:	stp	x24, x23, [x20, #176]
 108:	bl	0 <_ZNKSt6locale2id5_M_idEv>
 10c:	ldr	x1, [sp, #320]
 110:	ldr	x2, [x1, #16]
 114:	ldr	x1, [x1, #8]
 118:	cmp	x0, x2
 11c:	b.cs	694 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x694>  // b.hs, b.nlast
 120:	ldr	x1, [x1, x0, lsl #3]
 124:	cbz	x1, 694 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x694>
 128:	ldr	w2, [x19, #148]
 12c:	add	x0, x19, #0xe0
 130:	str	x1, [x20, #192]
 134:	stp	x0, xzr, [x19, #208]
 138:	strb	wzr, [x19, #224]
 13c:	tbnz	w2, #4, 58c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x58c>
 140:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 144:	ldr	x0, [x0]
 148:	stp	x0, xzr, [x20, #232]
 14c:	mov	x0, x20
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 154:	add	x24, sp, #0x110
 158:	mov	x0, x22
 15c:	bl	0 <_ZNSt6localeD1Ev>
 160:	add	x4, x19, #0x140
 164:	str	xzr, [x19, #256]
 168:	mov	x0, #0x68                  	// #104
 16c:	str	x4, [sp, #96]
 170:	add	x23, x19, #0x160
 174:	add	x25, x19, #0x130
 178:	bl	0 <_Znwm>
 17c:	mov	x21, x0
 180:	adrp	x1, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 184:	add	x28, x0, #0x10
 188:	mov	x0, #0x100000001           	// #4294967297
 18c:	add	x27, x21, #0x60
 190:	ldr	x1, [x1]
 194:	stp	xzr, xzr, [x21, #16]
 198:	add	x1, x1, #0x10
 19c:	stp	x1, x0, [x21]
 1a0:	ldr	w1, [x19]
 1a4:	str	xzr, [x21, #32]
 1a8:	mov	x0, x27
 1ac:	str	w1, [x21, #40]
 1b0:	stp	xzr, xzr, [x21, #48]
 1b4:	strb	wzr, [x21, #64]
 1b8:	stp	xzr, xzr, [x21, #72]
 1bc:	str	xzr, [x21, #88]
 1c0:	bl	0 <_ZNSt6localeC1Ev>
 1c4:	mov	x0, x24
 1c8:	mov	x1, x26
 1cc:	bl	0 <_ZNSt6localeC1ERKS_>
 1d0:	mov	x1, x27
 1d4:	mov	x0, x22
 1d8:	bl	0 <_ZNSt6localeC1ERKS_>
 1dc:	mov	x1, x24
 1e0:	mov	x0, x27
 1e4:	bl	0 <_ZNSt6localeaSERKS_>
 1e8:	mov	x1, x22
 1ec:	mov	x0, x24
 1f0:	bl	0 <_ZNSt6localeaSERKS_>
 1f4:	mov	x0, x22
 1f8:	bl	0 <_ZNSt6localeD1Ev>
 1fc:	mov	x1, x24
 200:	mov	x0, x22
 204:	bl	0 <_ZNSt6localeC1ERKS_>
 208:	mov	x0, x22
 20c:	bl	0 <_ZNSt6localeD1Ev>
 210:	mov	x0, x24
 214:	bl	0 <_ZNSt6localeD1Ev>
 218:	ldr	x4, [sp, #96]
 21c:	add	x2, x19, #0x120
 220:	stp	x28, x21, [x19, #256]
 224:	mov	x1, #0x8                   	// #8
 228:	mov	x21, x4
 22c:	stp	x2, xzr, [x19, #272]
 230:	mov	x0, #0x40                  	// #64
 234:	strb	wzr, [x19, #288]
 238:	str	xzr, [x19, #304]
 23c:	str	xzr, [x19, #320]
 240:	stp	xzr, xzr, [x4, #8]
 244:	str	xzr, [x4, #24]
 248:	str	xzr, [x19, #352]
 24c:	stp	xzr, xzr, [x23, #8]
 250:	str	xzr, [x23, #24]
 254:	str	x1, [x25, #8]
 258:	bl	0 <_Znwm>
 25c:	mov	x28, x0
 260:	ldr	x27, [x25, #8]
 264:	str	x28, [x19, #304]
 268:	mov	x0, #0x1f8                 	// #504
 26c:	sub	x27, x27, #0x1
 270:	bl	0 <_Znwm>
 274:	mov	x1, x0
 278:	mov	x0, x26
 27c:	lsr	x27, x27, #1
 280:	add	x4, x1, #0x1f8
 284:	ldr	x2, [x19, #256]
 288:	add	x3, x28, x27, lsl #3
 28c:	stp	x1, x4, [x21, #8]
 290:	add	x2, x2, #0x50
 294:	str	x3, [x21, #24]
 298:	stp	x1, x4, [x23, #8]
 29c:	str	x3, [x23, #24]
 2a0:	str	x1, [x25, #16]
 2a4:	str	x1, [x25, #48]
 2a8:	str	x1, [x28, x27, lsl #3]
 2ac:	str	x2, [x19, #384]
 2b0:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 2b4:	ldr	x21, [x19, #256]
 2b8:	ldp	x1, x2, [x21, #8]
 2bc:	str	x0, [x19, #392]
 2c0:	ldr	x0, [x21, #40]
 2c4:	str	x0, [sp, #120]
 2c8:	add	x3, x0, #0x1
 2cc:	str	x3, [x21, #40]
 2d0:	ldr	x3, [x21, #32]
 2d4:	str	x3, [sp, #96]
 2d8:	cmp	x1, x2
 2dc:	b.eq	654 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x654>  // b.none
 2e0:	str	x0, [x1], #8
 2e4:	str	x1, [x21, #8]
 2e8:	ldr	x3, [sp, #120]
 2ec:	mov	w5, #0x8                   	// #8
 2f0:	mov	x4, #0xffffffffffffffff    	// #-1
 2f4:	add	x26, x21, #0x38
 2f8:	add	x28, sp, #0x80
 2fc:	add	x27, sp, #0xb0
 300:	mov	x1, x28
 304:	mov	x0, x27
 308:	str	w5, [sp, #128]
 30c:	stp	x4, x3, [sp, #136]
 310:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 314:	ldp	x0, x1, [x26, #8]
 318:	cmp	x0, x1
 31c:	b.eq	5ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x5ec>  // b.none
 320:	mov	x1, x27
 324:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 328:	ldr	x0, [x26, #8]
 32c:	add	x0, x0, #0x30
 330:	str	x0, [x26, #8]
 334:	ldr	x26, [x21, #56]
 338:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 33c:	movk	x4, #0xaaab
 340:	mov	x3, #0x86a0                	// #34464
 344:	sub	x26, x0, x26
 348:	movk	x3, #0x1, lsl #16
 34c:	asr	x1, x26, #4
 350:	mul	x1, x1, x4
 354:	cmp	x1, x3
 358:	b.hi	698 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x698>  // b.pmore
 35c:	mov	x0, x27
 360:	str	x1, [sp, #104]
 364:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 368:	mov	x0, x28
 36c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 370:	ldp	x0, x1, [sp, #96]
 374:	ldr	x2, [x21, #56]
 378:	add	x27, x0, x0, lsl #1
 37c:	sub	x1, x1, #0x1
 380:	mov	x0, x19
 384:	add	x27, x2, x27, lsl #4
 388:	str	x1, [x27, #8]
 38c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 390:	ldr	w0, [x19, #152]
 394:	cmp	w0, #0x1b
 398:	b.eq	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x664>  // b.none
 39c:	mov	w0, #0x5                   	// #5
 3a0:	bl	0 <_ZSt19__throw_regex_errorNSt15regex_constants10error_typeE>
 3a4:	ldp	x0, x1, [x19, #352]
 3a8:	cmp	x0, x1
 3ac:	b.eq	61c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x61c>  // b.none
 3b0:	sub	x1, x0, #0x18
 3b4:	ldp	x28, x20, [x0, #-16]
 3b8:	str	x1, [x25, #48]
 3bc:	ldr	x0, [x21, #56]
 3c0:	mov	x4, #0xffffffffffffffff    	// #-1
 3c4:	ldr	x27, [x19, #256]
 3c8:	add	x26, x0, x26
 3cc:	mov	w3, #0x9                   	// #9
 3d0:	mov	x1, x24
 3d4:	add	x25, x27, #0x38
 3d8:	mov	x0, x22
 3dc:	ldr	x2, [x27, #8]
 3e0:	stur	x28, [x26, #-40]
 3e4:	str	x4, [sp, #280]
 3e8:	str	w3, [sp, #272]
 3ec:	ldr	x3, [x2, #-8]!
 3f0:	str	x3, [sp, #288]
 3f4:	str	x2, [x27, #8]
 3f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 3fc:	ldp	x0, x1, [x25, #8]
 400:	cmp	x0, x1
 404:	b.eq	604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x604>  // b.none
 408:	mov	x1, x22
 40c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 410:	ldr	x23, [x25, #8]
 414:	add	x23, x23, #0x30
 418:	str	x23, [x25, #8]
 41c:	ldr	x2, [x27, #56]
 420:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 424:	movk	x1, #0xaaab
 428:	mov	x0, #0x86a0                	// #34464
 42c:	sub	x23, x23, x2
 430:	movk	x0, #0x1, lsl #16
 434:	asr	x25, x23, #4
 438:	mul	x25, x25, x1
 43c:	cmp	x25, x0
 440:	b.hi	698 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x698>  // b.pmore
 444:	mov	x0, x22
 448:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 44c:	mov	x0, x24
 450:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 454:	ldr	x0, [x21, #56]
 458:	add	x20, x20, x20, lsl #1
 45c:	ldr	x24, [x19, #256]
 460:	sub	x25, x25, #0x1
 464:	add	x20, x0, x20, lsl #4
 468:	mov	x1, #0xffffffffffffffff    	// #-1
 46c:	add	x22, x24, #0x38
 470:	mov	w0, #0xc                   	// #12
 474:	str	w0, [sp, #224]
 478:	str	x25, [x20, #8]
 47c:	add	x25, sp, #0xe0
 480:	str	x1, [sp, #232]
 484:	ldp	x0, x1, [x22, #8]
 488:	cmp	x0, x1
 48c:	b.eq	5d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x5d4>  // b.none
 490:	mov	x1, x25
 494:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 498:	ldr	x0, [x22, #8]
 49c:	add	x0, x0, #0x30
 4a0:	str	x0, [x22, #8]
 4a4:	ldr	x20, [x24, #56]
 4a8:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 4ac:	movk	x2, #0xaaab
 4b0:	mov	x1, #0x86a0                	// #34464
 4b4:	sub	x20, x0, x20
 4b8:	movk	x1, #0x1, lsl #16
 4bc:	asr	x20, x20, #4
 4c0:	mul	x20, x20, x2
 4c4:	cmp	x20, x1
 4c8:	b.hi	698 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x698>  // b.pmore
 4cc:	mov	x0, x25
 4d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 4d4:	ldr	x2, [x19, #256]
 4d8:	sub	x20, x20, #0x1
 4dc:	ldr	x0, [x21, #56]
 4e0:	ldp	x1, x4, [x2, #56]
 4e4:	add	x23, x0, x23
 4e8:	stur	x20, [x23, #-40]
 4ec:	cmp	x1, x4
 4f0:	b.eq	54c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x54c>  // b.none
 4f4:	nop
 4f8:	ldr	x0, [x1, #8]
 4fc:	tbnz	x0, #63, 52c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x52c>
 500:	ldr	x3, [x2, #56]
 504:	b	514 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x514>
 508:	ldr	x0, [x5, #8]
 50c:	str	x0, [x1, #8]
 510:	tbnz	x0, #63, 52c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x52c>
 514:	add	x0, x0, x0, lsl #1
 518:	lsl	x0, x0, #4
 51c:	add	x5, x3, x0
 520:	ldr	w0, [x3, x0]
 524:	cmp	w0, #0xa
 528:	b.eq	508 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x508>  // b.none
 52c:	ldr	w0, [x1]
 530:	sub	w3, w0, #0x1
 534:	cmp	w3, #0x1
 538:	ccmp	w0, #0x7, #0x4, hi  // hi = pmore
 53c:	b.eq	59c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x59c>  // b.none
 540:	add	x1, x1, #0x30
 544:	cmp	x4, x1
 548:	b.ne	4f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x4f8>  // b.any
 54c:	ldp	x19, x20, [sp, #16]
 550:	ldp	x21, x22, [sp, #32]
 554:	ldp	x23, x24, [sp, #48]
 558:	ldp	x25, x26, [sp, #64]
 55c:	ldp	x27, x28, [sp, #80]
 560:	ldp	x29, x30, [sp], #368
 564:	ret
 568:	str	x4, [x20, #152]
 56c:	tbnz	w21, #5, f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xf4>
 570:	mov	x0, x2
 574:	tbnz	w21, #6, f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xf4>
 578:	tbnz	w21, #8, 67c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x67c>
 57c:	tbnz	w21, #9, 688 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x688>
 580:	tst	x21, #0x80
 584:	csel	x0, x2, xzr, ne  // ne = any
 588:	b	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xf4>
 58c:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 590:	ldr	x0, [x0]
 594:	stp	x0, xzr, [x20, #232]
 598:	b	14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x14c>
 59c:	ldr	x0, [x1, #16]
 5a0:	tbz	x0, #63, 5b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x5b4>
 5a4:	b	540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x540>
 5a8:	ldr	x0, [x5, #8]
 5ac:	str	x0, [x1, #16]
 5b0:	tbnz	x0, #63, 540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x540>
 5b4:	add	x0, x0, x0, lsl #1
 5b8:	ldr	x3, [x2, #56]
 5bc:	lsl	x0, x0, #4
 5c0:	add	x5, x3, x0
 5c4:	ldr	w0, [x3, x0]
 5c8:	cmp	w0, #0xa
 5cc:	b.eq	5a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x5a8>  // b.none
 5d0:	b	540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x540>
 5d4:	mov	x1, x0
 5d8:	mov	x2, x25
 5dc:	mov	x0, x22
 5e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 5e4:	ldr	x0, [x24, #64]
 5e8:	b	4a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x4a4>
 5ec:	mov	x1, x0
 5f0:	mov	x2, x27
 5f4:	mov	x0, x26
 5f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 5fc:	ldr	x0, [x21, #64]
 600:	b	334 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x334>
 604:	mov	x1, x0
 608:	mov	x2, x22
 60c:	mov	x0, x25
 610:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 614:	ldr	x23, [x27, #64]
 618:	b	41c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x41c>
 61c:	ldr	x1, [x19, #376]
 620:	ldur	x1, [x1, #-8]
 624:	ldp	x28, x20, [x1, #488]
 628:	bl	0 <_ZdlPv>
 62c:	ldr	x0, [x25, #72]
 630:	sub	x1, x0, #0x8
 634:	ldur	x0, [x0, #-8]
 638:	str	x0, [x23, #8]
 63c:	str	x1, [x23, #24]
 640:	add	x1, x0, #0x1f8
 644:	str	x1, [x23, #16]
 648:	add	x0, x0, #0x1e0
 64c:	str	x0, [x25, #48]
 650:	b	3bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3bc>
 654:	add	x2, sp, #0x78
 658:	mov	x0, x21
 65c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 660:	b	2e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x2e8>
 664:	add	x1, x19, #0xd0
 668:	add	x0, x19, #0x110
 66c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 670:	mov	x0, x20
 674:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 678:	b	3a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3a4>
 67c:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 680:	add	x0, x0, #0x0
 684:	b	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xf4>
 688:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 68c:	add	x0, x0, #0x0
 690:	b	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC1EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0xf4>
 694:	bl	0 <_ZSt16__throw_bad_castv>
 698:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>:
   0:	stp	x29, x30, [sp, #-432]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	w0, [x0, #152]
  14:	cmp	w0, #0x16
  18:	b.eq	44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x44>  // b.none
  1c:	cmp	w0, #0x17
  20:	b.eq	f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xf8>  // b.none
  24:	cmp	w0, #0x18
  28:	b.eq	154 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x154>  // b.none
  2c:	cmp	w0, #0x7
  30:	mov	w0, #0x0                   	// #0
  34:	b.eq	234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x234>  // b.none
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #432
  40:	ret
  44:	add	x1, x19, #0xd0
  48:	add	x20, x19, #0x8
  4c:	add	x0, x19, #0x110
  50:	stp	x21, x22, [sp, #32]
  54:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  58:	mov	x0, x20
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  60:	ldr	x21, [x19, #256]
  64:	mov	w1, #0x4                   	// #4
  68:	mov	x0, #0xffffffffffffffff    	// #-1
  6c:	str	w1, [sp, #96]
  70:	add	x20, x21, #0x38
  74:	str	x0, [sp, #104]
  78:	add	x22, sp, #0x60
  7c:	ldp	x0, x1, [x20, #8]
  80:	cmp	x0, x1
  84:	b.eq	13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x13c>  // b.none
  88:	mov	x1, x22
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  90:	ldr	x0, [x20, #8]
  94:	add	x0, x0, #0x30
  98:	str	x0, [x20, #8]
  9c:	ldr	x20, [x21, #56]
  a0:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  a4:	movk	x2, #0xaaab
  a8:	mov	x1, #0x86a0                	// #34464
  ac:	sub	x20, x0, x20
  b0:	movk	x1, #0x1, lsl #16
  b4:	asr	x20, x20, #4
  b8:	mul	x20, x20, x2
  bc:	cmp	x20, x1
  c0:	b.hi	478 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x478>  // b.pmore
  c4:	mov	x0, x22
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  cc:	sub	x20, x20, #0x1
  d0:	add	x0, x19, #0x130
  d4:	add	x1, sp, #0x180
  d8:	stp	x21, x20, [sp, #384]
  dc:	str	x20, [sp, #400]
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  e4:	mov	w0, #0x1                   	// #1
  e8:	ldp	x19, x20, [sp, #16]
  ec:	ldp	x21, x22, [sp, #32]
  f0:	ldp	x29, x30, [sp], #432
  f4:	ret
  f8:	add	x1, x19, #0xd0
  fc:	add	x20, x19, #0x8
 100:	add	x0, x19, #0x110
 104:	stp	x21, x22, [sp, #32]
 108:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 10c:	mov	x0, x20
 110:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 114:	ldr	x21, [x19, #256]
 118:	mov	w1, #0x5                   	// #5
 11c:	mov	x0, #0xffffffffffffffff    	// #-1
 120:	str	w1, [sp, #144]
 124:	add	x20, x21, #0x38
 128:	str	x0, [sp, #152]
 12c:	add	x22, sp, #0x90
 130:	ldp	x0, x1, [x20, #8]
 134:	cmp	x0, x1
 138:	b.ne	88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x88>  // b.any
 13c:	mov	x1, x0
 140:	mov	x2, x22
 144:	mov	x0, x20
 148:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 14c:	ldr	x0, [x21, #64]
 150:	b	9c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x9c>
 154:	add	x1, x19, #0xd0
 158:	add	x20, x19, #0x8
 15c:	add	x0, x19, #0x110
 160:	stp	x21, x22, [sp, #32]
 164:	add	x22, sp, #0xc0
 168:	stp	x23, x24, [sp, #48]
 16c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 170:	mov	x0, x20
 174:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 178:	add	x23, sp, #0xf0
 17c:	ldr	x2, [x19, #272]
 180:	mov	x3, #0xffffffffffffffff    	// #-1
 184:	ldr	x21, [x19, #256]
 188:	mov	x1, x22
 18c:	ldrb	w4, [x2]
 190:	mov	w2, #0x6                   	// #6
 194:	str	w2, [sp, #192]
 198:	add	x20, x21, #0x38
 19c:	cmp	w4, #0x6e
 1a0:	mov	x0, x23
 1a4:	cset	w2, eq  // eq = none
 1a8:	str	x3, [sp, #200]
 1ac:	strb	w2, [sp, #216]
 1b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 1b4:	ldp	x0, x1, [x20, #8]
 1b8:	cmp	x0, x1
 1bc:	b.eq	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x3f4>  // b.none
 1c0:	mov	x1, x23
 1c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 1c8:	ldr	x0, [x20, #8]
 1cc:	add	x0, x0, #0x30
 1d0:	str	x0, [x20, #8]
 1d4:	ldr	x20, [x21, #56]
 1d8:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1dc:	movk	x2, #0xaaab
 1e0:	mov	x1, #0x86a0                	// #34464
 1e4:	sub	x20, x0, x20
 1e8:	movk	x1, #0x1, lsl #16
 1ec:	asr	x20, x20, #4
 1f0:	mul	x20, x20, x2
 1f4:	cmp	x20, x1
 1f8:	b.hi	488 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x488>  // b.pmore
 1fc:	mov	x0, x23
 200:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 204:	mov	x0, x22
 208:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 20c:	sub	x20, x20, #0x1
 210:	add	x0, x19, #0x130
 214:	add	x1, sp, #0x180
 218:	stp	x21, x20, [sp, #384]
 21c:	str	x20, [sp, #400]
 220:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 224:	mov	w0, #0x1                   	// #1
 228:	ldp	x21, x22, [sp, #32]
 22c:	ldp	x23, x24, [sp, #48]
 230:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x38>
 234:	stp	x21, x22, [sp, #32]
 238:	add	x22, x19, #0xd0
 23c:	mov	x1, x22
 240:	add	x21, x19, #0x110
 244:	add	x20, x19, #0x8
 248:	mov	x0, x21
 24c:	stp	x23, x24, [sp, #48]
 250:	stp	x25, x26, [sp, #64]
 254:	str	x27, [sp, #80]
 258:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 25c:	mov	x0, x20
 260:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 264:	ldr	x1, [x19, #272]
 268:	mov	x0, x19
 26c:	ldrb	w1, [x1]
 270:	cmp	w1, #0x6e
 274:	cset	w26, eq  // eq = none
 278:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 27c:	ldr	w0, [x19, #152]
 280:	cmp	w0, #0x8
 284:	b.ne	484 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x484>  // b.any
 288:	mov	x1, x22
 28c:	mov	x0, x21
 290:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 294:	add	x22, x19, #0x130
 298:	mov	x0, x20
 29c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 2a0:	ldp	x0, x1, [x19, #352]
 2a4:	cmp	x0, x1
 2a8:	b.eq	43c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x43c>  // b.none
 2ac:	sub	x1, x0, #0x18
 2b0:	ldp	x24, x25, [x0, #-24]
 2b4:	ldur	x23, [x0, #-8]
 2b8:	str	x1, [x22, #48]
 2bc:	ldr	x27, [x19, #256]
 2c0:	mov	w1, #0xc                   	// #12
 2c4:	mov	x0, #0xffffffffffffffff    	// #-1
 2c8:	str	w1, [sp, #384]
 2cc:	add	x20, x27, #0x38
 2d0:	str	x0, [sp, #392]
 2d4:	add	x21, sp, #0x180
 2d8:	ldp	x0, x1, [x20, #8]
 2dc:	cmp	x0, x1
 2e0:	b.eq	424 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x424>  // b.none
 2e4:	mov	x1, x21
 2e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 2ec:	ldr	x0, [x20, #8]
 2f0:	add	x0, x0, #0x30
 2f4:	str	x0, [x20, #8]
 2f8:	ldr	x20, [x27, #56]
 2fc:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 300:	movk	x2, #0xaaab
 304:	mov	x1, #0x86a0                	// #34464
 308:	sub	x20, x0, x20
 30c:	movk	x1, #0x1, lsl #16
 310:	asr	x20, x20, #4
 314:	mul	x20, x20, x2
 318:	cmp	x20, x1
 31c:	b.hi	484 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x484>  // b.pmore
 320:	mov	x0, x21
 324:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 328:	ldr	x0, [x24, #56]
 32c:	add	x2, x23, x23, lsl #1
 330:	ldr	x23, [x19, #256]
 334:	mov	w3, #0x7                   	// #7
 338:	add	x2, x0, x2, lsl #4
 33c:	sub	x20, x20, #0x1
 340:	add	x19, x23, #0x38
 344:	add	x27, sp, #0x150
 348:	add	x24, sp, #0x120
 34c:	mov	x0, x27
 350:	str	x20, [x2, #8]
 354:	mov	x2, #0xffffffffffffffff    	// #-1
 358:	mov	x1, x24
 35c:	str	w3, [sp, #288]
 360:	stp	x2, x25, [sp, #296]
 364:	strb	w26, [sp, #312]
 368:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 36c:	ldp	x0, x1, [x19, #8]
 370:	cmp	x0, x1
 374:	b.eq	40c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x40c>  // b.none
 378:	mov	x1, x27
 37c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 380:	ldr	x0, [x19, #8]
 384:	add	x0, x0, #0x30
 388:	str	x0, [x19, #8]
 38c:	ldr	x19, [x23, #56]
 390:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 394:	movk	x2, #0xaaab
 398:	mov	x1, #0x86a0                	// #34464
 39c:	sub	x19, x0, x19
 3a0:	movk	x1, #0x1, lsl #16
 3a4:	asr	x19, x19, #4
 3a8:	mul	x19, x19, x2
 3ac:	cmp	x19, x1
 3b0:	b.hi	484 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x484>  // b.pmore
 3b4:	mov	x0, x27
 3b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 3bc:	mov	x0, x24
 3c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 3c4:	mov	x0, x22
 3c8:	sub	x19, x19, #0x1
 3cc:	mov	x1, x21
 3d0:	stp	x23, x19, [sp, #384]
 3d4:	str	x19, [sp, #400]
 3d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 3dc:	mov	w0, #0x1                   	// #1
 3e0:	ldp	x21, x22, [sp, #32]
 3e4:	ldp	x23, x24, [sp, #48]
 3e8:	ldp	x25, x26, [sp, #64]
 3ec:	ldr	x27, [sp, #80]
 3f0:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x38>
 3f4:	mov	x1, x0
 3f8:	mov	x2, x23
 3fc:	mov	x0, x20
 400:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 404:	ldr	x0, [x21, #64]
 408:	b	1d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x1d4>
 40c:	mov	x1, x0
 410:	mov	x2, x27
 414:	mov	x0, x19
 418:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 41c:	ldr	x0, [x23, #64]
 420:	b	38c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x38c>
 424:	mov	x1, x0
 428:	mov	x2, x21
 42c:	mov	x0, x20
 430:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 434:	ldr	x0, [x27, #64]
 438:	b	2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2f8>
 43c:	ldr	x1, [x19, #376]
 440:	ldur	x1, [x1, #-8]
 444:	ldp	x24, x25, [x1, #480]
 448:	ldr	x23, [x1, #496]
 44c:	bl	0 <_ZdlPv>
 450:	ldr	x0, [x22, #72]
 454:	sub	x2, x0, #0x8
 458:	ldur	x0, [x0, #-8]
 45c:	str	x0, [x19, #360]
 460:	str	x2, [x19, #376]
 464:	add	x2, x0, #0x1f8
 468:	str	x2, [x19, #368]
 46c:	add	x0, x0, #0x1e0
 470:	str	x0, [x22, #48]
 474:	b	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2bc>
 478:	stp	x23, x24, [sp, #48]
 47c:	stp	x25, x26, [sp, #64]
 480:	str	x27, [sp, #80]
 484:	bl	0 <abort>
 488:	stp	x25, x26, [sp, #64]
 48c:	str	x27, [sp, #80]
 490:	bl	0 <abort>

Filesystem.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>:
   0:	adrp	x1, 0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
   4:	add	x1, x1, #0x0
   8:	add	x1, x1, #0x10
   c:	str	x1, [x0]
  10:	b	0 <_ZNSt6thread6_StateD2Ev>
  14:	nop

0000000000000018 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED0Ev>:
  18:	stp	x29, x30, [sp, #-32]!
  1c:	adrp	x1, 0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
  20:	add	x1, x1, #0x0
  24:	mov	x29, sp
  28:	add	x1, x1, #0x10
  2c:	str	x19, [sp, #16]
  30:	str	x1, [x0]
  34:	mov	x19, x0
  38:	bl	0 <_ZNSt6thread6_StateD2Ev>
  3c:	mov	x0, x19
  40:	mov	x1, #0x28                  	// #40
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	b	0 <_ZdlPvm>

0000000000000050 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv>:
  50:	stp	x29, x30, [sp, #-48]!
  54:	mov	x29, sp
  58:	stp	x19, x20, [sp, #16]
  5c:	adrp	x20, 0 <__pthread_key_create>
  60:	mov	x19, x0
  64:	ldr	x0, [x20]
  68:	stp	x21, x22, [sp, #32]
  6c:	add	x21, x19, #0x8
  70:	ldr	x22, [x21, #8]
  74:	cbz	x0, 84 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv+0x34>
  78:	mov	x0, x22
  7c:	bl	0 <pthread_mutex_lock>
  80:	cbnz	w0, b8 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv+0x68>
  84:	ldp	x1, x0, [x21, #16]
  88:	mov	w2, #0x1                   	// #1
  8c:	strb	w2, [x1]
  90:	bl	0 <_ZNSt18condition_variable10notify_allEv>
  94:	ldr	x20, [x20]
  98:	cbz	x20, a4 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEE6_M_runEv+0x54>
  9c:	mov	x0, x22
  a0:	bl	0 <pthread_mutex_unlock>
  a4:	ldr	w0, [x19, #8]
  a8:	ldp	x19, x20, [sp, #16]
  ac:	ldp	x21, x22, [sp, #32]
  b0:	ldp	x29, x30, [sp], #48
  b4:	b	0 <close>
  b8:	bl	0 <_ZSt20__throw_system_errori>
  bc:	nop

00000000000000c0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>:
  c0:	stp	x29, x30, [sp, #-208]!
  c4:	adrp	x2, 0 <_ZN3lld14threadsEnabledE>
  c8:	mov	x29, sp
  cc:	ldr	x2, [x2]
  d0:	stp	x0, x1, [sp, #64]
  d4:	ldrb	w0, [x2]
  d8:	cbnz	w0, e4 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x24>
  dc:	ldp	x29, x30, [sp], #208
  e0:	ret
  e4:	stp	x21, x22, [sp, #32]
  e8:	add	x21, sp, #0x70
  ec:	mov	x0, x21
  f0:	mov	w1, #0x0                   	// #0
  f4:	stp	x19, x20, [sp, #16]
  f8:	add	x20, sp, #0x40
  fc:	mov	w19, #0x105                 	// #261
 100:	stp	x20, xzr, [sp, #112]
 104:	strh	w19, [sp, #128]
 108:	bl	0 <_ZN4llvm3sys2fs6accessERKNS_5TwineENS1_10AccessModeE>
 10c:	cbnz	w0, 188 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0xc8>
 110:	add	x22, sp, #0xa0
 114:	stp	x23, x24, [sp, #48]
 118:	add	x23, sp, #0x60
 11c:	mov	x1, x23
 120:	mov	x0, x22
 124:	stp	x20, xzr, [sp, #160]
 128:	strh	w19, [sp, #176]
 12c:	bl	0 <_ZN4llvm3sys2fs15is_regular_fileERKNS_5TwineERb>
 130:	cbnz	w0, 174 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0xb4>
 134:	ldrb	w0, [sp, #96]
 138:	cbz	w0, 174 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0xb4>
 13c:	mov	x3, #0x0                   	// #0
 140:	mov	w2, #0x0                   	// #0
 144:	add	x1, sp, #0x54
 148:	mov	x0, x22
 14c:	stp	x20, xzr, [sp, #160]
 150:	strh	w19, [sp, #176]
 154:	bl	0 <_ZN4llvm3sys2fs15openFileForReadERKNS_5TwineERiNS1_9OpenFlagsEPNS_15SmallVectorImplIcEE>
 158:	mov	w1, #0x1                   	// #1
 15c:	mov	x24, x0
 160:	mov	x0, x22
 164:	stp	x20, xzr, [sp, #160]
 168:	strh	w19, [sp, #176]
 16c:	bl	0 <_ZN4llvm3sys2fs6removeERKNS_5TwineEb>
 170:	cbz	w24, 198 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0xd8>
 174:	ldp	x19, x20, [sp, #16]
 178:	ldp	x21, x22, [sp, #32]
 17c:	ldp	x23, x24, [sp, #48]
 180:	ldp	x29, x30, [sp], #208
 184:	ret
 188:	ldp	x19, x20, [sp, #16]
 18c:	ldp	x21, x22, [sp, #32]
 190:	ldp	x29, x30, [sp], #208
 194:	ret
 198:	mov	x0, x22
 19c:	stp	xzr, xzr, [sp, #112]
 1a0:	add	x19, sp, #0x58
 1a4:	stp	xzr, xzr, [sp, #128]
 1a8:	stp	xzr, xzr, [sp, #144]
 1ac:	bl	0 <_ZNSt18condition_variableC1Ev>
 1b0:	mov	x0, #0x28                  	// #40
 1b4:	ldr	w20, [sp, #84]
 1b8:	strb	wzr, [sp, #83]
 1bc:	str	xzr, [sp, #88]
 1c0:	bl	0 <_Znwm>
 1c4:	adrp	x2, 0 <pthread_create>
 1c8:	mov	x3, x0
 1cc:	adrp	x4, 0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 1d0:	add	x4, x4, #0x0
 1d4:	ldr	x2, [x2]
 1d8:	add	x4, x4, #0x10
 1dc:	add	x5, sp, #0x53
 1e0:	str	x4, [x3]
 1e4:	str	w20, [x3, #8]
 1e8:	mov	x0, x19
 1ec:	str	x21, [x3, #16]
 1f0:	mov	x1, x23
 1f4:	str	x5, [x3, #24]
 1f8:	str	x22, [x3, #32]
 1fc:	str	x3, [sp, #96]
 200:	bl	0 <_ZNSt6thread15_M_start_threadESt10unique_ptrINS_6_StateESt14default_deleteIS1_EEPFvvE>
 204:	ldr	x0, [sp, #96]
 208:	cbz	x0, 218 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x158>
 20c:	ldr	x1, [x0]
 210:	ldr	x1, [x1, #8]
 214:	blr	x1
 218:	mov	x0, x19
 21c:	bl	0 <_ZNSt6thread6detachEv>
 220:	ldr	x0, [sp, #88]
 224:	cbnz	x0, 2a4 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1e4>
 228:	adrp	x19, 0 <__pthread_key_create>
 22c:	str	x21, [sp, #96]
 230:	strb	wzr, [sp, #104]
 234:	ldr	x0, [x19]
 238:	cbz	x0, 248 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x188>
 23c:	mov	x0, x21
 240:	bl	0 <pthread_mutex_lock>
 244:	cbnz	w0, 2a8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1e8>
 248:	ldrb	w0, [sp, #83]
 24c:	mov	w1, #0x1                   	// #1
 250:	strb	w1, [sp, #104]
 254:	cbnz	w0, 28c <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1cc>
 258:	mov	x0, x22
 25c:	mov	x1, x23
 260:	bl	0 <_ZNSt18condition_variable4waitERSt11unique_lockISt5mutexE>
 264:	ldrb	w0, [sp, #83]
 268:	cbz	w0, 258 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x198>
 26c:	ldrb	w0, [sp, #104]
 270:	cbnz	w0, 28c <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1cc>
 274:	mov	x0, x22
 278:	bl	0 <_ZNSt18condition_variableD1Ev>
 27c:	ldp	x19, x20, [sp, #16]
 280:	ldp	x21, x22, [sp, #32]
 284:	ldp	x23, x24, [sp, #48]
 288:	b	dc <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1c>
 28c:	ldr	x0, [sp, #96]
 290:	cbz	x0, 274 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1b4>
 294:	ldr	x19, [x19]
 298:	cbz	x19, 274 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1b4>
 29c:	bl	0 <pthread_mutex_unlock>
 2a0:	b	274 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1b4>
 2a4:	bl	0 <_ZSt9terminatev>
 2a8:	bl	0 <_ZSt20__throw_system_errori>
 2ac:	nop

00000000000002b0 <_ZN3lld13tryCreateFileEN4llvm9StringRefE>:
 2b0:	stp	x29, x30, [sp, #-80]!
 2b4:	mov	x29, sp
 2b8:	stp	x19, x20, [sp, #16]
 2bc:	cbz	x1, 34c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x9c>
 2c0:	cmp	x1, #0x1
 2c4:	b.eq	340 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x90>  // b.none
 2c8:	stp	x21, x22, [sp, #32]
 2cc:	add	x21, sp, #0x40
 2d0:	mov	x8, x21
 2d4:	mov	w3, #0x0                   	// #0
 2d8:	mov	x2, #0x1                   	// #1
 2dc:	bl	0 <_ZN4llvm16FileOutputBuffer6createENS_9StringRefEmj>
 2e0:	ldrb	w0, [sp, #72]
 2e4:	and	w0, w0, #0xfffffffd
 2e8:	strb	w0, [sp, #72]
 2ec:	tbz	w0, #0, 36c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xbc>
 2f0:	ldr	x0, [sp, #64]
 2f4:	orr	x0, x0, #0x1
 2f8:	stp	x0, xzr, [sp, #56]
 2fc:	add	x22, sp, #0x38
 300:	mov	x0, x22
 304:	bl	0 <_ZN4llvm16errorToErrorCodeENS_5ErrorE>
 308:	ldr	x2, [sp, #56]
 30c:	mov	x19, x1
 310:	mov	x20, x0
 314:	tbnz	w2, #0, 378 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xc8>
 318:	tst	x2, #0xfffffffffffffffe
 31c:	b.ne	378 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xc8>  // b.any
 320:	mov	x0, x21
 324:	bl	0 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEEUlvE_EEEEED1Ev>
 328:	mov	x0, x20
 32c:	mov	x1, x19
 330:	ldp	x19, x20, [sp, #16]
 334:	ldp	x21, x22, [sp, #32]
 338:	ldp	x29, x30, [sp], #80
 33c:	ret
 340:	ldrb	w2, [x0]
 344:	cmp	w2, #0x2d
 348:	b.ne	2c8 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x18>  // b.any
 34c:	bl	0 <_ZNSt3_V215system_categoryEv>
 350:	mov	x20, #0x0                   	// #0
 354:	mov	x19, x0
 358:	mov	x0, x20
 35c:	mov	x1, x19
 360:	ldp	x19, x20, [sp, #16]
 364:	ldp	x29, x30, [sp], #80
 368:	ret
 36c:	mov	x0, #0x1                   	// #1
 370:	str	x0, [sp, #56]
 374:	b	2fc <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x4c>
 378:	mov	x0, x22
 37c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 58 <_ZN4llvm11raw_ostreamlsEPKc+0x58>
  14:	mov	x20, x1
  18:	mov	x0, x1
  1c:	str	x21, [sp, #32]
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x1, x0, [x19, #16]
  2c:	sub	x1, x1, x0
  30:	cmp	x21, x1
  34:	b.hi	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.pmore
  38:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  3c:	mov	x2, x21
  40:	mov	x1, x20
  44:	bl	0 <memcpy>
  48:	ldr	x0, [x19, #24]
  4c:	add	x0, x0, x21
  50:	ldr	x21, [sp, #32]
  54:	str	x0, [x19, #24]
  58:	mov	x0, x19
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret
  68:	mov	x2, x21
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  84:	mov	x0, x19
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  20:	ldrb	w0, [x19, #8]
  24:	tbz	w0, #0, 60 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x60>
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  30:	add	x1, x1, #0x0
  34:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  38:	ldrb	w0, [x19, #8]
  3c:	tbz	w0, #0, 74 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x74>
  40:	ldr	x19, [x19]
  44:	ldr	x0, [x19]
  48:	ldr	x20, [x0, #16]
  4c:	bl	0 <_ZN4llvm4dbgsEv>
  50:	mov	x1, x0
  54:	mov	x0, x19
  58:	blr	x20
  5c:	bl	0 <abort>
  60:	bl	0 <_ZN4llvm4dbgsEv>
  64:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  68:	add	x1, x1, #0x0
  6c:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  70:	bl	0 <abort>
  74:	adrp	x3, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  78:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  7c:	adrp	x0, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  80:	add	x3, x3, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x0, x0, #0x0
  8c:	mov	w2, #0x281                 	// #641
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev>:
   0:	ldrb	w2, [x0, #8]
   4:	tbnz	w2, #1, 3c <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev+0x3c>
   8:	ldr	x0, [x0]
   c:	tbnz	w2, #0, 24 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev+0x24>
  10:	cbz	x0, 38 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev+0x38>
  14:	ldr	x1, [x0]
  18:	ldr	x1, [x1, #40]
  1c:	mov	x16, x1
  20:	br	x16
  24:	cbz	x0, 38 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev+0x38>
  28:	ldr	x1, [x0]
  2c:	ldr	x1, [x1, #8]
  30:	mov	x16, x1
  34:	br	x16
  38:	ret
  3c:	stp	x29, x30, [sp, #-16]!
  40:	mov	x29, sp
  44:	bl	0 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED1Ev>

Memory.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld9freeArenaEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	adrp	x0, 0 <_ZN3lld9freeArenaEv>
   8:	mov	x29, sp
   c:	ldr	x0, [x0]
  10:	stp	x19, x20, [sp, #16]
  14:	ldp	x19, x20, [x0]
  18:	str	x21, [sp, #32]
  1c:	cmp	x19, x20
  20:	b.eq	40 <_ZN3lld9freeArenaEv+0x40>  // b.none
  24:	nop
  28:	ldr	x0, [x19], #8
  2c:	ldr	x1, [x0]
  30:	ldr	x1, [x1, #16]
  34:	blr	x1
  38:	cmp	x20, x19
  3c:	b.ne	28 <_ZN3lld9freeArenaEv+0x28>  // b.any
  40:	adrp	x21, 20 <_ZN3lld9freeArenaEv+0x20>
  44:	ldr	x0, [x21]
  48:	ldr	x19, [x0, #64]
  4c:	ldr	w20, [x0, #72]
  50:	add	x20, x19, x20, lsl #4
  54:	cmp	x19, x20
  58:	b.eq	70 <_ZN3lld9freeArenaEv+0x70>  // b.none
  5c:	nop
  60:	ldr	x0, [x19], #16
  64:	bl	0 <free>
  68:	cmp	x20, x19
  6c:	b.ne	60 <_ZN3lld9freeArenaEv+0x60>  // b.any
  70:	ldr	x0, [x21]
  74:	ldr	w20, [x0, #24]
  78:	str	wzr, [x0, #72]
  7c:	cbnz	w20, 90 <_ZN3lld9freeArenaEv+0x90>
  80:	ldp	x19, x20, [sp, #16]
  84:	ldr	x21, [sp, #32]
  88:	ldp	x29, x30, [sp], #48
  8c:	ret
  90:	ldr	x19, [x0, #16]
  94:	add	x20, x19, w20, uxtw #3
  98:	ldr	x1, [x19], #8
  9c:	str	x1, [x0]
  a0:	str	xzr, [x0, #80]
  a4:	add	x1, x1, #0x1, lsl #12
  a8:	str	x1, [x0, #8]
  ac:	cmp	x19, x20
  b0:	b.eq	e4 <_ZN3lld9freeArenaEv+0xe4>  // b.none
  b4:	nop
  b8:	ldr	x0, [x19], #8
  bc:	bl	0 <free>
  c0:	cmp	x20, x19
  c4:	b.ne	b8 <_ZN3lld9freeArenaEv+0xb8>  // b.any
  c8:	ldr	x0, [x21]
  cc:	ldr	x1, [x0, #16]
  d0:	ldr	w0, [x0, #24]
  d4:	add	x2, x1, #0x8
  d8:	add	x0, x1, x0, lsl #3
  dc:	cmp	x2, x0
  e0:	b.hi	108 <_ZN3lld9freeArenaEv+0x108>  // b.pmore
  e4:	ldr	x21, [x21]
  e8:	ldr	w0, [x21, #28]
  ec:	cbz	w0, 128 <_ZN3lld9freeArenaEv+0x128>
  f0:	mov	w0, #0x1                   	// #1
  f4:	str	w0, [x21, #24]
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldr	x21, [sp, #32]
 100:	ldp	x29, x30, [sp], #48
 104:	ret
 108:	adrp	x3, 0 <_ZN3lld9freeArenaEv>
 10c:	adrp	x1, 0 <_ZN3lld9freeArenaEv>
 110:	adrp	x0, 0 <_ZN3lld9freeArenaEv>
 114:	add	x3, x3, #0x0
 118:	add	x1, x1, #0x0
 11c:	add	x0, x0, #0x0
 120:	mov	w2, #0x1c7                 	// #455
 124:	bl	0 <__assert_fail>
 128:	adrp	x3, 0 <_ZN3lld9freeArenaEv>
 12c:	adrp	x1, 0 <_ZN3lld9freeArenaEv>
 130:	adrp	x0, 0 <_ZN3lld9freeArenaEv>
 134:	add	x3, x3, #0x0
 138:	add	x1, x1, #0x0
 13c:	add	x0, x0, #0x0
 140:	mov	w2, #0x43                  	// #67
 144:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED1Ev>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, c <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED1Ev+0xc>
   8:	b	0 <_ZdlPv>
   c:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldr	w20, [x0, #24]
  10:	ldr	x19, [x0, #16]
  14:	str	x21, [sp, #32]
  18:	mov	x21, x0
  1c:	add	x20, x19, x20, lsl #3
  20:	cmp	x19, x20
  24:	b.eq	38 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x38>  // b.none
  28:	ldr	x0, [x19], #8
  2c:	bl	0 <free>
  30:	cmp	x20, x19
  34:	b.ne	28 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x28>  // b.any
  38:	ldr	x19, [x21, #64]
  3c:	ldr	w20, [x21, #72]
  40:	add	x20, x19, x20, lsl #4
  44:	cmp	x19, x20
  48:	b.eq	64 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x64>  // b.none
  4c:	nop
  50:	ldr	x0, [x19], #16
  54:	bl	0 <free>
  58:	cmp	x20, x19
  5c:	b.ne	50 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x50>  // b.any
  60:	ldr	x20, [x21, #64]
  64:	add	x0, x21, #0x50
  68:	cmp	x20, x0
  6c:	b.eq	78 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x78>  // b.none
  70:	mov	x0, x20
  74:	bl	0 <free>
  78:	ldr	x0, [x21, #16]
  7c:	add	x21, x21, #0x20
  80:	cmp	x0, x21
  84:	b.eq	98 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED1Ev+0x98>  // b.none
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	b	0 <free>
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldr	x21, [sp, #32]
  a0:	ldp	x29, x30, [sp], #48
  a4:	ret

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_Memory.cpp>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x5, #0x400000000           	// #17179869184
   8:	mov	x3, #0x1                   	// #1
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	adrp	x19, 20 <_GLOBAL__sub_I_Memory.cpp+0x20>
  18:	adrp	x20, 0 <__dso_handle>
  1c:	ldr	x19, [x19]
  20:	add	x20, x20, #0x0
  24:	mov	x2, x20
  28:	adrp	x0, 0 <_GLOBAL__sub_I_Memory.cpp>
  2c:	add	x6, x19, #0x20
  30:	add	x4, x19, #0x50
  34:	stp	xzr, xzr, [x19]
  38:	mov	x1, x19
  3c:	add	x0, x0, #0x0
  40:	stp	x6, x5, [x19, #16]
  44:	stp	x4, xzr, [x19, #64]
  48:	stp	xzr, x3, [x19, #80]
  4c:	bl	0 <__cxa_atexit>
  50:	adrp	x3, 18 <_GLOBAL__sub_I_Memory.cpp+0x18>
  54:	adrp	x1, 0 <_GLOBAL__sub_I_Memory.cpp>
  58:	mov	x2, x20
  5c:	adrp	x0, 0 <_GLOBAL__sub_I_Memory.cpp>
  60:	ldr	x1, [x1]
  64:	ldr	x3, [x3]
  68:	stp	xzr, xzr, [x1]
  6c:	str	x19, [x3]
  70:	str	xzr, [x1, #16]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	ldr	x0, [x0]
  80:	b	0 <__cxa_atexit>

Reproduce.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>:
   0:	stp	x29, x30, [sp, #-480]!
   4:	mov	x2, #0x8000000000          	// #549755813888
   8:	cmp	x1, #0x80
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	add	x20, sp, #0xc0
  18:	add	x3, x20, #0x10
  1c:	stp	x21, x22, [sp, #32]
  20:	mov	x19, x1
  24:	mov	x22, x0
  28:	stp	x23, x24, [sp, #48]
  2c:	mov	x21, x8
  30:	add	x23, x0, x1
  34:	stp	x3, x2, [sp, #192]
  38:	mov	x2, x1
  3c:	b.hi	d4 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xd4>  // b.pmore
  40:	mov	x0, x3
  44:	cmp	x23, x22
  48:	b.eq	6c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x6c>  // b.none
  4c:	mov	x2, x19
  50:	mov	x1, x22
  54:	bl	0 <memcpy>
  58:	ldr	w2, [sp, #200]
  5c:	ldr	w0, [sp, #204]
  60:	add	x2, x19, x2
  64:	cmp	x2, x0
  68:	b.hi	27c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x27c>  // b.pmore
  6c:	mov	x0, x20
  70:	str	w2, [sp, #200]
  74:	bl	0 <_ZN4llvm3sys2fs13make_absoluteERNS_15SmallVectorImplIcEE>
  78:	cbz	w0, fc <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xfc>
  7c:	add	x0, x21, #0x10
  80:	str	x0, [x21]
  84:	cbz	x22, c8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xc8>
  88:	mov	x2, x23
  8c:	mov	x1, x22
  90:	mov	x0, x21
  94:	mov	w3, #0x0                   	// #0
  98:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
  9c:	ldr	x0, [sp, #192]
  a0:	add	x20, x20, #0x10
  a4:	cmp	x0, x20
  a8:	b.eq	b0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xb0>  // b.none
  ac:	bl	0 <free>
  b0:	mov	x0, x21
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x23, x24, [sp, #48]
  c0:	ldp	x29, x30, [sp], #480
  c4:	ret
  c8:	str	xzr, [x21, #8]
  cc:	strb	wzr, [x21, #16]
  d0:	b	9c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x9c>
  d4:	mov	x1, x3
  d8:	mov	x0, x20
  dc:	mov	x3, #0x1                   	// #1
  e0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  e4:	ldr	w2, [sp, #200]
  e8:	cmp	x23, x22
  ec:	b.eq	5c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x5c>  // b.none
  f0:	ldr	x0, [sp, #192]
  f4:	add	x0, x0, x2
  f8:	b	4c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x4c>
  fc:	mov	w2, #0x2                   	// #2
 100:	mov	w1, #0x1                   	// #1
 104:	mov	x0, x20
 108:	bl	0 <_ZN4llvm3sys4path11remove_dotsERNS_15SmallVectorImplIcEEbNS1_5StyleE>
 10c:	ldr	w1, [sp, #200]
 110:	mov	x3, #0x8000000000          	// #549755813888
 114:	ldr	x0, [sp, #192]
 118:	add	x19, sp, #0x150
 11c:	add	x24, x19, #0x10
 120:	mov	w2, #0x2                   	// #2
 124:	stp	x24, x3, [sp, #336]
 128:	bl	0 <_ZN4llvm3sys4path9root_nameENS_9StringRefENS1_5StyleE>
 12c:	mov	x23, x0
 130:	cbz	x1, 15c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x15c>
 134:	sub	x22, x1, #0x1
 138:	ldrb	w0, [x0, x22]
 13c:	cmp	w0, #0x3a
 140:	b.ne	1e8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1e8>  // b.any
 144:	ldr	w0, [sp, #348]
 148:	str	wzr, [sp, #344]
 14c:	cmp	x22, x0
 150:	b.hi	2cc <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2cc>  // b.pmore
 154:	cbnz	x22, 258 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x258>
 158:	str	w22, [sp, #344]
 15c:	ldr	w1, [sp, #200]
 160:	mov	w2, #0x2                   	// #2
 164:	ldr	x0, [sp, #192]
 168:	bl	0 <_ZN4llvm3sys4path13relative_pathENS_9StringRefENS1_5StyleE>
 16c:	mov	x8, x0
 170:	mov	x9, x1
 174:	add	x6, sp, #0x50
 178:	mov	w5, #0x101                 	// #257
 17c:	mov	w7, #0x105                 	// #261
 180:	mov	x0, x19
 184:	add	x4, sp, #0xa8
 188:	add	x3, sp, #0x90
 18c:	add	x2, sp, #0x78
 190:	add	x1, sp, #0x60
 194:	stp	x8, x9, [sp, #80]
 198:	add	x19, x19, #0x10
 19c:	stp	x6, xzr, [sp, #96]
 1a0:	strh	w7, [sp, #112]
 1a4:	stp	xzr, xzr, [sp, #120]
 1a8:	strh	w5, [sp, #136]
 1ac:	stp	xzr, xzr, [sp, #144]
 1b0:	strh	w5, [sp, #160]
 1b4:	stp	xzr, xzr, [sp, #168]
 1b8:	strh	w5, [sp, #184]
 1bc:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
 1c0:	ldr	w1, [sp, #344]
 1c4:	mov	x8, x21
 1c8:	ldr	x0, [sp, #336]
 1cc:	mov	w2, #0x2                   	// #2
 1d0:	bl	0 <_ZN4llvm3sys4path16convert_to_slashB5cxx11ENS_9StringRefENS1_5StyleE>
 1d4:	ldr	x0, [sp, #336]
 1d8:	cmp	x0, x19
 1dc:	b.eq	9c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x9c>  // b.none
 1e0:	bl	0 <free>
 1e4:	b	9c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x9c>
 1e8:	cmp	x1, #0x1
 1ec:	b.ls	15c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x15c>  // b.plast
 1f0:	ldrh	w2, [x23]
 1f4:	mov	w0, #0x2f2f                	// #12079
 1f8:	cmp	w2, w0
 1fc:	b.ne	15c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x15c>  // b.any
 200:	ldr	w0, [sp, #348]
 204:	add	x22, x23, x1
 208:	str	x25, [sp, #64]
 20c:	sub	x25, x1, #0x2
 210:	str	wzr, [sp, #344]
 214:	add	x23, x23, #0x2
 218:	cmp	x25, x0
 21c:	b.hi	2a0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2a0>  // b.pmore
 220:	cmp	x22, x23
 224:	b.eq	24c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x24c>  // b.none
 228:	ldr	x0, [sp, #336]
 22c:	mov	x1, x23
 230:	mov	x2, x25
 234:	bl	0 <memcpy>
 238:	ldr	w0, [sp, #344]
 23c:	ldr	w1, [sp, #348]
 240:	add	x25, x25, x0
 244:	cmp	x25, x1
 248:	b.hi	280 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x280>  // b.pmore
 24c:	str	w25, [sp, #344]
 250:	ldr	x25, [sp, #64]
 254:	b	15c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x15c>
 258:	ldr	x0, [sp, #336]
 25c:	mov	x1, x23
 260:	mov	x2, x22
 264:	bl	0 <memcpy>
 268:	ldr	w1, [sp, #344]
 26c:	ldr	w0, [sp, #348]
 270:	add	x22, x22, x1
 274:	cmp	x22, x0
 278:	b.ls	158 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x158>  // b.plast
 27c:	str	x25, [sp, #64]
 280:	adrp	x3, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 284:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 288:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 28c:	add	x3, x3, #0x0
 290:	add	x1, x1, #0x0
 294:	add	x0, x0, #0x0
 298:	mov	w2, #0x43                  	// #67
 29c:	bl	0 <__assert_fail>
 2a0:	mov	x0, x19
 2a4:	mov	x1, x24
 2a8:	mov	x2, x25
 2ac:	mov	x3, #0x1                   	// #1
 2b0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 2b4:	ldr	w0, [sp, #344]
 2b8:	cmp	x22, x23
 2bc:	b.eq	23c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x23c>  // b.none
 2c0:	ldr	x1, [sp, #336]
 2c4:	add	x0, x1, x0
 2c8:	b	22c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x22c>
 2cc:	mov	x1, x24
 2d0:	mov	x0, x19
 2d4:	mov	x2, x22
 2d8:	mov	x3, #0x1                   	// #1
 2dc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 2e0:	ldr	x0, [sp, #336]
 2e4:	ldr	w1, [sp, #344]
 2e8:	add	x0, x0, x1
 2ec:	b	25c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x25c>

00000000000002f0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>:
 2f0:	stp	x29, x30, [sp, #-112]!
 2f4:	mov	x29, sp
 2f8:	stp	x0, x1, [sp, #48]
 2fc:	str	x21, [sp, #32]
 300:	ldr	x21, [sp, #56]
 304:	stp	x19, x20, [sp, #16]
 308:	mov	x19, x8
 30c:	ldr	x20, [sp, #48]
 310:	cbz	x21, 3ac <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xbc>
 314:	mov	x2, x21
 318:	mov	x0, x20
 31c:	mov	w1, #0x20                  	// #32
 320:	bl	0 <memchr>
 324:	cbz	x0, 37c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x8c>
 328:	sub	x0, x0, x20
 32c:	cmn	x0, #0x1
 330:	b.eq	37c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x8c>  // b.none
 334:	add	x3, sp, #0x30
 338:	add	x2, sp, #0x40
 33c:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 340:	add	x1, x1, #0x0
 344:	mov	w5, #0x503                 	// #1283
 348:	mov	w4, #0x302                 	// #770
 34c:	mov	x8, x19
 350:	add	x0, sp, #0x58
 354:	stp	x1, x3, [sp, #64]
 358:	strh	w5, [sp, #80]
 35c:	stp	x2, x1, [sp, #88]
 360:	strh	w4, [sp, #104]
 364:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 368:	mov	x0, x19
 36c:	ldp	x19, x20, [sp, #16]
 370:	ldr	x21, [sp, #32]
 374:	ldp	x29, x30, [sp], #112
 378:	ret
 37c:	add	x0, x19, #0x10
 380:	str	x0, [x19]
 384:	add	x2, x20, x21
 388:	mov	x1, x20
 38c:	mov	x0, x19
 390:	mov	w3, #0x0                   	// #0
 394:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 398:	mov	x0, x19
 39c:	ldp	x19, x20, [sp, #16]
 3a0:	ldr	x21, [sp, #32]
 3a4:	ldp	x29, x30, [sp], #112
 3a8:	ret
 3ac:	add	x0, x8, #0x10
 3b0:	cbnz	x20, 380 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x90>
 3b4:	stp	x0, xzr, [x8]
 3b8:	mov	x0, x19
 3bc:	strb	wzr, [x8, #16]
 3c0:	ldp	x19, x20, [sp, #16]
 3c4:	ldr	x21, [sp, #32]
 3c8:	ldp	x29, x30, [sp], #112
 3cc:	ret

00000000000003d0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE>:
 3d0:	stp	x29, x30, [sp, #-160]!
 3d4:	mov	x29, sp
 3d8:	ldr	x1, [x0, #24]
 3dc:	stp	x19, x20, [sp, #16]
 3e0:	mov	x20, x0
 3e4:	stp	x21, x22, [sp, #32]
 3e8:	mov	x19, x8
 3ec:	cbz	x1, 598 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1c8>
 3f0:	add	x21, sp, #0x40
 3f4:	mov	w3, #0x0                   	// #0
 3f8:	add	x4, x21, #0x10
 3fc:	mov	x0, x21
 400:	ldr	x2, [x20, #32]
 404:	str	x4, [sp, #64]
 408:	add	x2, x1, x2
 40c:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 410:	ldr	w0, [x20, #56]
 414:	cbnz	w0, 458 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x88>
 418:	ldr	x0, [sp, #64]
 41c:	add	x1, x19, #0x10
 420:	str	x1, [x19]
 424:	add	x21, x21, #0x10
 428:	cmp	x0, x21
 42c:	b.eq	5d8 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x208>  // b.none
 430:	ldr	x1, [sp, #80]
 434:	str	x0, [x19]
 438:	str	x1, [x19, #16]
 43c:	ldr	x0, [sp, #72]
 440:	str	x0, [x19, #8]
 444:	mov	x0, x19
 448:	ldp	x19, x20, [sp, #16]
 44c:	ldp	x21, x22, [sp, #32]
 450:	ldp	x29, x30, [sp], #160
 454:	ret
 458:	ldr	x0, [x20, #48]
 45c:	str	x23, [sp, #48]
 460:	mov	x1, #0x0                   	// #0
 464:	ldr	x23, [x0]
 468:	cbz	x23, 478 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xa8>
 46c:	mov	x0, x23
 470:	bl	0 <strlen>
 474:	mov	x1, x0
 478:	add	x22, sp, #0x60
 47c:	mov	x0, x23
 480:	mov	x8, x22
 484:	bl	2f0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 488:	ldr	x1, [x20]
 48c:	ldrh	w0, [x1, #38]
 490:	tbnz	w0, #2, 5ac <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1dc>
 494:	tbnz	w0, #3, 4bc <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xec>
 498:	ldrb	w0, [x1, #36]
 49c:	cmp	w0, #0xc
 4a0:	b.hi	5fc <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x22c>  // b.pmore
 4a4:	and	x0, x0, #0xff
 4a8:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 4ac:	add	x1, x1, #0x0
 4b0:	ldr	w0, [x1, x0, lsl #2]
 4b4:	cmp	w0, #0x1
 4b8:	b.eq	5ac <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1dc>  // b.none
 4bc:	ldp	x1, x2, [sp, #64]
 4c0:	add	x20, sp, #0x80
 4c4:	add	x4, x20, #0x10
 4c8:	mov	x0, x20
 4cc:	mov	w3, #0x0                   	// #0
 4d0:	str	x4, [sp, #128]
 4d4:	add	x2, x1, x2
 4d8:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 4dc:	ldr	x1, [sp, #136]
 4e0:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
 4e4:	cmp	x1, x0
 4e8:	b.eq	5f0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x220>  // b.none
 4ec:	mov	x2, #0x1                   	// #1
 4f0:	mov	x0, x20
 4f4:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 4f8:	add	x1, x1, #0x0
 4fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 500:	ldp	x1, x2, [sp, #96]
 504:	mov	x0, x20
 508:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 50c:	mov	x1, x0
 510:	add	x2, x19, #0x10
 514:	str	x2, [x19]
 518:	ldr	x2, [x0], #16
 51c:	cmp	x2, x0
 520:	b.eq	5e4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x214>  // b.none
 524:	ldr	x3, [x1, #16]
 528:	str	x2, [x19]
 52c:	str	x3, [x19, #16]
 530:	str	x0, [x1]
 534:	add	x20, x20, #0x10
 538:	ldr	x0, [x1, #8]
 53c:	str	x0, [x19, #8]
 540:	ldr	x0, [sp, #128]
 544:	str	xzr, [x1, #8]
 548:	strb	wzr, [x1, #16]
 54c:	cmp	x0, x20
 550:	b.eq	558 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x188>  // b.none
 554:	bl	0 <_ZdlPv>
 558:	ldr	x0, [sp, #96]
 55c:	add	x8, x22, #0x10
 560:	cmp	x0, x8
 564:	b.eq	56c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x19c>  // b.none
 568:	bl	0 <_ZdlPv>
 56c:	ldr	x0, [sp, #64]
 570:	add	x21, x21, #0x10
 574:	cmp	x0, x21
 578:	b.eq	614 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x244>  // b.none
 57c:	bl	0 <_ZdlPv>
 580:	mov	x0, x19
 584:	ldp	x19, x20, [sp, #16]
 588:	ldp	x21, x22, [sp, #32]
 58c:	ldr	x23, [sp, #48]
 590:	ldp	x29, x30, [sp], #160
 594:	ret
 598:	add	x21, sp, #0x40
 59c:	strb	wzr, [sp, #80]
 5a0:	add	x0, x21, #0x10
 5a4:	stp	x0, xzr, [sp, #64]
 5a8:	b	410 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x40>
 5ac:	ldp	x1, x2, [sp, #64]
 5b0:	add	x0, x19, #0x10
 5b4:	str	x0, [x19]
 5b8:	mov	w3, #0x0                   	// #0
 5bc:	mov	x0, x19
 5c0:	add	x2, x1, x2
 5c4:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 5c8:	ldp	x1, x2, [sp, #96]
 5cc:	mov	x0, x19
 5d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 5d4:	b	558 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x188>
 5d8:	ldp	x0, x1, [sp, #80]
 5dc:	stp	x0, x1, [x19, #16]
 5e0:	b	43c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x6c>
 5e4:	ldp	x2, x3, [x1, #16]
 5e8:	stp	x2, x3, [x19, #16]
 5ec:	b	530 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x160>
 5f0:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 5f4:	add	x0, x0, #0x0
 5f8:	bl	0 <_ZSt20__throw_length_errorPKc>
 5fc:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 600:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 604:	add	x1, x1, #0x0
 608:	add	x0, x0, #0x0
 60c:	mov	w2, #0xa6                  	// #166
 610:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 614:	ldr	x23, [sp, #48]
 618:	b	444 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x74>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Strings.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldp	x19, x22, [x0]
  14:	cmp	x19, x22
  18:	b.eq	5c <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x5c>  // b.none
  1c:	mov	x20, x1
  20:	mov	x21, x2
  24:	b	30 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x30>
  28:	cmp	x22, x19
  2c:	b.eq	5c <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x5c>  // b.none
  30:	mov	x0, x19
  34:	mov	x1, x20
  38:	mov	x2, x21
  3c:	add	x19, x19, #0x60
  40:	bl	0 <_ZNK4llvm11GlobPattern5matchENS_9StringRefE>
  44:	ands	w0, w0, #0xff
  48:	b.eq	28 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x28>  // b.none
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x21, x22, [sp, #32]
  54:	ldp	x29, x30, [sp], #48
  58:	ret
  5c:	mov	w0, #0x0                   	// #0
  60:	ldp	x19, x20, [sp, #16]
  64:	ldp	x21, x22, [sp, #32]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

0000000000000070 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE>:
  70:	mov	x2, x0
  74:	mov	w0, #0x0                   	// #0
  78:	cbz	x1, 16c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xfc>
  7c:	ldrb	w3, [x2]
  80:	and	w0, w3, #0xffffffdf
  84:	sub	w0, w0, #0x41
  88:	and	w0, w0, #0xff
  8c:	cmp	w0, #0x19
  90:	cset	w0, ls  // ls = plast
  94:	cmp	w3, #0x5f
  98:	csinc	w0, w0, wzr, ne  // ne = any
  9c:	cbz	w0, 16c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xfc>
  a0:	sub	x5, x1, #0x1
  a4:	add	x3, x2, #0x1
  a8:	add	x1, x2, x1
  ac:	cmp	xzr, x5, asr #2
  b0:	asr	x4, x5, #2
  b4:	b.ge	180 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x110>  // b.tcont
  b8:	add	x2, x2, x4, lsl #2
  bc:	add	x2, x2, #0x1
  c0:	ldrb	w4, [x3]
  c4:	cmp	w4, #0x5f
  c8:	b.eq	f0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x80>  // b.none
  cc:	and	w5, w4, #0xffffffdf
  d0:	sub	w5, w5, #0x41
  d4:	and	w5, w5, #0xff
  d8:	cmp	w5, #0x19
  dc:	b.ls	f0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x80>  // b.plast
  e0:	sub	w4, w4, #0x30
  e4:	and	w4, w4, #0xff
  e8:	cmp	w4, #0x9
  ec:	b.hi	1c8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x158>  // b.pmore
  f0:	ldrb	w4, [x3, #1]
  f4:	cmp	w4, #0x5f
  f8:	b.eq	110 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xa0>  // b.none
  fc:	and	w5, w4, #0xffffffdf
 100:	sub	w5, w5, #0x41
 104:	and	w5, w5, #0xff
 108:	cmp	w5, #0x19
 10c:	b.hi	1d4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x164>  // b.pmore
 110:	ldrb	w4, [x3, #2]
 114:	cmp	w4, #0x5f
 118:	b.eq	130 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xc0>  // b.none
 11c:	and	w5, w4, #0xffffffdf
 120:	sub	w5, w5, #0x41
 124:	and	w5, w5, #0xff
 128:	cmp	w5, #0x19
 12c:	b.hi	1f4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x184>  // b.pmore
 130:	ldrb	w4, [x3, #3]
 134:	cmp	w4, #0x5f
 138:	b.eq	170 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x100>  // b.none
 13c:	and	w5, w4, #0xffffffdf
 140:	sub	w5, w5, #0x41
 144:	and	w5, w5, #0xff
 148:	cmp	w5, #0x19
 14c:	b.ls	170 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x100>  // b.plast
 150:	sub	w4, w4, #0x30
 154:	and	w4, w4, #0xff
 158:	cmp	w4, #0x9
 15c:	b.ls	170 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x100>  // b.plast
 160:	add	x3, x3, #0x3
 164:	cmp	x1, x3
 168:	cset	w0, eq  // eq = none
 16c:	ret
 170:	add	x3, x3, #0x4
 174:	cmp	x2, x3
 178:	b.ne	c0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x50>  // b.any
 17c:	sub	x5, x1, x3
 180:	cmp	x5, #0x2
 184:	b.eq	248 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1d8>  // b.none
 188:	cmp	x5, #0x3
 18c:	b.eq	214 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1a4>  // b.none
 190:	cmp	x5, #0x1
 194:	b.ne	16c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xfc>  // b.any
 198:	ldrb	w2, [x3]
 19c:	cmp	w2, #0x5f
 1a0:	b.eq	16c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xfc>  // b.none
 1a4:	and	w4, w2, #0xffffffdf
 1a8:	sub	w4, w4, #0x41
 1ac:	and	w4, w4, #0xff
 1b0:	cmp	w4, #0x19
 1b4:	b.ls	16c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xfc>  // b.plast
 1b8:	sub	w2, w2, #0x30
 1bc:	and	w2, w2, #0xff
 1c0:	cmp	w2, #0x9
 1c4:	b.ls	16c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xfc>  // b.plast
 1c8:	cmp	x1, x3
 1cc:	cset	w0, eq  // eq = none
 1d0:	ret
 1d4:	sub	w4, w4, #0x30
 1d8:	and	w4, w4, #0xff
 1dc:	cmp	w4, #0x9
 1e0:	b.ls	110 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xa0>  // b.plast
 1e4:	add	x3, x3, #0x1
 1e8:	cmp	x1, x3
 1ec:	cset	w0, eq  // eq = none
 1f0:	ret
 1f4:	sub	w4, w4, #0x30
 1f8:	and	w4, w4, #0xff
 1fc:	cmp	w4, #0x9
 200:	b.ls	130 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xc0>  // b.plast
 204:	add	x3, x3, #0x2
 208:	cmp	x1, x3
 20c:	cset	w0, eq  // eq = none
 210:	ret
 214:	ldrb	w2, [x3]
 218:	cmp	w2, #0x5f
 21c:	b.eq	244 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1d4>  // b.none
 220:	and	w4, w2, #0xffffffdf
 224:	sub	w4, w4, #0x41
 228:	and	w4, w4, #0xff
 22c:	cmp	w4, #0x19
 230:	b.ls	244 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1d4>  // b.plast
 234:	sub	w2, w2, #0x30
 238:	and	w2, w2, #0xff
 23c:	cmp	w2, #0x9
 240:	b.hi	1c8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x158>  // b.pmore
 244:	add	x3, x3, #0x1
 248:	ldrb	w2, [x3]
 24c:	cmp	w2, #0x5f
 250:	b.eq	278 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x208>  // b.none
 254:	and	w4, w2, #0xffffffdf
 258:	sub	w4, w4, #0x41
 25c:	and	w4, w4, #0xff
 260:	cmp	w4, #0x19
 264:	b.ls	278 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x208>  // b.plast
 268:	sub	w2, w2, #0x30
 26c:	and	w2, w2, #0xff
 270:	cmp	w2, #0x9
 274:	b.hi	1c8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x158>  // b.pmore
 278:	add	x3, x3, #0x1
 27c:	b	198 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x128>

0000000000000280 <_ZN3lld8parseHexEN4llvm9StringRefE>:
 280:	stp	x29, x30, [sp, #-144]!
 284:	mov	x29, sp
 288:	stp	x19, x20, [sp, #16]
 28c:	mov	x20, x8
 290:	stp	xzr, xzr, [sp, #96]
 294:	str	xzr, [sp, #112]
 298:	cbz	x1, 3a4 <_ZN3lld8parseHexEN4llvm9StringRefE+0x124>
 29c:	mov	x19, x1
 2a0:	stp	x21, x22, [sp, #32]
 2a4:	add	x22, sp, #0x78
 2a8:	stp	x23, x24, [sp, #48]
 2ac:	add	x24, sp, #0x4f
 2b0:	add	x23, sp, #0x60
 2b4:	nop
 2b8:	cmp	x19, #0x1
 2bc:	mov	x3, x22
 2c0:	cset	x1, hi  // hi = pmore
 2c4:	mov	w2, #0x10                  	// #16
 2c8:	add	x1, x1, #0x1
 2cc:	stp	x0, x1, [sp, #80]
 2d0:	sub	x19, x19, x1
 2d4:	add	x21, x0, x1
 2d8:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 2dc:	tst	w0, #0xff
 2e0:	b.ne	2f4 <_ZN3lld8parseHexEN4llvm9StringRefE+0x74>  // b.any
 2e4:	ldr	x0, [sp, #120]
 2e8:	tst	x0, #0xffffffffffffff00
 2ec:	and	w0, w0, #0xff
 2f0:	b.eq	344 <_ZN3lld8parseHexEN4llvm9StringRefE+0xc4>  // b.none
 2f4:	add	x0, sp, #0x50
 2f8:	adrp	x1, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 2fc:	add	x1, x1, #0x0
 300:	mov	w2, #0x503                 	// #1283
 304:	stp	x1, x0, [sp, #120]
 308:	strh	w2, [sp, #136]
 30c:	bl	0 <_ZN3lld12errorHandlerEv>
 310:	mov	x1, x22
 314:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 318:	ldr	x0, [sp, #96]
 31c:	stp	xzr, xzr, [x20]
 320:	str	xzr, [x20, #16]
 324:	cbz	x0, 32c <_ZN3lld8parseHexEN4llvm9StringRefE+0xac>
 328:	bl	0 <_ZdlPv>
 32c:	mov	x0, x20
 330:	ldp	x19, x20, [sp, #16]
 334:	ldp	x21, x22, [sp, #32]
 338:	ldp	x23, x24, [sp, #48]
 33c:	ldp	x29, x30, [sp], #144
 340:	ret
 344:	ldp	x1, x2, [sp, #104]
 348:	strb	w0, [sp, #79]
 34c:	cmp	x1, x2
 350:	b.eq	394 <_ZN3lld8parseHexEN4llvm9StringRefE+0x114>  // b.none
 354:	strb	w0, [x1]
 358:	ldr	x0, [sp, #104]
 35c:	add	x0, x0, #0x1
 360:	str	x0, [sp, #104]
 364:	mov	x0, x21
 368:	cbnz	x19, 2b8 <_ZN3lld8parseHexEN4llvm9StringRefE+0x38>
 36c:	ldp	x21, x22, [sp, #32]
 370:	ldp	x23, x24, [sp, #48]
 374:	ldp	x2, x1, [sp, #96]
 378:	ldr	x0, [sp, #112]
 37c:	stp	x2, x1, [x20]
 380:	str	x0, [x20, #16]
 384:	mov	x0, x20
 388:	ldp	x19, x20, [sp, #16]
 38c:	ldp	x29, x30, [sp], #144
 390:	ret
 394:	mov	x2, x24
 398:	mov	x0, x23
 39c:	bl	0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 3a0:	b	364 <_ZN3lld8parseHexEN4llvm9StringRefE+0xe4>
 3a4:	mov	x0, #0x0                   	// #0
 3a8:	mov	x1, #0x0                   	// #0
 3ac:	mov	x2, #0x0                   	// #0
 3b0:	b	37c <_ZN3lld8parseHexEN4llvm9StringRefE+0xfc>
 3b4:	nop

00000000000003b8 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE>:
 3b8:	stp	x29, x30, [sp, #-432]!
 3bc:	mov	x29, sp
 3c0:	stp	x21, x22, [sp, #32]
 3c4:	mov	x22, x0
 3c8:	add	x0, x1, x2, lsl #4
 3cc:	str	x0, [sp, #96]
 3d0:	cmp	x1, x0
 3d4:	stp	xzr, xzr, [x22]
 3d8:	str	xzr, [x22, #16]
 3dc:	b.eq	730 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x378>  // b.none
 3e0:	stp	x19, x20, [sp, #16]
 3e4:	mov	x20, x1
 3e8:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 3ec:	stp	x25, x26, [sp, #64]
 3f0:	add	x25, sp, #0x148
 3f4:	add	x0, x0, #0x0
 3f8:	stp	x23, x24, [sp, #48]
 3fc:	stp	x27, x28, [sp, #80]
 400:	str	x0, [sp, #112]
 404:	ldp	x0, x1, [x20]
 408:	mov	x8, x25
 40c:	bl	0 <_ZN4llvm11GlobPattern6createENS_9StringRefE>
 410:	ldrb	w1, [sp, #424]
 414:	and	w0, w1, #0x1
 418:	bfi	w1, w0, #1, #1
 41c:	strb	w1, [sp, #424]
 420:	cbz	w0, 5cc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x214>
 424:	ldr	x3, [sp, #328]
 428:	add	x21, sp, #0xf8
 42c:	and	w2, w1, #0xfffffffd
 430:	add	x5, x21, #0x10
 434:	orr	x3, x3, #0x1
 438:	mov	x4, #0x200000000           	// #8589934592
 43c:	add	x19, sp, #0x98
 440:	add	x1, sp, #0x88
 444:	mov	x0, x19
 448:	add	x8, sp, #0xa0
 44c:	stp	xzr, x21, [sp, #128]
 450:	stp	xzr, x3, [sp, #144]
 454:	stp	x5, x4, [sp, #248]
 458:	str	xzr, [sp, #328]
 45c:	strb	w2, [sp, #424]
 460:	bl	0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 464:	ldr	x1, [sp, #160]
 468:	ands	x1, x1, #0xfffffffffffffffe
 46c:	b.ne	750 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x398>  // b.any
 470:	ldr	x0, [sp, #152]
 474:	tbnz	w0, #0, 80c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x454>
 478:	tst	x0, #0xfffffffffffffffe
 47c:	b.ne	80c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x454>  // b.any
 480:	ldr	x0, [sp, #144]
 484:	tbnz	w0, #0, 814 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x45c>
 488:	tst	x0, #0xfffffffffffffffe
 48c:	b.ne	814 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x45c>  // b.any
 490:	ldr	w0, [sp, #256]
 494:	add	x19, sp, #0xc8
 498:	ldr	x4, [sp, #248]
 49c:	add	x1, x19, #0x10
 4a0:	lsl	x0, x0, #5
 4a4:	stp	x1, xzr, [sp, #200]
 4a8:	add	x26, x4, x0
 4ac:	strb	wzr, [sp, #216]
 4b0:	cmp	x4, x26
 4b4:	b.eq	574 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1bc>  // b.none
 4b8:	sub	x1, x26, x4
 4bc:	asr	x2, x0, #5
 4c0:	ldr	x5, [x4, #8]
 4c4:	sub	x0, x1, #0x20
 4c8:	sub	x2, x2, #0x1
 4cc:	mov	x27, x4
 4d0:	add	x2, x2, x5
 4d4:	lsr	x1, x0, #5
 4d8:	mov	x0, x19
 4dc:	adrp	x23, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 4e0:	mov	x28, #0x3fffffffffffffff    	// #4611686018427387903
 4e4:	add	x23, x23, #0x0
 4e8:	madd	x1, x1, x5, x2
 4ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
 4f0:	ldr	x2, [x27, #8]
 4f4:	mov	x0, x19
 4f8:	ldr	x1, [x27], #32
 4fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 500:	cmp	x26, x27
 504:	b.eq	53c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x184>  // b.none
 508:	ldr	x0, [sp, #208]
 50c:	cmp	x0, x28
 510:	b.eq	850 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x498>  // b.none
 514:	mov	x1, x23
 518:	mov	x2, #0x1                   	// #1
 51c:	mov	x0, x19
 520:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 524:	ldr	x2, [x27, #8]
 528:	mov	x0, x19
 52c:	ldr	x1, [x27], #32
 530:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 534:	cmp	x26, x27
 538:	b.ne	508 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x150>  // b.any
 53c:	ldr	x23, [sp, #248]
 540:	ldr	w3, [sp, #256]
 544:	add	x26, x23, x3, lsl #5
 548:	cmp	x23, x26
 54c:	b.eq	574 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1bc>  // b.none
 550:	sub	x26, x26, #0x20
 554:	mov	x1, x26
 558:	ldr	x0, [x1], #16
 55c:	cmp	x0, x1
 560:	b.eq	568 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1b0>  // b.none
 564:	bl	0 <_ZdlPv>
 568:	cmp	x26, x23
 56c:	b.ne	550 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x198>  // b.any
 570:	ldr	x26, [sp, #248]
 574:	add	x0, x21, #0x10
 578:	cmp	x26, x0
 57c:	b.eq	588 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1d0>  // b.none
 580:	mov	x0, x26
 584:	bl	0 <free>
 588:	mov	w0, #0x104                 	// #260
 58c:	stp	x19, xzr, [sp, #248]
 590:	add	x19, x19, #0x10
 594:	strh	w0, [sp, #264]
 598:	bl	0 <_ZN3lld12errorHandlerEv>
 59c:	mov	x1, x21
 5a0:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 5a4:	ldr	x0, [sp, #200]
 5a8:	cmp	x0, x19
 5ac:	b.eq	5b4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1fc>  // b.none
 5b0:	bl	0 <_ZdlPv>
 5b4:	ldr	x0, [sp, #128]
 5b8:	tbnz	w0, #0, 5c4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x20c>
 5bc:	tst	x0, #0xfffffffffffffffe
 5c0:	b.eq	708 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x350>  // b.none
 5c4:	add	x0, sp, #0x80
 5c8:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 5cc:	ldp	x21, x0, [x22, #8]
 5d0:	cmp	x21, x0
 5d4:	b.eq	73c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x384>  // b.none
 5d8:	ldp	x0, x19, [sp, #328]
 5dc:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 5e0:	movk	x1, #0xaaab
 5e4:	stp	xzr, xzr, [x21]
 5e8:	mov	x23, #0x0                   	// #0
 5ec:	str	xzr, [x21, #16]
 5f0:	sub	x19, x19, x0
 5f4:	asr	x0, x19, #3
 5f8:	mul	x0, x0, x1
 5fc:	cbz	x0, 61c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x264>
 600:	mov	x1, #0x5555555555555555    	// #6148914691236517205
 604:	movk	x1, #0x555, lsl #48
 608:	cmp	x0, x1
 60c:	b.hi	88c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x4d4>  // b.pmore
 610:	mov	x0, x19
 614:	bl	0 <_Znwm>
 618:	mov	x23, x0
 61c:	stp	x23, x23, [x21]
 620:	add	x19, x23, x19
 624:	str	x19, [x21, #16]
 628:	ldp	x0, x19, [sp, #328]
 62c:	str	x0, [sp, #104]
 630:	cmp	x0, x19
 634:	b.eq	6c4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x30c>  // b.none
 638:	mov	x26, x0
 63c:	mov	x27, x23
 640:	ldr	w0, [x26, #16]
 644:	stp	xzr, xzr, [x27]
 648:	str	w0, [x27, #16]
 64c:	cbz	w0, 680 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x2c8>
 650:	add	w0, w0, #0x3f
 654:	lsr	w28, w0, #6
 658:	lsl	x24, x28, #3
 65c:	mov	x0, x24
 660:	bl	0 <malloc>
 664:	mov	x6, x0
 668:	cbz	x0, 834 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x47c>
 66c:	stp	x6, x28, [x27]
 670:	mov	x2, x24
 674:	mov	x0, x6
 678:	ldr	x1, [x26]
 67c:	bl	0 <memcpy>
 680:	add	x26, x26, #0x18
 684:	add	x27, x27, #0x18
 688:	cmp	x19, x26
 68c:	b.ne	640 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x288>  // b.any
 690:	ldr	x1, [sp, #104]
 694:	sub	x0, x19, #0x18
 698:	sub	x0, x0, x1
 69c:	mov	x1, #0xaaab                	// #43691
 6a0:	movk	x1, #0xaaaa, lsl #16
 6a4:	lsr	x0, x0, #3
 6a8:	movk	x1, #0xaaaa, lsl #32
 6ac:	movk	x1, #0xaaa, lsl #48
 6b0:	mul	x0, x0, x1
 6b4:	and	x0, x0, #0x1fffffffffffffff
 6b8:	add	x0, x0, #0x1
 6bc:	add	x0, x0, x0, lsl #1
 6c0:	add	x23, x23, x0, lsl #3
 6c4:	ldp	x0, x1, [sp, #352]
 6c8:	stp	x0, x1, [x21, #24]
 6cc:	add	x1, sp, #0x220
 6d0:	ldr	x0, [sp, #368]
 6d4:	str	x0, [x21, #40]
 6d8:	ldr	x0, [x22, #8]
 6dc:	ldp	x2, x3, [x1, #-168]
 6e0:	stp	x2, x3, [x21, #48]
 6e4:	add	x0, x0, #0x60
 6e8:	ldr	x1, [sp, #392]
 6ec:	str	x1, [x21, #64]
 6f0:	str	x23, [x21, #8]
 6f4:	ldp	x2, x3, [sp, #400]
 6f8:	stp	x2, x3, [x21, #72]
 6fc:	ldr	x1, [sp, #416]
 700:	str	x1, [x21, #88]
 704:	str	x0, [x22, #8]
 708:	mov	x0, x25
 70c:	bl	0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 710:	ldr	x0, [sp, #96]
 714:	add	x20, x20, #0x10
 718:	cmp	x0, x20
 71c:	b.ne	404 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x4c>  // b.any
 720:	ldp	x19, x20, [sp, #16]
 724:	ldp	x23, x24, [sp, #48]
 728:	ldp	x25, x26, [sp, #64]
 72c:	ldp	x27, x28, [sp, #80]
 730:	ldp	x21, x22, [sp, #32]
 734:	ldp	x29, x30, [sp], #432
 738:	ret
 73c:	mov	x1, x21
 740:	mov	x2, x25
 744:	mov	x0, x22
 748:	bl	0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 74c:	b	708 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x350>
 750:	adrp	x4, 0 <_ZTVN4llvm18raw_string_ostreamE>
 754:	orr	x3, x1, #0x1
 758:	add	x5, sp, #0xa8
 75c:	add	x7, sp, #0xb8
 760:	ldr	x4, [x4]
 764:	mov	w6, #0x1                   	// #1
 768:	mov	x2, #0x31                  	// #49
 76c:	add	x19, sp, #0xc8
 770:	add	x4, x4, #0x10
 774:	mov	x0, x19
 778:	adrp	x1, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 77c:	add	x1, x1, #0x0
 780:	stp	x3, x7, [sp, #160]
 784:	str	xzr, [sp, #176]
 788:	strb	wzr, [sp, #184]
 78c:	stp	x4, xzr, [sp, #200]
 790:	stp	xzr, xzr, [sp, #216]
 794:	str	w6, [sp, #232]
 798:	str	x5, [sp, #240]
 79c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 7a0:	ldp	x3, x2, [x0, #16]
 7a4:	mov	x1, x0
 7a8:	cmp	x3, x2
 7ac:	b.eq	81c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x464>  // b.none
 7b0:	mov	w0, #0xa                   	// #10
 7b4:	strb	w0, [x2]
 7b8:	ldr	x0, [x1, #24]
 7bc:	add	x0, x0, #0x1
 7c0:	str	x0, [x1, #24]
 7c4:	ldr	x0, [sp, #160]
 7c8:	ands	x0, x0, #0xfffffffffffffffe
 7cc:	b.eq	878 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x4c0>  // b.none
 7d0:	ldr	x2, [x0]
 7d4:	ldr	x2, [x2, #16]
 7d8:	blr	x2
 7dc:	ldr	x0, [sp, #208]
 7e0:	ldr	x1, [sp, #224]
 7e4:	cmp	x1, x0
 7e8:	b.eq	7f4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x43c>  // b.none
 7ec:	mov	x0, x19
 7f0:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
 7f4:	ldr	x0, [sp, #240]
 7f8:	adrp	x1, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 7fc:	mov	w2, #0x2c9                 	// #713
 800:	add	x1, x1, #0x0
 804:	ldr	x0, [x0]
 808:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 80c:	mov	x0, x19
 810:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 814:	add	x0, sp, #0x90
 818:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 81c:	adrp	x1, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 820:	add	x1, x1, #0x0
 824:	mov	x2, #0x1                   	// #1
 828:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 82c:	mov	x1, x0
 830:	b	7c4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x40c>
 834:	cbz	x24, 85c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x4a4>
 838:	ldr	x0, [sp, #112]
 83c:	mov	w1, #0x1                   	// #1
 840:	str	x6, [sp, #120]
 844:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 848:	ldr	x6, [sp, #120]
 84c:	b	66c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x2b4>
 850:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 854:	add	x0, x0, #0x0
 858:	bl	0 <_ZSt20__throw_length_errorPKc>
 85c:	mov	x0, #0x1                   	// #1
 860:	str	x6, [sp, #120]
 864:	bl	0 <malloc>
 868:	ldr	x6, [sp, #120]
 86c:	cbz	x0, 838 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x480>
 870:	mov	x6, x0
 874:	b	66c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x2b4>
 878:	mov	x0, x1
 87c:	adrp	x1, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 880:	add	x1, x1, #0x0
 884:	bl	0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 888:	b	7dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x424>
 88c:	bl	0 <_ZSt17__throw_bad_allocv>

0000000000000890 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>:
 890:	stp	x29, x30, [sp, #-80]!
 894:	mov	x2, x1
 898:	cmp	x1, #0x1
 89c:	mov	x29, sp
 8a0:	stp	x19, x20, [sp, #16]
 8a4:	mov	x1, x0
 8a8:	mov	x19, x8
 8ac:	b.ls	8e8 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x58>  // b.plast
 8b0:	ldrh	w3, [x0]
 8b4:	add	x2, x0, x2
 8b8:	mov	w0, #0x5a5f                	// #23135
 8bc:	cmp	w3, w0
 8c0:	b.eq	90c <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x7c>  // b.none
 8c4:	add	x0, x8, #0x10
 8c8:	str	x0, [x19]
 8cc:	mov	w3, #0x0                   	// #0
 8d0:	mov	x0, x19
 8d4:	bl	0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 8d8:	mov	x0, x19
 8dc:	ldp	x19, x20, [sp, #16]
 8e0:	ldp	x29, x30, [sp], #80
 8e4:	ret
 8e8:	add	x0, x8, #0x10
 8ec:	add	x2, x1, x2
 8f0:	cbnz	x1, 8c8 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x38>
 8f4:	stp	x0, xzr, [x8]
 8f8:	mov	x0, x19
 8fc:	strb	wzr, [x8, #16]
 900:	ldp	x19, x20, [sp, #16]
 904:	ldp	x29, x30, [sp], #80
 908:	ret
 90c:	add	x20, sp, #0x30
 910:	mov	w3, #0x0                   	// #0
 914:	mov	x0, x20
 918:	str	x21, [sp, #32]
 91c:	add	x21, sp, #0x40
 920:	str	x21, [sp, #48]
 924:	bl	0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 928:	mov	x0, x20
 92c:	mov	x8, x19
 930:	bl	0 <_ZN4llvm8demangleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 934:	ldr	x0, [sp, #48]
 938:	cmp	x0, x21
 93c:	b.eq	958 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xc8>  // b.none
 940:	bl	0 <_ZdlPv>
 944:	mov	x0, x19
 948:	ldp	x19, x20, [sp, #16]
 94c:	ldr	x21, [sp, #32]
 950:	ldp	x29, x30, [sp], #80
 954:	ret
 958:	mov	x0, x19
 95c:	ldp	x19, x20, [sp, #16]
 960:	ldr	x21, [sp, #32]
 964:	ldp	x29, x30, [sp], #80
 968:	ret
 96c:	nop

0000000000000970 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE>:
 970:	stp	x29, x30, [sp, #-256]!
 974:	mov	x29, sp
 978:	stp	x19, x20, [sp, #16]
 97c:	mov	x20, x2
 980:	mov	x19, x1
 984:	stp	x21, x22, [sp, #32]
 988:	mov	x21, x0
 98c:	add	x22, sp, #0xb8
 990:	str	x23, [sp, #48]
 994:	add	x23, sp, #0x98
 998:	str	wzr, [sp, #64]
 99c:	bl	0 <_ZNSt3_V215system_categoryEv>
 9a0:	mov	x1, x0
 9a4:	mov	x8, x23
 9a8:	mov	x0, x20
 9ac:	str	x1, [sp, #72]
 9b0:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 9b4:	ldp	x1, x2, [sp, #152]
 9b8:	mov	x0, x22
 9bc:	add	x3, sp, #0x40
 9c0:	mov	w4, #0x0                   	// #0
 9c4:	bl	0 <_ZN4llvm14raw_fd_ostreamC1ENS_9StringRefERSt10error_codeNS_3sys2fs9OpenFlagsE>
 9c8:	ldr	x0, [sp, #152]
 9cc:	add	x1, x23, #0x10
 9d0:	cmp	x0, x1
 9d4:	b.eq	9dc <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x6c>  // b.none
 9d8:	bl	0 <_ZdlPv>
 9dc:	ldr	w1, [sp, #64]
 9e0:	cbnz	w1, a48 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xd8>
 9e4:	ldp	x1, x0, [sp, #200]
 9e8:	sub	x1, x1, x0
 9ec:	cmp	x19, x1
 9f0:	b.hi	ac0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x150>  // b.pmore
 9f4:	cbnz	x19, a14 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xa4>
 9f8:	mov	x0, x22
 9fc:	bl	0 <_ZN4llvm14raw_fd_ostreamD1Ev>
 a00:	ldp	x19, x20, [sp, #16]
 a04:	ldp	x21, x22, [sp, #32]
 a08:	ldr	x23, [sp, #48]
 a0c:	ldp	x29, x30, [sp], #256
 a10:	ret
 a14:	mov	x2, x19
 a18:	mov	x1, x21
 a1c:	bl	0 <memcpy>
 a20:	ldr	x1, [sp, #208]
 a24:	mov	x0, x22
 a28:	add	x19, x1, x19
 a2c:	str	x19, [sp, #208]
 a30:	bl	0 <_ZN4llvm14raw_fd_ostreamD1Ev>
 a34:	ldp	x19, x20, [sp, #16]
 a38:	ldp	x21, x22, [sp, #32]
 a3c:	ldr	x23, [sp, #48]
 a40:	ldp	x29, x30, [sp], #256
 a44:	ret
 a48:	ldrb	w0, [x20, #16]
 a4c:	cbnz	w0, b14 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1a4>
 a50:	mov	w0, #0x100                 	// #256
 a54:	stp	xzr, xzr, [sp, #80]
 a58:	strh	w0, [sp, #96]
 a5c:	mov	w0, #0x100                 	// #256
 a60:	stp	xzr, xzr, [sp, #104]
 a64:	strh	w0, [sp, #120]
 a68:	ldr	x0, [sp, #72]
 a6c:	mov	x8, x23
 a70:	ldr	x2, [x0]
 a74:	ldr	x2, [x2, #32]
 a78:	blr	x2
 a7c:	ldrb	w0, [sp, #120]
 a80:	cbnz	w0, aec <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x17c>
 a84:	mov	w0, #0x100                 	// #256
 a88:	stp	xzr, xzr, [sp, #128]
 a8c:	strh	w0, [sp, #144]
 a90:	bl	0 <_ZN3lld12errorHandlerEv>
 a94:	add	x23, x23, #0x10
 a98:	add	x1, sp, #0x80
 a9c:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 aa0:	ldr	x0, [sp, #152]
 aa4:	cmp	x0, x23
 aa8:	b.eq	9e4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x74>  // b.none
 aac:	bl	0 <_ZdlPv>
 ab0:	ldp	x1, x0, [sp, #200]
 ab4:	sub	x1, x1, x0
 ab8:	cmp	x19, x1
 abc:	b.ls	9f4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x84>  // b.plast
 ac0:	mov	x2, x19
 ac4:	mov	x1, x21
 ac8:	mov	x0, x22
 acc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 ad0:	mov	x0, x22
 ad4:	bl	0 <_ZN4llvm14raw_fd_ostreamD1Ev>
 ad8:	ldp	x19, x20, [sp, #16]
 adc:	ldp	x21, x22, [sp, #32]
 ae0:	ldr	x23, [sp, #48]
 ae4:	ldp	x29, x30, [sp], #256
 ae8:	ret
 aec:	cmp	w0, #0x1
 af0:	b.eq	bf4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x284>  // b.none
 af4:	ldrb	w1, [sp, #121]
 af8:	cmp	w1, #0x1
 afc:	b.eq	bb0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x240>  // b.none
 b00:	add	x0, sp, #0x68
 b04:	mov	w1, #0x402                 	// #1026
 b08:	stp	x0, x23, [sp, #128]
 b0c:	strh	w1, [sp, #144]
 b10:	b	a90 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x120>
 b14:	cmp	w0, #0x1
 b18:	b.eq	b74 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x204>  // b.none
 b1c:	ldrb	w2, [x20, #17]
 b20:	cmp	w2, #0x1
 b24:	b.eq	c1c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2ac>  // b.none
 b28:	mov	w0, #0x203                 	// #515
 b2c:	adrp	x2, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 b30:	add	x2, x2, #0x0
 b34:	stp	x2, x20, [sp, #80]
 b38:	ands	w2, w0, #0x3
 b3c:	strh	w0, [sp, #96]
 b40:	b.eq	a5c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xec>  // b.none
 b44:	cmp	w2, #0x1
 b48:	b.eq	c04 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x294>  // b.none
 b4c:	ldrb	w0, [sp, #97]
 b50:	cmp	w0, #0x1
 b54:	b.eq	c5c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2ec>  // b.none
 b58:	add	x2, sp, #0x50
 b5c:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 b60:	mov	w3, #0x302                 	// #770
 b64:	add	x0, x0, #0x0
 b68:	stp	x2, x0, [sp, #104]
 b6c:	strh	w3, [sp, #120]
 b70:	b	a68 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xf8>
 b74:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 b78:	mov	w2, #0x103                 	// #259
 b7c:	add	x0, x0, #0x0
 b80:	stp	x0, xzr, [sp, #80]
 b84:	strh	w2, [sp, #96]
 b88:	ldrb	w0, [sp, #97]
 b8c:	cmp	w0, #0x1
 b90:	b.ne	b58 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1e8>  // b.any
 b94:	ldr	x3, [sp, #80]
 b98:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 b9c:	mov	w2, #0x303                 	// #771
 ba0:	add	x0, x0, #0x0
 ba4:	stp	x3, x0, [sp, #104]
 ba8:	strh	w2, [sp, #120]
 bac:	b	a68 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xf8>
 bb0:	ldr	x1, [sp, #104]
 bb4:	mov	w2, #0x4                   	// #4
 bb8:	stp	x1, x23, [sp, #128]
 bbc:	cmp	w0, #0x2
 bc0:	strb	w0, [sp, #144]
 bc4:	strb	w2, [sp, #145]
 bc8:	b.ne	a90 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x120>  // b.any
 bcc:	ldrb	w0, [x1, #16]
 bd0:	cbnz	w0, c98 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x328>
 bd4:	adrp	x3, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 bd8:	adrp	x1, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 bdc:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 be0:	add	x3, x3, #0x0
 be4:	add	x1, x1, #0x0
 be8:	add	x0, x0, #0x0
 bec:	mov	w2, #0xb8                  	// #184
 bf0:	bl	0 <__assert_fail>
 bf4:	mov	w0, #0x104                 	// #260
 bf8:	stp	x23, xzr, [sp, #128]
 bfc:	strh	w0, [sp, #144]
 c00:	b	a90 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x120>
 c04:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 c08:	mov	w2, #0x103                 	// #259
 c0c:	add	x0, x0, #0x0
 c10:	stp	x0, xzr, [sp, #104]
 c14:	strh	w2, [sp, #120]
 c18:	b	a68 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xf8>
 c1c:	ldr	x3, [x20]
 c20:	adrp	x2, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 c24:	mov	w4, #0x3                   	// #3
 c28:	add	x2, x2, #0x0
 c2c:	stp	x2, x3, [sp, #80]
 c30:	cmp	w0, #0x2
 c34:	strb	w4, [sp, #96]
 c38:	strb	w0, [sp, #97]
 c3c:	b.ne	b88 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x218>  // b.any
 c40:	ldrb	w0, [x3, #16]
 c44:	cbz	w0, bd4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x264>
 c48:	ldrb	w0, [x3, #17]
 c4c:	cmp	w0, #0x1
 c50:	b.eq	bd4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x264>  // b.none
 c54:	mov	w2, #0x3                   	// #3
 c58:	b	b4c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1dc>
 c5c:	ldr	x3, [sp, #80]
 c60:	adrp	x0, 0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>
 c64:	mov	w4, #0x3                   	// #3
 c68:	add	x0, x0, #0x0
 c6c:	stp	x3, x0, [sp, #104]
 c70:	cmp	w2, #0x2
 c74:	strb	w2, [sp, #120]
 c78:	strb	w4, [sp, #121]
 c7c:	b.ne	a68 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xf8>  // b.any
 c80:	ldrb	w0, [x3, #16]
 c84:	cbz	w0, bd4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x264>
 c88:	ldrb	w0, [x3, #17]
 c8c:	cmp	w0, #0x1
 c90:	b.eq	bd4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x264>  // b.none
 c94:	b	a68 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xf8>
 c98:	ldrb	w0, [x1, #17]
 c9c:	cmp	w0, #0x1
 ca0:	b.eq	bd4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x264>  // b.none
 ca4:	b	a90 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x120>

Disassembly of section .text._ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev:

0000000000000000 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	adrp	x1, 0 <_ZTVN4llvm18raw_string_ostreamE>
   8:	mov	w3, #0x1                   	// #1
   c:	mov	x29, sp
  10:	ldr	x2, [x0]
  14:	strb	wzr, [sp, #96]
  18:	ldr	x1, [x1]
  1c:	stp	x21, x22, [sp, #32]
  20:	add	x21, sp, #0x50
  24:	ldr	x2, [x2, #16]
  28:	add	x4, x21, #0x10
  2c:	add	x1, x1, #0x10
  30:	stp	x19, x20, [sp, #16]
  34:	mov	x19, x8
  38:	str	x23, [sp, #48]
  3c:	add	x23, sp, #0x70
  40:	stp	x4, xzr, [sp, #80]
  44:	stp	x1, xzr, [sp, #112]
  48:	mov	x1, x23
  4c:	stp	xzr, xzr, [sp, #128]
  50:	str	w3, [sp, #144]
  54:	str	x21, [sp, #152]
  58:	blr	x2
  5c:	ldr	x0, [sp, #120]
  60:	ldr	x1, [sp, #136]
  64:	cmp	x1, x0
  68:	b.eq	74 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0x74>  // b.none
  6c:	mov	x0, x23
  70:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  74:	ldr	x1, [sp, #152]
  78:	add	x0, x19, #0x10
  7c:	ldr	x20, [x1, #8]
  80:	str	x0, [x19]
  84:	ldr	x22, [x1]
  88:	cmn	x22, x20
  8c:	ccmp	x22, #0x0, #0x0, ne  // ne = any
  90:	b.eq	128 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0x128>  // b.none
  94:	str	x20, [sp, #72]
  98:	cmp	x20, #0xf
  9c:	b.hi	f4 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xf4>  // b.pmore
  a0:	cmp	x20, #0x1
  a4:	b.ne	ec <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xec>  // b.any
  a8:	ldrb	w1, [x22]
  ac:	strb	w1, [x19, #16]
  b0:	str	x20, [x19, #8]
  b4:	add	x21, x21, #0x10
  b8:	strb	wzr, [x0, x20]
  bc:	mov	x0, x23
  c0:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  c4:	ldr	x0, [sp, #80]
  c8:	cmp	x0, x21
  cc:	b.eq	d4 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xd4>  // b.none
  d0:	bl	0 <_ZdlPv>
  d4:	mov	x0, x19
  d8:	ldp	x19, x20, [sp, #16]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	ldr	x23, [sp, #48]
  e4:	ldp	x29, x30, [sp], #160
  e8:	ret
  ec:	cbz	x20, b0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xb0>
  f0:	b	110 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0x110>
  f4:	add	x1, sp, #0x48
  f8:	mov	x0, x19
  fc:	mov	x2, #0x0                   	// #0
 100:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 104:	ldr	x1, [sp, #72]
 108:	str	x0, [x19]
 10c:	str	x1, [x19, #16]
 110:	mov	x2, x20
 114:	mov	x1, x22
 118:	bl	0 <memcpy>
 11c:	ldr	x0, [x19]
 120:	ldr	x20, [sp, #72]
 124:	b	b0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev+0xb0>
 128:	adrp	x0, 0 <_ZNK4llvm13ErrorInfoBase7messageB5cxx11Ev>
 12c:	add	x0, x0, #0x0
 130:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 58 <_ZN4llvm11raw_ostreamlsEPKc+0x58>
  14:	mov	x20, x1
  18:	mov	x0, x1
  1c:	str	x21, [sp, #32]
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x1, x0, [x19, #16]
  2c:	sub	x1, x1, x0
  30:	cmp	x21, x1
  34:	b.hi	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.pmore
  38:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  3c:	mov	x2, x21
  40:	mov	x1, x20
  44:	bl	0 <memcpy>
  48:	ldr	x0, [x19, #24]
  4c:	add	x0, x0, x21
  50:	ldr	x21, [sp, #32]
  54:	str	x0, [x19, #24]
  58:	mov	x0, x19
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret
  68:	mov	x2, x21
  6c:	mov	x1, x20
  70:	mov	x0, x19
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  84:	mov	x0, x19
  88:	ldp	x19, x20, [sp, #16]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	stp	x21, x22, [sp, #32]
  18:	mov	x0, #0xffffffff            	// #4294967295
  1c:	cmp	x1, x0
  20:	str	x1, [sp, #72]
  24:	b.hi	1a4 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x1a4>  // b.pmore
  28:	ldr	w0, [x20, #12]
  2c:	mov	x2, #0xffffffff            	// #4294967295
  30:	str	x2, [sp, #88]
  34:	add	x0, x0, #0x2
  38:	orr	x0, x0, x0, lsr #1
  3c:	orr	x0, x0, x0, lsr #2
  40:	orr	x0, x0, x0, lsr #4
  44:	orr	x0, x0, x0, lsr #8
  48:	orr	x1, x0, x0, lsr #16
  4c:	orr	x0, x1, x0, lsr #32
  50:	add	x0, x0, #0x1
  54:	cmp	x0, x19
  58:	csel	x1, x0, x19, cs  // cs = hs, nlast
  5c:	cmp	x1, x2
  60:	b.hi	174 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x174>  // b.pmore
  64:	mov	w22, w1
  68:	lsl	x0, x1, #5
  6c:	str	x1, [sp, #80]
  70:	bl	0 <malloc>
  74:	mov	x21, x0
  78:	cbz	x0, 18c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x18c>
  7c:	ldr	x1, [x20]
  80:	ldr	w19, [x20, #8]
  84:	add	x19, x1, x19, lsl #5
  88:	cmp	x1, x19
  8c:	b.eq	148 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x148>  // b.none
  90:	sub	x19, x19, x1
  94:	mov	x2, x21
  98:	add	x1, x1, #0x10
  9c:	add	x19, x21, x19
  a0:	str	x23, [sp, #48]
  a4:	b	d0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd0>
  a8:	str	x0, [x2]
  ac:	add	x2, x2, #0x20
  b0:	ldr	x0, [x1]
  b4:	stur	x0, [x2, #-16]
  b8:	ldur	x0, [x1, #-8]
  bc:	stur	x0, [x2, #-24]
  c0:	stp	x1, xzr, [x1, #-16]
  c4:	cmp	x2, x19
  c8:	strb	wzr, [x1], #32
  cc:	b.eq	108 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x108>  // b.none
  d0:	add	x0, x2, #0x10
  d4:	str	x0, [x2]
  d8:	ldur	x0, [x1, #-16]
  dc:	cmp	x0, x1
  e0:	b.ne	a8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xa8>  // b.any
  e4:	ldp	x4, x5, [x1]
  e8:	stp	x4, x5, [x2, #16]
  ec:	add	x2, x2, #0x20
  f0:	ldur	x0, [x1, #-8]
  f4:	stur	x0, [x2, #-24]
  f8:	stp	x1, xzr, [x1, #-16]
  fc:	cmp	x2, x19
 100:	strb	wzr, [x1], #32
 104:	b.ne	d0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd0>  // b.any
 108:	ldr	x23, [x20]
 10c:	ldr	w19, [x20, #8]
 110:	add	x19, x23, x19, lsl #5
 114:	cmp	x23, x19
 118:	b.eq	1b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x1b8>  // b.none
 11c:	nop
 120:	sub	x19, x19, #0x20
 124:	mov	x1, x19
 128:	ldr	x0, [x1], #16
 12c:	cmp	x0, x1
 130:	b.eq	138 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x138>  // b.none
 134:	bl	0 <_ZdlPv>
 138:	cmp	x19, x23
 13c:	b.ne	120 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x120>  // b.any
 140:	ldr	x19, [x20]
 144:	ldr	x23, [sp, #48]
 148:	add	x0, x20, #0x10
 14c:	cmp	x19, x0
 150:	b.eq	15c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x15c>  // b.none
 154:	mov	x0, x19
 158:	bl	0 <free>
 15c:	str	x21, [x20]
 160:	str	w22, [x20, #12]
 164:	ldp	x19, x20, [sp, #16]
 168:	ldp	x21, x22, [sp, #32]
 16c:	ldp	x29, x30, [sp], #96
 170:	ret
 174:	mov	x0, #0x1fffffffe0          	// #137438953440
 178:	mov	w22, #0xffffffff            	// #-1
 17c:	str	x2, [sp, #80]
 180:	bl	0 <malloc>
 184:	mov	x21, x0
 188:	cbnz	x0, 7c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x7c>
 18c:	mov	x21, #0x0                   	// #0
 190:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
 194:	mov	w1, #0x1                   	// #1
 198:	add	x0, x0, #0x0
 19c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 1a0:	b	7c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x7c>
 1a4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
 1a8:	mov	w1, #0x1                   	// #1
 1ac:	add	x0, x0, #0x0
 1b0:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 1b4:	b	28 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x28>
 1b8:	ldr	x23, [sp, #48]
 1bc:	b	148 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x148>

Disassembly of section .text._ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x3, #0xaaab
   c:	mov	x29, sp
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x24, x1
  18:	stp	x25, x26, [sp, #64]
  1c:	ldp	x26, x1, [x0]
  20:	stp	x21, x22, [sp, #32]
  24:	stp	x19, x20, [sp, #16]
  28:	stp	x27, x28, [sp, #80]
  2c:	sub	x21, x1, x26
  30:	str	x1, [sp, #104]
  34:	asr	x21, x21, #5
  38:	str	x0, [sp, #136]
  3c:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  40:	movk	x0, #0x155, lsl #48
  44:	mul	x21, x21, x3
  48:	cmp	x21, x0
  4c:	b.eq	44c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x44c>  // b.none
  50:	mov	x23, x2
  54:	sub	x19, x24, x26
  58:	cbz	x21, 3bc <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x3bc>
  5c:	lsl	x1, x21, #1
  60:	str	x1, [sp, #128]
  64:	cmp	x21, x21, lsl #1
  68:	b.ls	3b0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x3b0>  // b.plast
  6c:	str	x0, [sp, #128]
  70:	mov	x0, #0x7fffffffffffffe0    	// #9223372036854775776
  74:	bl	0 <_Znwm>
  78:	mov	x21, x0
  7c:	ldp	x0, x20, [x23]
  80:	add	x22, x21, x19
  84:	str	xzr, [x21, x19]
  88:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  8c:	str	x0, [sp, #120]
  90:	movk	x1, #0xaaab
  94:	stp	xzr, xzr, [x22, #8]
  98:	mov	x25, #0x0                   	// #0
  9c:	sub	x19, x20, x0
  a0:	asr	x0, x19, #3
  a4:	mul	x0, x0, x1
  a8:	cbz	x0, d0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xd0>
  ac:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  b0:	movk	x1, #0x555, lsl #48
  b4:	cmp	x0, x1
  b8:	b.hi	458 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x458>  // b.pmore
  bc:	mov	x0, x19
  c0:	bl	0 <_Znwm>
  c4:	mov	x25, x0
  c8:	ldp	x1, x20, [x23]
  cc:	str	x1, [sp, #120]
  d0:	ldr	x28, [sp, #120]
  d4:	add	x19, x25, x19
  d8:	stp	x25, x25, [x22]
  dc:	cmp	x20, x28
  e0:	str	x19, [x22, #16]
  e4:	b.eq	180 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x180>  // b.none
  e8:	mov	x19, x25
  ec:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  f0:	add	x0, x0, #0x0
  f4:	str	x0, [sp, #144]
  f8:	ldr	w2, [x28, #16]
  fc:	stp	xzr, xzr, [x19]
 100:	str	w2, [x19, #16]
 104:	cbz	w2, 13c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x13c>
 108:	add	w2, w2, #0x3f
 10c:	lsr	w27, w2, #6
 110:	lsl	x2, x27, #3
 114:	str	x2, [sp, #112]
 118:	mov	x0, x2
 11c:	bl	0 <malloc>
 120:	mov	x8, x0
 124:	ldr	x2, [sp, #112]
 128:	cbz	x0, 3e8 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x3e8>
 12c:	stp	x8, x27, [x19]
 130:	mov	x0, x8
 134:	ldr	x1, [x28]
 138:	bl	0 <memcpy>
 13c:	add	x28, x28, #0x18
 140:	add	x19, x19, #0x18
 144:	cmp	x20, x28
 148:	b.ne	f8 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xf8>  // b.any
 14c:	ldr	x2, [sp, #120]
 150:	sub	x0, x20, #0x18
 154:	mov	x1, #0xaaab                	// #43691
 158:	sub	x0, x0, x2
 15c:	movk	x1, #0xaaaa, lsl #16
 160:	movk	x1, #0xaaaa, lsl #32
 164:	lsr	x0, x0, #3
 168:	movk	x1, #0xaaa, lsl #48
 16c:	mul	x0, x0, x1
 170:	and	x0, x0, #0x1fffffffffffffff
 174:	add	x0, x0, #0x1
 178:	add	x0, x0, x0, lsl #1
 17c:	add	x25, x25, x0, lsl #3
 180:	ldp	x2, x3, [x23, #24]
 184:	stp	x2, x3, [x22, #24]
 188:	cmp	x24, x26
 18c:	ldr	x0, [x23, #40]
 190:	str	x0, [x22, #40]
 194:	ldp	x2, x3, [x23, #48]
 198:	stp	x2, x3, [x22, #48]
 19c:	ldr	x0, [x23, #64]
 1a0:	str	x0, [x22, #64]
 1a4:	ldp	x2, x3, [x23, #72]
 1a8:	str	x25, [x22, #8]
 1ac:	ldr	x0, [x23, #88]
 1b0:	stp	x2, x3, [x22, #72]
 1b4:	str	x0, [x22, #88]
 1b8:	b.eq	3cc <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x3cc>  // b.none
 1bc:	mov	x3, x26
 1c0:	add	x20, x26, #0x8
 1c4:	add	x19, x21, #0x8
 1c8:	add	x18, x26, #0x10
 1cc:	add	x17, x21, #0x10
 1d0:	add	x16, x21, #0x18
 1d4:	add	x15, x26, #0x18
 1d8:	add	x14, x21, #0x30
 1dc:	add	x13, x26, #0x30
 1e0:	add	x12, x21, #0x48
 1e4:	add	x11, x26, #0x48
 1e8:	mov	x2, #0x0                   	// #0
 1ec:	nop
 1f0:	ldr	x0, [x26, x2]
 1f4:	str	x0, [x21, x2]
 1f8:	add	x1, x15, x2
 1fc:	add	x0, x16, x2
 200:	ldr	x7, [x20, x2]
 204:	str	x7, [x19, x2]
 208:	ldp	x8, x9, [x1]
 20c:	add	x10, x13, x2
 210:	ldr	x7, [x18, x2]
 214:	str	x7, [x17, x2]
 218:	stp	x8, x9, [x0]
 21c:	add	x9, x14, x2
 220:	add	x8, x11, x2
 224:	ldr	x1, [x1, #16]
 228:	str	x1, [x0, #16]
 22c:	add	x7, x12, x2
 230:	add	x3, x3, #0x60
 234:	ldp	x0, x1, [x10]
 238:	stp	x0, x1, [x9]
 23c:	cmp	x24, x3
 240:	ldr	x0, [x10, #16]
 244:	str	x0, [x9, #16]
 248:	add	x2, x2, #0x60
 24c:	ldp	x0, x1, [x8]
 250:	stp	x0, x1, [x7]
 254:	ldr	x0, [x8, #16]
 258:	str	x0, [x7, #16]
 25c:	b.ne	1f0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1f0>  // b.any
 260:	sub	x11, x24, #0x60
 264:	mov	x0, #0xaaab                	// #43691
 268:	sub	x7, x11, x26
 26c:	movk	x0, #0xaaaa, lsl #16
 270:	movk	x0, #0xaaaa, lsl #32
 274:	lsr	x7, x7, #5
 278:	movk	x0, #0x2aa, lsl #48
 27c:	ldr	x1, [sp, #104]
 280:	mul	x7, x7, x0
 284:	cmp	x24, x1
 288:	and	x7, x7, #0x7ffffffffffffff
 28c:	add	x7, x7, #0x1
 290:	add	x7, x7, x7, lsl #1
 294:	add	x7, x21, x7, lsl #5
 298:	add	x19, x7, #0x60
 29c:	b.eq	378 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x378>  // b.none
 2a0:	mov	x3, x24
 2a4:	add	x23, x7, #0x8
 2a8:	sub	x22, x24, #0x58
 2ac:	add	x20, x7, #0x10
 2b0:	sub	x18, x24, #0x50
 2b4:	add	x17, x7, #0x18
 2b8:	sub	x16, x24, #0x48
 2bc:	add	x15, x7, #0x30
 2c0:	sub	x14, x24, #0x30
 2c4:	add	x13, x7, #0x48
 2c8:	sub	x12, x24, #0x18
 2cc:	mov	x2, #0x60                  	// #96
 2d0:	ldr	x0, [x11, x2]
 2d4:	str	x0, [x7, x2]
 2d8:	ldr	x0, [x22, x2]
 2dc:	str	x0, [x23, x2]
 2e0:	ldr	x0, [x18, x2]
 2e4:	add	x28, x16, x2
 2e8:	str	x0, [x20, x2]
 2ec:	add	x27, x17, x2
 2f0:	ldr	x0, [sp, #104]
 2f4:	add	x3, x3, #0x60
 2f8:	add	x25, x14, x2
 2fc:	add	x10, x15, x2
 300:	cmp	x3, x0
 304:	add	x9, x12, x2
 308:	ldp	x0, x1, [x28]
 30c:	stp	x0, x1, [x27]
 310:	add	x8, x13, x2
 314:	ldr	x0, [x28, #16]
 318:	str	x0, [x27, #16]
 31c:	ldp	x0, x1, [x25]
 320:	stp	x0, x1, [x10]
 324:	add	x2, x2, #0x60
 328:	ldr	x0, [x25, #16]
 32c:	str	x0, [x10, #16]
 330:	ldp	x0, x1, [x9]
 334:	stp	x0, x1, [x8]
 338:	ldr	x0, [x9, #16]
 33c:	str	x0, [x8, #16]
 340:	b.ne	2d0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x2d0>  // b.any
 344:	sub	x0, x3, x24
 348:	mov	x1, #0xaaab                	// #43691
 34c:	sub	x0, x0, #0x60
 350:	movk	x1, #0xaaaa, lsl #16
 354:	movk	x1, #0xaaaa, lsl #32
 358:	lsr	x0, x0, #5
 35c:	movk	x1, #0x2aa, lsl #48
 360:	mul	x0, x0, x1
 364:	and	x0, x0, #0x7ffffffffffffff
 368:	add	x0, x0, #0x1
 36c:	add	x0, x0, x0, lsl #1
 370:	add	x19, x19, x0, lsl #5
 374:	cbz	x26, 380 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x380>
 378:	mov	x0, x26
 37c:	bl	0 <_ZdlPv>
 380:	ldp	x0, x1, [sp, #128]
 384:	ldp	x23, x24, [sp, #48]
 388:	ldp	x25, x26, [sp, #64]
 38c:	add	x0, x0, x0, lsl #1
 390:	ldp	x27, x28, [sp, #80]
 394:	add	x5, x21, x0, lsl #5
 398:	stp	x21, x19, [x1]
 39c:	str	x5, [x1, #16]
 3a0:	ldp	x19, x20, [sp, #16]
 3a4:	ldp	x21, x22, [sp, #32]
 3a8:	ldp	x29, x30, [sp], #160
 3ac:	ret
 3b0:	cbnz	x1, 430 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x430>
 3b4:	mov	x21, #0x0                   	// #0
 3b8:	b	7c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x7c>
 3bc:	mov	x1, #0x1                   	// #1
 3c0:	mov	x0, #0x60                  	// #96
 3c4:	str	x1, [sp, #128]
 3c8:	b	74 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x74>
 3cc:	ldr	x0, [sp, #104]
 3d0:	add	x19, x21, #0x60
 3d4:	cmp	x24, x0
 3d8:	b.eq	374 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x374>  // b.none
 3dc:	mov	x7, x21
 3e0:	sub	x11, x24, #0x60
 3e4:	b	2a0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x2a0>
 3e8:	cbz	x2, 40c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x40c>
 3ec:	ldr	x0, [sp, #144]
 3f0:	mov	w1, #0x1                   	// #1
 3f4:	str	x2, [sp, #112]
 3f8:	str	x8, [sp, #152]
 3fc:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 400:	ldr	x2, [sp, #112]
 404:	ldr	x8, [sp, #152]
 408:	b	12c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x12c>
 40c:	mov	x0, #0x1                   	// #1
 410:	str	x2, [sp, #112]
 414:	str	x8, [sp, #152]
 418:	bl	0 <malloc>
 41c:	ldr	x2, [sp, #112]
 420:	ldr	x8, [sp, #152]
 424:	cbz	x0, 3ec <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x3ec>
 428:	mov	x8, x0
 42c:	b	12c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x12c>
 430:	ldr	x2, [sp, #128]
 434:	mov	x1, #0x60                  	// #96
 438:	cmp	x2, x0
 43c:	csel	x0, x2, x0, ls  // ls = plast
 440:	str	x0, [sp, #128]
 444:	mul	x0, x0, x1
 448:	b	74 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x74>
 44c:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 450:	add	x0, x0, #0x0
 454:	bl	0 <_ZSt20__throw_length_errorPKc>
 458:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  14:	stp	x21, x22, [sp, #32]
  18:	stp	x25, x26, [sp, #64]
  1c:	ldp	x25, x21, [x20]
  20:	stp	x23, x24, [sp, #48]
  24:	str	x27, [sp, #80]
  28:	sub	x3, x21, x25
  2c:	cmp	x3, x0
  30:	b.eq	110 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x110>  // b.none
  34:	mov	x24, x1
  38:	mov	x22, x2
  3c:	sub	x26, x1, x25
  40:	cbz	x3, 108 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x108>
  44:	cmp	x3, x3, lsl #1
  48:	lsl	x19, x3, #1
  4c:	b.ls	d8 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xd8>  // b.plast
  50:	mov	x19, x0
  54:	mov	x0, x19
  58:	bl	0 <_Znwm>
  5c:	mov	x23, x0
  60:	add	x19, x0, x19
  64:	ldrb	w0, [x22]
  68:	add	x22, x26, #0x1
  6c:	strb	w0, [x23, x26]
  70:	sub	x21, x21, x24
  74:	add	x22, x23, x22
  78:	cmp	x26, #0x0
  7c:	add	x27, x22, x21
  80:	b.gt	b4 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xb4>
  84:	cmp	x21, #0x0
  88:	b.gt	f0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xf0>
  8c:	cbnz	x25, cc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xcc>
  90:	ldp	x21, x22, [sp, #32]
  94:	ldp	x25, x26, [sp, #64]
  98:	stp	x23, x27, [x20]
  9c:	str	x19, [x20, #16]
  a0:	ldp	x19, x20, [sp, #16]
  a4:	ldp	x23, x24, [sp, #48]
  a8:	ldr	x27, [sp, #80]
  ac:	ldp	x29, x30, [sp], #96
  b0:	ret
  b4:	mov	x2, x26
  b8:	mov	x1, x25
  bc:	mov	x0, x23
  c0:	bl	0 <memmove>
  c4:	cmp	x21, #0x0
  c8:	b.gt	f0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xf0>
  cc:	mov	x0, x25
  d0:	bl	0 <_ZdlPv>
  d4:	b	90 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x90>
  d8:	cmp	x19, #0x0
  dc:	b.lt	50 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x50>  // b.tstop
  e0:	b.ne	54 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x54>  // b.any
  e4:	mov	x19, #0x0                   	// #0
  e8:	mov	x23, #0x0                   	// #0
  ec:	b	64 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x64>
  f0:	mov	x2, x21
  f4:	mov	x1, x24
  f8:	mov	x0, x22
  fc:	bl	0 <memcpy>
 100:	cbz	x25, 90 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x90>
 104:	b	cc <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xcc>
 108:	mov	x19, #0x1                   	// #1
 10c:	b	54 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x54>
 110:	adrp	x0, 0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
 114:	add	x0, x0, #0x0
 118:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	stp	x25, x26, [sp, #64]
  14:	mov	x26, x1
  18:	ldp	x23, x25, [x0]
  1c:	stp	x19, x20, [sp, #16]
  20:	stp	x21, x22, [sp, #32]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x25, x23
  2c:	cmp	x3, x1, asr #3
  30:	b.eq	14c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x14c>  // b.none
  34:	mov	x21, x0
  38:	mov	x20, x2
  3c:	asr	x0, x1, #3
  40:	sub	x27, x26, x23
  44:	cbz	x0, 134 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x24, #0x7ffffffffffffff8    	// #9223372036854775800
  50:	lsl	x0, x0, #1
  54:	b.ls	120 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x120>  // b.plast
  58:	mov	x0, x24
  5c:	bl	0 <_Znwm>
  60:	mov	x22, x0
  64:	add	x24, x0, x24
  68:	add	x19, x0, #0x8
  6c:	ldr	x0, [x20]
  70:	str	x0, [x22, x27]
  74:	str	xzr, [x20]
  78:	cmp	x26, x23
  7c:	b.eq	c4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>  // b.none
  80:	mov	x20, x22
  84:	mov	x19, x23
  88:	ldr	x0, [x19]
  8c:	str	xzr, [x19]
  90:	str	x0, [x20]
  94:	ldr	x0, [x19]
  98:	cbz	x0, a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  9c:	ldr	x1, [x0]
  a0:	ldr	x1, [x1, #8]
  a4:	blr	x1
  a8:	add	x19, x19, #0x8
  ac:	add	x20, x20, #0x8
  b0:	cmp	x26, x19
  b4:	b.ne	88 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x88>  // b.any
  b8:	sub	x19, x26, x23
  bc:	add	x19, x19, #0x8
  c0:	add	x19, x22, x19
  c4:	cmp	x26, x25
  c8:	b.eq	f0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf0>  // b.none
  cc:	mov	x2, x26
  d0:	mov	x3, x19
  d4:	nop
  d8:	ldr	x0, [x2], #8
  dc:	str	x0, [x3], #8
  e0:	cmp	x2, x25
  e4:	b.ne	d8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd8>  // b.any
  e8:	sub	x2, x2, x26
  ec:	add	x19, x19, x2
  f0:	cbz	x23, fc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xfc>
  f4:	mov	x0, x23
  f8:	bl	0 <_ZdlPv>
  fc:	ldp	x25, x26, [sp, #64]
 100:	ldr	x27, [sp, #80]
 104:	stp	x22, x19, [x21]
 108:	str	x24, [x21, #16]
 10c:	ldp	x19, x20, [sp, #16]
 110:	ldp	x21, x22, [sp, #32]
 114:	ldp	x23, x24, [sp, #48]
 118:	ldp	x29, x30, [sp], #96
 11c:	ret
 120:	cbnz	x0, 13c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x13c>
 124:	mov	x19, #0x8                   	// #8
 128:	mov	x24, #0x0                   	// #0
 12c:	mov	x22, #0x0                   	// #0
 130:	b	6c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x6c>
 134:	mov	x24, #0x8                   	// #8
 138:	b	58 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 13c:	cmp	x0, x3
 140:	csel	x0, x0, x3, ls  // ls = plast
 144:	lsl	x24, x0, #3
 148:	b	58 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 14c:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 150:	add	x0, x0, #0x0
 154:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	ldp	x3, x2, [x0, #8]
   4:	mov	x4, x0
   8:	cmp	x3, x2
   c:	b.eq	24 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x24>  // b.none
  10:	ldr	x0, [x1]
  14:	str	xzr, [x1]
  18:	str	x0, [x3], #8
  1c:	str	x3, [x4, #8]
  20:	ret
  24:	mov	x2, x1
  28:	mov	x1, x3
  2c:	b	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>

Disassembly of section .text._ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_:

0000000000000000 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x20, x8
  14:	ldr	x0, [x0]
  18:	stp	x21, x22, [sp, #32]
  1c:	adrp	x21, 0 <_ZN4llvm13ErrorInfoBase2IDE>
  20:	mov	x22, x1
  24:	ldr	x2, [x0]
  28:	ldr	x21, [x21]
  2c:	ldr	x2, [x2, #48]
  30:	mov	x1, x21
  34:	blr	x2
  38:	tst	w0, #0xff
  3c:	b.ne	64 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x64>  // b.any
  40:	ldr	x0, [x19]
  44:	str	xzr, [x19]
  48:	ldp	x21, x22, [sp, #32]
  4c:	orr	x0, x0, #0x1
  50:	str	x0, [x20]
  54:	mov	x0, x20
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldp	x29, x30, [sp], #208
  60:	ret
  64:	stp	x23, x24, [sp, #48]
  68:	mov	x1, x21
  6c:	ldr	x23, [x19]
  70:	mov	x0, x23
  74:	ldr	x2, [x23]
  78:	ldr	x2, [x2, #48]
  7c:	str	xzr, [x19]
  80:	blr	x2
  84:	tst	w0, #0xff
  88:	b.eq	288 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x288>  // b.none
  8c:	ldr	x1, [x23]
  90:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  94:	add	x0, x0, #0x0
  98:	ldr	x19, [x22]
  9c:	ldr	x2, [x1, #24]
  a0:	cmp	x2, x0
  a4:	b.ne	260 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x260>  // b.any
  a8:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
  ac:	strb	wzr, [sp, #144]
  b0:	add	x24, sp, #0x80
  b4:	mov	w3, #0x1                   	// #1
  b8:	ldr	x0, [x0]
  bc:	add	x4, x24, #0x10
  c0:	ldr	x2, [x1, #16]
  c4:	add	x0, x0, #0x10
  c8:	stp	x25, x26, [sp, #64]
  cc:	add	x26, sp, #0xa0
  d0:	mov	x1, x26
  d4:	stp	x4, xzr, [sp, #128]
  d8:	stp	x0, xzr, [sp, #160]
  dc:	mov	x0, x23
  e0:	stp	xzr, xzr, [sp, #176]
  e4:	str	w3, [sp, #192]
  e8:	str	x24, [sp, #200]
  ec:	blr	x2
  f0:	ldr	x0, [sp, #168]
  f4:	ldr	x1, [sp, #184]
  f8:	cmp	x1, x0
  fc:	b.eq	108 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x108>  // b.none
 100:	mov	x0, x26
 104:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
 108:	ldr	x1, [sp, #200]
 10c:	add	x21, sp, #0x60
 110:	add	x0, x21, #0x10
 114:	str	x0, [sp, #96]
 118:	ldr	x25, [x1]
 11c:	ldr	x22, [x1, #8]
 120:	cmn	x25, x22
 124:	ccmp	x25, #0x0, #0x0, ne  // ne = any
 128:	b.eq	2d0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x2d0>  // b.none
 12c:	str	x22, [sp, #88]
 130:	cmp	x22, #0xf
 134:	b.hi	210 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x210>  // b.pmore
 138:	cmp	x22, #0x1
 13c:	b.ne	254 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x254>  // b.any
 140:	ldrb	w2, [x25]
 144:	mov	x1, x0
 148:	strb	w2, [sp, #112]
 14c:	str	x22, [sp, #104]
 150:	mov	x0, x26
 154:	strb	wzr, [x1, x22]
 158:	add	x24, x24, #0x10
 15c:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
 160:	ldr	x0, [sp, #128]
 164:	cmp	x0, x24
 168:	b.eq	240 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x240>  // b.none
 16c:	bl	0 <_ZdlPv>
 170:	ldp	x25, x26, [sp, #64]
 174:	ldp	w0, w1, [x19, #8]
 178:	cmp	w0, w1
 17c:	b.cs	274 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x274>  // b.hs, b.nlast
 180:	ldr	x3, [x19]
 184:	ubfiz	x0, x0, #5, #32
 188:	add	x2, x21, #0x10
 18c:	add	x1, x3, x0
 190:	add	x4, x1, #0x10
 194:	str	x4, [x3, x0]
 198:	ldr	x4, [sp, #96]
 19c:	cmp	x4, x2
 1a0:	b.eq	248 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x248>  // b.none
 1a4:	str	x4, [x3, x0]
 1a8:	ldr	x0, [sp, #112]
 1ac:	str	x0, [x1, #16]
 1b0:	ldr	x0, [sp, #104]
 1b4:	str	x0, [x1, #8]
 1b8:	strb	wzr, [sp, #112]
 1bc:	add	x21, x21, #0x10
 1c0:	ldp	w0, w2, [x19, #8]
 1c4:	stp	x21, xzr, [sp, #96]
 1c8:	mov	w1, w0
 1cc:	add	x1, x1, #0x1
 1d0:	cmp	x1, x2
 1d4:	b.hi	2ac <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x2ac>  // b.pmore
 1d8:	ldr	x1, [x23]
 1dc:	add	w0, w0, #0x1
 1e0:	ldr	x1, [x1, #8]
 1e4:	str	w0, [x19, #8]
 1e8:	mov	x0, #0x1                   	// #1
 1ec:	str	x0, [x20]
 1f0:	mov	x0, x23
 1f4:	blr	x1
 1f8:	mov	x0, x20
 1fc:	ldp	x19, x20, [sp, #16]
 200:	ldp	x21, x22, [sp, #32]
 204:	ldp	x23, x24, [sp, #48]
 208:	ldp	x29, x30, [sp], #208
 20c:	ret
 210:	add	x1, sp, #0x58
 214:	mov	x0, x21
 218:	mov	x2, #0x0                   	// #0
 21c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 220:	ldr	x1, [sp, #88]
 224:	str	x0, [sp, #96]
 228:	str	x1, [sp, #112]
 22c:	mov	x2, x22
 230:	mov	x1, x25
 234:	bl	0 <memcpy>
 238:	ldp	x22, x1, [sp, #88]
 23c:	b	14c <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x14c>
 240:	ldp	x25, x26, [sp, #64]
 244:	b	174 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x174>
 248:	ldp	x2, x3, [sp, #112]
 24c:	stp	x2, x3, [x1, #16]
 250:	b	1b0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x1b0>
 254:	mov	x1, x0
 258:	cbz	x22, 14c <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x14c>
 25c:	b	22c <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x22c>
 260:	add	x21, sp, #0x60
 264:	mov	x0, x23
 268:	mov	x8, x21
 26c:	blr	x2
 270:	b	174 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x174>
 274:	mov	x0, x19
 278:	mov	x1, #0x0                   	// #0
 27c:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 280:	ldr	w0, [x19, #8]
 284:	b	180 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x180>
 288:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 28c:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 290:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 294:	add	x3, x3, #0x0
 298:	add	x1, x1, #0x0
 29c:	add	x0, x0, #0x0
 2a0:	mov	w2, #0x329                 	// #809
 2a4:	stp	x25, x26, [sp, #64]
 2a8:	bl	0 <__assert_fail>
 2ac:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 2b0:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 2b4:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 2b8:	add	x3, x3, #0x0
 2bc:	add	x1, x1, #0x0
 2c0:	add	x0, x0, #0x0
 2c4:	mov	w2, #0x43                  	// #67
 2c8:	stp	x25, x26, [sp, #64]
 2cc:	bl	0 <__assert_fail>
 2d0:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 2d4:	add	x0, x0, #0x0
 2d8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_:

0000000000000000 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	ldr	x3, [x0]
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x8
  14:	stp	x27, x28, [sp, #80]
  18:	ands	x27, x3, #0xfffffffffffffffe
  1c:	b.ne	40 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x40>  // b.any
  20:	str	xzr, [x0]
  24:	mov	x0, #0x1                   	// #1
  28:	str	x0, [x8]
  2c:	mov	x0, x19
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x27, x28, [sp, #80]
  38:	ldp	x29, x30, [sp], #192
  3c:	ret
  40:	ldr	x2, [x27]
  44:	stp	x21, x22, [sp, #32]
  48:	adrp	x22, 0 <_ZN4llvm9ErrorList2IDE>
  4c:	mov	x20, x1
  50:	str	xzr, [x0]
  54:	ldr	x1, [x22]
  58:	mov	x0, x27
  5c:	ldr	x2, [x2, #48]
  60:	blr	x2
  64:	tst	w0, #0xff
  68:	b.eq	180 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x180>  // b.none
  6c:	stp	x23, x24, [sp, #48]
  70:	mov	x0, #0x1                   	// #1
  74:	ldp	x21, x23, [x27, #8]
  78:	str	x0, [sp, #144]
  7c:	cmp	x23, x21
  80:	b.eq	150 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x150>  // b.none
  84:	adrp	x1, 0 <_ZTVN4llvm9ErrorListE>
  88:	add	x24, sp, #0xa0
  8c:	stp	x25, x26, [sp, #64]
  90:	add	x25, sp, #0x98
  94:	add	x26, sp, #0xb8
  98:	ldr	x1, [x1]
  9c:	add	x2, sp, #0xb0
  a0:	add	x1, x1, #0x10
  a4:	stp	x1, x2, [sp, #104]
  a8:	orr	x0, x0, #0x1
  ac:	str	xzr, [sp, #144]
  b0:	mov	x8, x24
  b4:	str	x0, [sp, #168]
  b8:	mov	x1, x20
  bc:	mov	x0, x25
  c0:	ldr	x2, [x21]
  c4:	str	xzr, [x21]
  c8:	str	x2, [sp, #152]
  cc:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  d0:	ldr	x0, [sp, #168]
  d4:	ands	x0, x0, #0xfffffffffffffffe
  d8:	b.ne	1c0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x1c0>  // b.any
  dc:	ldr	x28, [sp, #160]
  e0:	stp	xzr, xzr, [sp, #160]
  e4:	orr	x28, x28, #0x1
  e8:	ldr	x0, [sp, #144]
  ec:	tbnz	w0, #0, 31c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x31c>
  f0:	tst	x0, #0xfffffffffffffffe
  f4:	b.ne	31c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x31c>  // b.any
  f8:	ldr	x1, [sp, #160]
  fc:	orr	x28, x28, x0
 100:	orr	x28, x28, #0x1
 104:	str	x28, [sp, #144]
 108:	tbnz	w1, #0, 374 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x374>
 10c:	tst	x1, #0xfffffffffffffffe
 110:	b.ne	374 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x374>  // b.any
 114:	ldr	x0, [sp, #152]
 118:	cbz	x0, 128 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x128>
 11c:	ldr	x1, [x0]
 120:	ldr	x1, [x1, #8]
 124:	blr	x1
 128:	ldr	x0, [sp, #168]
 12c:	tbnz	w0, #0, 37c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x37c>
 130:	tst	x0, #0xfffffffffffffffe
 134:	b.ne	37c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x37c>  // b.any
 138:	add	x21, x21, #0x8
 13c:	cmp	x23, x21
 140:	ldr	x0, [sp, #144]
 144:	b.ne	a8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xa8>  // b.any
 148:	ldp	x25, x26, [sp, #64]
 14c:	orr	x0, x0, #0x1
 150:	ldr	x1, [x27]
 154:	ldr	x1, [x1, #8]
 158:	str	x0, [x19]
 15c:	mov	x0, x27
 160:	blr	x1
 164:	mov	x0, x19
 168:	ldp	x19, x20, [sp, #16]
 16c:	ldp	x21, x22, [sp, #32]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x27, x28, [sp, #80]
 178:	ldp	x29, x30, [sp], #192
 17c:	ret
 180:	add	x0, sp, #0xb8
 184:	mov	x1, x20
 188:	mov	x8, x19
 18c:	str	x27, [sp, #184]
 190:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 194:	ldr	x0, [sp, #184]
 198:	cbz	x0, 2c8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x2c8>
 19c:	ldr	x1, [x0]
 1a0:	ldr	x1, [x1, #8]
 1a4:	blr	x1
 1a8:	mov	x0, x19
 1ac:	ldp	x19, x20, [sp, #16]
 1b0:	ldp	x21, x22, [sp, #32]
 1b4:	ldp	x27, x28, [sp, #80]
 1b8:	ldp	x29, x30, [sp], #192
 1bc:	ret
 1c0:	ldr	x1, [sp, #160]
 1c4:	orr	x28, x0, #0x1
 1c8:	str	x28, [sp, #168]
 1cc:	ands	x1, x1, #0xfffffffffffffffe
 1d0:	b.eq	2c0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x2c0>  // b.none
 1d4:	ldr	x4, [x0]
 1d8:	orr	x2, x1, #0x1
 1dc:	str	x2, [sp, #160]
 1e0:	ldr	x28, [x22]
 1e4:	ldr	x2, [x4, #48]
 1e8:	mov	x1, x28
 1ec:	blr	x2
 1f0:	tst	w0, #0xff
 1f4:	ldr	x0, [sp, #160]
 1f8:	b.ne	2d0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x2d0>  // b.any
 1fc:	ands	x0, x0, #0xfffffffffffffffe
 200:	mov	x2, #0x0                   	// #0
 204:	b.ne	350 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x350>  // b.any
 208:	ldr	x1, [sp, #168]
 20c:	mov	x0, #0x20                  	// #32
 210:	stp	xzr, xzr, [sp, #160]
 214:	and	x1, x1, #0xfffffffffffffffe
 218:	stp	x2, x1, [sp, #176]
 21c:	bl	0 <_Znwm>
 220:	mov	x28, x0
 224:	mov	x2, x0
 228:	ldr	x0, [sp, #184]
 22c:	ldr	x1, [sp, #104]
 230:	str	x1, [x28], #8
 234:	ldr	x1, [x22]
 238:	stp	x2, x1, [sp, #120]
 23c:	ldr	x4, [x0]
 240:	ldr	x4, [x4, #48]
 244:	str	xzr, [x2, #8]
 248:	stp	xzr, xzr, [x28, #8]
 24c:	blr	x4
 250:	tst	w0, #0xff
 254:	ldr	x1, [sp, #128]
 258:	b.ne	4d4 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4d4>  // b.any
 25c:	ldr	x0, [sp, #176]
 260:	ldr	x4, [x0]
 264:	ldr	x4, [x4, #48]
 268:	blr	x4
 26c:	tst	w0, #0xff
 270:	b.ne	4d4 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4d4>  // b.any
 274:	mov	x0, x28
 278:	mov	x1, x26
 27c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 280:	ldr	x1, [sp, #112]
 284:	mov	x0, x28
 288:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 28c:	ldr	x0, [sp, #176]
 290:	ldr	x1, [sp, #120]
 294:	orr	x28, x1, #0x1
 298:	cbz	x0, 2a8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x2a8>
 29c:	ldr	x1, [x0]
 2a0:	ldr	x1, [x1, #8]
 2a4:	blr	x1
 2a8:	ldr	x0, [sp, #184]
 2ac:	cbz	x0, e8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe8>
 2b0:	ldr	x1, [x0]
 2b4:	ldr	x1, [x1, #8]
 2b8:	blr	x1
 2bc:	b	e8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe8>
 2c0:	stp	xzr, xzr, [sp, #160]
 2c4:	b	e8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe8>
 2c8:	ldp	x21, x22, [sp, #32]
 2cc:	b	2c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x2c>
 2d0:	ldr	x1, [sp, #168]
 2d4:	ands	x0, x0, #0xfffffffffffffffe
 2d8:	and	x3, x1, #0xfffffffffffffffe
 2dc:	b.ne	324 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x324>  // b.any
 2e0:	mov	x2, #0x0                   	// #0
 2e4:	add	x0, x3, #0x8
 2e8:	mov	x1, x26
 2ec:	str	xzr, [sp, #160]
 2f0:	str	x2, [sp, #184]
 2f4:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 2f8:	ldr	x0, [sp, #184]
 2fc:	cbz	x0, 30c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x30c>
 300:	ldr	x1, [x0]
 304:	ldr	x1, [x1, #8]
 308:	blr	x1
 30c:	ldr	x28, [sp, #168]
 310:	str	xzr, [sp, #168]
 314:	orr	x28, x28, #0x1
 318:	b	e8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe8>
 31c:	add	x0, sp, #0x90
 320:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 324:	ldr	x2, [x0]
 328:	str	x3, [sp, #120]
 32c:	mov	x1, x28
 330:	ldr	x2, [x2, #48]
 334:	blr	x2
 338:	tst	w0, #0xff
 33c:	ldr	x3, [sp, #120]
 340:	b.ne	458 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x458>  // b.any
 344:	ldr	x2, [sp, #160]
 348:	and	x2, x2, #0xfffffffffffffffe
 34c:	b	2e4 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x2e4>
 350:	ldr	x2, [x0]
 354:	mov	x1, x28
 358:	ldr	x2, [x2, #48]
 35c:	blr	x2
 360:	tst	w0, #0xff
 364:	b.ne	384 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x384>  // b.any
 368:	ldr	x2, [sp, #160]
 36c:	and	x2, x2, #0xfffffffffffffffe
 370:	b	208 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x208>
 374:	mov	x0, x24
 378:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 37c:	add	x0, sp, #0xa8
 380:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 384:	ldp	x0, x1, [sp, #160]
 388:	str	xzr, [sp, #168]
 38c:	and	x0, x0, #0xfffffffffffffffe
 390:	and	x1, x1, #0xfffffffffffffffe
 394:	ldr	x3, [x0, #8]!
 398:	str	x3, [sp, #128]
 39c:	ldp	x2, x4, [x0, #8]
 3a0:	str	x1, [sp, #184]
 3a4:	cmp	x2, x4
 3a8:	b.eq	4c4 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4c4>  // b.none
 3ac:	cmp	x3, x2
 3b0:	add	x4, x2, #0x8
 3b4:	b.eq	4b4 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4b4>  // b.none
 3b8:	mov	x1, x2
 3bc:	ldur	x5, [x2, #-8]
 3c0:	stur	xzr, [x2, #-8]
 3c4:	str	x5, [x1], #-8
 3c8:	str	x4, [x0, #8]
 3cc:	ldr	x0, [sp, #128]
 3d0:	sub	x2, x1, x0
 3d4:	cmp	x2, #0x0
 3d8:	asr	x28, x2, #3
 3dc:	b.gt	3e8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x3e8>
 3e0:	b	410 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x410>
 3e4:	sub	x1, x1, #0x8
 3e8:	ldp	x4, x0, [x1, #-8]
 3ec:	stp	xzr, x4, [x1, #-8]
 3f0:	cbz	x0, 408 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x408>
 3f4:	ldr	x4, [x0]
 3f8:	str	x1, [sp, #120]
 3fc:	ldr	x4, [x4, #8]
 400:	blr	x4
 404:	ldr	x1, [sp, #120]
 408:	subs	x28, x28, #0x1
 40c:	b.ne	3e4 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x3e4>  // b.any
 410:	ldr	x2, [sp, #128]
 414:	ldr	x1, [sp, #184]
 418:	str	xzr, [sp, #184]
 41c:	ldr	x0, [x2]
 420:	str	x1, [x2]
 424:	cbz	x0, 434 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x434>
 428:	ldr	x1, [x0]
 42c:	ldr	x1, [x1, #8]
 430:	blr	x1
 434:	ldr	x0, [sp, #184]
 438:	cbz	x0, 448 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x448>
 43c:	ldr	x1, [x0]
 440:	ldr	x1, [x1, #8]
 444:	blr	x1
 448:	ldr	x28, [sp, #160]
 44c:	str	xzr, [sp, #160]
 450:	orr	x28, x28, #0x1
 454:	b	e8 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe8>
 458:	ldr	x1, [sp, #160]
 45c:	str	xzr, [sp, #160]
 460:	add	x0, x3, #0x8
 464:	and	x1, x1, #0xfffffffffffffffe
 468:	str	x1, [sp, #136]
 46c:	ldr	x28, [x1, #8]
 470:	ldr	x1, [x1, #16]
 474:	str	x1, [sp, #128]
 478:	cmp	x28, x1
 47c:	b.eq	4a0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x4a0>  // b.none
 480:	mov	x1, x28
 484:	str	x0, [sp, #120]
 488:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 48c:	add	x28, x28, #0x8
 490:	ldr	x0, [sp, #128]
 494:	cmp	x0, x28
 498:	ldr	x0, [sp, #120]
 49c:	b.ne	480 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x480>  // b.any
 4a0:	ldr	x0, [sp, #136]
 4a4:	ldr	x1, [x0]
 4a8:	ldr	x1, [x1, #8]
 4ac:	blr	x1
 4b0:	b	30c <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x30c>
 4b4:	str	xzr, [sp, #184]
 4b8:	str	x1, [x3]
 4bc:	str	x4, [x0, #8]
 4c0:	b	434 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x434>
 4c4:	ldr	x1, [sp, #128]
 4c8:	mov	x2, x26
 4cc:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 4d0:	b	434 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x434>
 4d4:	adrp	x3, 0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 4d8:	adrp	x1, 0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 4dc:	adrp	x0, 0 <_ZN4llvm12handleErrorsIJZNS_8toStringENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 4e0:	add	x3, x3, #0x0
 4e4:	add	x1, x1, #0x0
 4e8:	add	x0, x0, #0x0
 4ec:	mov	w2, #0x181                 	// #385
 4f0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  20:	ldrb	w0, [x19, #96]
  24:	tbz	w0, #0, 60 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x60>
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  30:	add	x1, x1, #0x0
  34:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  38:	ldrb	w0, [x19, #96]
  3c:	tbz	w0, #0, 74 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x74>
  40:	ldr	x19, [x19]
  44:	ldr	x0, [x19]
  48:	ldr	x20, [x0, #16]
  4c:	bl	0 <_ZN4llvm4dbgsEv>
  50:	mov	x1, x0
  54:	mov	x0, x19
  58:	blr	x20
  5c:	bl	0 <abort>
  60:	bl	0 <_ZN4llvm4dbgsEv>
  64:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  68:	add	x1, x1, #0x0
  6c:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  70:	bl	0 <abort>
  74:	adrp	x3, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  78:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  7c:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  80:	add	x3, x3, #0x0
  84:	add	x1, x1, #0x0
  88:	add	x0, x0, #0x0
  8c:	mov	w2, #0x281                 	// #641
  90:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ExpectedINS_11GlobPatternEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	ldrb	w1, [x0, #96]
   c:	stp	x19, x20, [sp, #16]
  10:	tbnz	w1, #1, 8c <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev+0x8c>
  14:	mov	x20, x0
  18:	ldr	x19, [x0]
  1c:	tbz	w1, #0, 40 <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev+0x40>
  20:	cbz	x19, 6c <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev+0x6c>
  24:	ldr	x1, [x19]
  28:	mov	x0, x19
  2c:	ldp	x19, x20, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ldr	x1, [x1, #8]
  38:	mov	x16, x1
  3c:	br	x16
  40:	str	x21, [sp, #32]
  44:	ldr	x21, [x0, #8]
  48:	cmp	x21, x19
  4c:	b.eq	64 <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev+0x64>  // b.none
  50:	ldr	x0, [x19], #24
  54:	bl	0 <free>
  58:	cmp	x21, x19
  5c:	b.ne	50 <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev+0x50>  // b.any
  60:	ldr	x19, [x20]
  64:	cbnz	x19, 78 <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev+0x78>
  68:	ldr	x21, [sp, #32]
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	ret
  78:	mov	x0, x19
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #48
  88:	b	0 <_ZdlPv>
  8c:	str	x21, [sp, #32]
  90:	bl	0 <_ZN4llvm8ExpectedINS_11GlobPatternEED1Ev>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

TargetOptionsCommandFlags.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	w6, #0x1                   	// #1
   8:	mov	x5, #0x1                   	// #1
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x8
  18:	ldrh	w3, [x8]
  1c:	stp	x21, x22, [sp, #32]
  20:	add	x21, x8, #0x38
  24:	ldrb	w2, [x8, #8]
  28:	stp	x23, x24, [sp, #48]
  2c:	and	w3, w3, #0xfffffe00
  30:	ldrb	w4, [x8, #16]
  34:	ldr	x1, [x8, #24]
  38:	and	w2, w2, #0xfffffff8
  3c:	orr	w2, w2, w6
  40:	orr	w3, w3, #0x10
  44:	and	x1, x1, #0xff800000
  48:	and	w4, w4, #0xfffffffc
  4c:	orr	x1, x1, #0x8
  50:	strh	w3, [x8]
  54:	str	wzr, [x8, #4]
  58:	mov	x0, x21
  5c:	strb	w2, [x8, #8]
  60:	str	w6, [x8, #12]
  64:	strb	w4, [x8, #16]
  68:	str	wzr, [x8, #20]
  6c:	stp	x1, x5, [x8, #24]
  70:	stp	x5, xzr, [x8, #40]
  74:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
  78:	adrp	x3, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  7c:	add	x2, x3, #0x0
  80:	ldrb	w0, [x19]
  84:	ldrb	w1, [x2, #744]
  88:	and	w4, w0, #0xffffffc1
  8c:	ldrb	w7, [x2, #944]
  90:	ldrb	w0, [x2, #1144]
  94:	ldrb	w6, [x2, #1344]
  98:	ubfiz	w1, w1, #2, #6
  9c:	ldrb	w5, [x2, #1544]
  a0:	ubfiz	w7, w7, #1, #7
  a4:	orr	w1, w1, w7
  a8:	ubfiz	w0, w0, #3, #5
  ac:	orr	w0, w1, w0
  b0:	ubfiz	w1, w6, #4, #4
  b4:	orr	w0, w0, w1
  b8:	ubfiz	w1, w5, #5, #3
  bc:	orr	w0, w0, w1
  c0:	ldrb	w5, [x2, #2352]
  c4:	and	w0, w0, #0x3e
  c8:	ldr	w1, [x2, #136]
  cc:	orr	w0, w0, w4
  d0:	strb	w0, [x19]
  d4:	str	w1, [x19, #32]
  d8:	bfi	w0, w5, #6, #1
  dc:	ldr	w1, [x2, #1744]
  e0:	strb	w0, [x19]
  e4:	ldr	w0, [x2, #2552]
  e8:	str	w1, [x19, #48]
  ec:	cbz	w0, f4 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0xf4>
  f0:	str	w0, [x19, #28]
  f4:	add	x3, x3, #0x0
  f8:	adrp	x23, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  fc:	add	x1, x3, #0xfb8
 100:	add	x20, x23, #0x0
 104:	ldrh	w7, [x19]
 108:	mov	w6, #0x72                  	// #114
 10c:	ldrb	w0, [x3, #3160]
 110:	mov	w5, #0xffffff8d            	// #-115
 114:	ldrb	w2, [x1, #136]
 118:	and	w7, w7, #0xfffffe7f
 11c:	ldrb	w4, [x3, #3360]
 120:	add	x22, sp, #0x40
 124:	ldrb	w8, [x20, #208]
 128:	ubfiz	w0, w0, #8, #8
 12c:	ldrb	w9, [x20, #8]
 130:	ubfiz	w2, w2, #1, #7
 134:	ldrb	w1, [x20, #408]
 138:	ubfiz	w4, w4, #7, #9
 13c:	orr	w2, w2, w9
 140:	ubfiz	w8, w8, #2, #6
 144:	orr	w0, w0, w4
 148:	orr	w2, w2, w8
 14c:	ubfiz	w1, w1, #3, #5
 150:	ldrb	w4, [x3, #3960]
 154:	orr	w2, w2, w1
 158:	and	w0, w0, #0x180
 15c:	ldrb	w1, [x19, #24]
 160:	orr	w0, w0, w7
 164:	ldrb	w7, [x19, #16]
 168:	eor	w4, w4, #0x1
 16c:	ldrb	w9, [x3, #3760]
 170:	strh	w0, [x19]
 174:	bfxil	w1, w2, #0, #4
 178:	ldrb	w8, [x19, #8]
 17c:	bfxil	w7, w4, #0, #1
 180:	ldrb	w2, [x20, #1616]
 184:	mov	x0, x22
 188:	ldrb	w4, [x20, #808]
 18c:	ldr	w3, [x3, #3560]
 190:	bfxil	w8, w9, #0, #1
 194:	strb	w1, [x19, #24]
 198:	ubfiz	w2, w2, #4, #4
 19c:	ldrh	w1, [x20, #680]
 1a0:	ubfiz	w4, w4, #14, #2
 1a4:	strb	w8, [x19, #8]
 1a8:	cmp	w1, #0x0
 1ac:	ldrb	w1, [x20, #1816]
 1b0:	strb	w7, [x19, #16]
 1b4:	ldrb	w7, [x20, #2016]
 1b8:	str	w3, [x19, #4]
 1bc:	cset	w3, ne  // ne = any
 1c0:	ldrh	w8, [x19, #24]
 1c4:	ubfiz	w1, w1, #1, #7
 1c8:	ldrb	w9, [x20, #608]
 1cc:	ubfiz	w7, w7, #5, #3
 1d0:	and	w8, w8, #0x3f
 1d4:	orr	w1, w2, w1
 1d8:	orr	w1, w1, w7
 1dc:	orr	w9, w4, w9, lsl #6
 1e0:	ldrb	w4, [x20, #2216]
 1e4:	orr	w3, w9, w3, lsl #15
 1e8:	orr	w2, w3, w8
 1ec:	strh	w2, [x19, #24]
 1f0:	ubfiz	w3, w4, #6, #2
 1f4:	ldrb	w2, [x19, #26]
 1f8:	orr	w1, w1, w3
 1fc:	ldr	w3, [x20, #1008]
 200:	and	w2, w2, w5
 204:	and	w1, w1, w6
 208:	orr	w1, w1, w2
 20c:	strb	w1, [x19, #26]
 210:	str	w3, [x19, #52]
 214:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
 218:	ldrb	w4, [x20, #2416]
 21c:	mov	w5, #0x281                 	// #641
 220:	ldrb	w2, [x20, #2616]
 224:	mov	w6, #0xfffffd7e            	// #-642
 228:	ldrb	w0, [x20, #3016]
 22c:	add	x1, x20, #0xc90
 230:	ldrh	w3, [sp, #64]
 234:	orr	w2, w4, w2, lsl #7
 238:	ldr	w4, [x20, #2816]
 23c:	ubfiz	w0, w0, #9, #7
 240:	and	w3, w3, w6
 244:	orr	w2, w2, w0
 248:	add	x0, x22, #0x8
 24c:	and	w2, w2, w5
 250:	str	w4, [sp, #68]
 254:	orr	w2, w2, w3
 258:	strh	w2, [sp, #64]
 25c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 260:	ldrb	w7, [x20, #3472]
 264:	add	x8, x22, #0x18
 268:	ldrb	w2, [sp, #64]
 26c:	ldrb	w6, [x20, #3672]
 270:	ldrb	w0, [x20, #3872]
 274:	bfi	w2, w7, #2, #1
 278:	ldrb	w3, [sp, #65]
 27c:	ldrh	w9, [x19, #56]
 280:	bfi	w2, w6, #3, #1
 284:	and	x13, x3, #0x1
 288:	ubfx	x12, x3, #1, #1
 28c:	ubfx	x11, x3, #2, #1
 290:	bfi	w2, w0, #4, #1
 294:	ubfiz	w13, w13, #8, #8
 298:	and	x16, x2, #0x1
 29c:	ubfiz	w12, w12, #9, #7
 2a0:	ubfx	x5, x2, #1, #1
 2a4:	ubfx	x1, x2, #5, #1
 2a8:	ubfx	x14, x2, #6, #1
 2ac:	ubfx	x4, x2, #7, #1
 2b0:	ubfiz	w5, w5, #1, #15
 2b4:	ubfiz	w15, w1, #5, #11
 2b8:	orr	w5, w5, w16
 2bc:	and	w4, w4, #0xff
 2c0:	orr	w1, w5, w7, lsl #2
 2c4:	ubfiz	w5, w14, #6, #10
 2c8:	orr	w1, w1, w6, lsl #3
 2cc:	ubfiz	w4, w4, #7, #9
 2d0:	orr	w1, w1, w0, lsl #4
 2d4:	ubfx	x3, x3, #3, #1
 2d8:	orr	w1, w1, w15
 2dc:	ubfiz	w11, w11, #10, #6
 2e0:	orr	w0, w1, w5
 2e4:	ubfiz	w3, w3, #11, #5
 2e8:	orr	w0, w0, w4
 2ec:	ldr	w10, [sp, #68]
 2f0:	orr	w0, w0, w13
 2f4:	strb	w2, [sp, #64]
 2f8:	orr	w0, w0, w12
 2fc:	orr	w0, w0, w11
 300:	orr	w0, w0, w3
 304:	ldr	x1, [sp, #72]
 308:	bfxil	w9, w0, #0, #12
 30c:	strh	w9, [x19, #56]
 310:	ldr	x0, [x19, #64]
 314:	str	w10, [x21, #4]
 318:	cmp	x1, x8
 31c:	b.eq	4ec <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4ec>  // b.none
 320:	add	x2, x19, #0x50
 324:	add	x4, x19, #0x40
 328:	cmp	x0, x2
 32c:	ldp	x3, x2, [sp, #80]
 330:	b.eq	490 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x490>  // b.none
 334:	ldr	x4, [x4, #16]
 338:	stp	x1, x3, [x19, #64]
 33c:	str	x2, [x19, #80]
 340:	cbz	x0, 498 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x498>
 344:	str	x0, [sp, #72]
 348:	str	x4, [sp, #88]
 34c:	str	xzr, [sp, #80]
 350:	add	x2, x22, #0x38
 354:	strb	wzr, [x0]
 358:	ldr	x1, [sp, #104]
 35c:	ldr	x3, [x19, #96]
 360:	cmp	x1, x2
 364:	b.eq	4bc <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4bc>  // b.none
 368:	add	x0, x19, #0x70
 36c:	add	x4, x19, #0x60
 370:	cmp	x3, x0
 374:	ldp	x2, x0, [sp, #112]
 378:	b.eq	518 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x518>  // b.none
 37c:	ldr	x4, [x4, #16]
 380:	stp	x1, x2, [x19, #96]
 384:	str	x0, [x19, #112]
 388:	cbz	x3, 520 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x520>
 38c:	str	x3, [sp, #104]
 390:	str	x4, [sp, #120]
 394:	str	xzr, [sp, #112]
 398:	strb	wzr, [x3]
 39c:	ldp	x21, x24, [x19, #128]
 3a0:	ldp	x3, x2, [sp, #136]
 3a4:	stp	x3, x2, [x19, #128]
 3a8:	ldr	x1, [sp, #152]
 3ac:	stp	xzr, xzr, [sp, #136]
 3b0:	cmp	x21, x24
 3b4:	str	x1, [x19, #144]
 3b8:	mov	x20, x21
 3bc:	str	xzr, [sp, #152]
 3c0:	b.eq	3e8 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3e8>  // b.none
 3c4:	nop
 3c8:	mov	x1, x20
 3cc:	add	x20, x20, #0x20
 3d0:	ldr	x0, [x1], #16
 3d4:	cmp	x0, x1
 3d8:	b.eq	3e0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3e0>  // b.none
 3dc:	bl	0 <_ZdlPv>
 3e0:	cmp	x24, x20
 3e4:	b.ne	3c8 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3c8>  // b.any
 3e8:	cbz	x21, 3f4 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x3f4>
 3ec:	mov	x0, x21
 3f0:	bl	0 <_ZdlPv>
 3f4:	ldp	x20, x21, [sp, #136]
 3f8:	cmp	x20, x21
 3fc:	b.eq	424 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x424>  // b.none
 400:	mov	x1, x20
 404:	add	x20, x20, #0x20
 408:	ldr	x0, [x1], #16
 40c:	cmp	x0, x1
 410:	b.eq	418 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x418>  // b.none
 414:	bl	0 <_ZdlPv>
 418:	cmp	x21, x20
 41c:	b.ne	400 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x400>  // b.any
 420:	ldr	x21, [sp, #136]
 424:	cbz	x21, 430 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x430>
 428:	mov	x0, x21
 42c:	bl	0 <_ZdlPv>
 430:	ldr	x0, [sp, #104]
 434:	add	x1, x22, #0x38
 438:	cmp	x0, x1
 43c:	b.eq	444 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x444>  // b.none
 440:	bl	0 <_ZdlPv>
 444:	ldr	x0, [sp, #72]
 448:	add	x22, x22, #0x18
 44c:	cmp	x0, x22
 450:	b.eq	458 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x458>  // b.none
 454:	bl	0 <_ZdlPv>
 458:	add	x23, x23, #0x0
 45c:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 460:	add	x1, x1, #0x0
 464:	mov	x0, x19
 468:	ldp	x21, x22, [sp, #32]
 46c:	ldr	w2, [x1, #328]
 470:	ldr	w3, [x23, #4072]
 474:	ldr	w1, [x1, #936]
 478:	ldp	x23, x24, [sp, #48]
 47c:	stp	w3, w2, [x19, #36]
 480:	str	w1, [x19, #44]
 484:	ldp	x19, x20, [sp, #16]
 488:	ldp	x29, x30, [sp], #160
 48c:	ret
 490:	stp	x1, x3, [x19, #64]
 494:	str	x2, [x19, #80]
 498:	add	x0, x22, #0x18
 49c:	str	x0, [sp, #72]
 4a0:	str	xzr, [sp, #80]
 4a4:	add	x2, x22, #0x38
 4a8:	strb	wzr, [x0]
 4ac:	ldr	x1, [sp, #104]
 4b0:	ldr	x3, [x19, #96]
 4b4:	cmp	x1, x2
 4b8:	b.ne	368 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x368>  // b.any
 4bc:	ldr	x2, [sp, #112]
 4c0:	cbz	x2, 4dc <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4dc>
 4c4:	cmp	x2, #0x1
 4c8:	b.eq	52c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x52c>  // b.none
 4cc:	mov	x0, x3
 4d0:	bl	0 <memcpy>
 4d4:	ldr	x3, [x19, #96]
 4d8:	ldr	x2, [sp, #112]
 4dc:	str	x2, [x19, #104]
 4e0:	strb	wzr, [x3, x2]
 4e4:	ldr	x3, [sp, #104]
 4e8:	b	394 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x394>
 4ec:	ldr	x2, [sp, #80]
 4f0:	cbz	x2, 508 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x508>
 4f4:	cmp	x2, #0x1
 4f8:	b.eq	540 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x540>  // b.none
 4fc:	bl	0 <memcpy>
 500:	ldr	x0, [x19, #64]
 504:	ldr	x2, [sp, #80]
 508:	str	x2, [x19, #72]
 50c:	strb	wzr, [x0, x2]
 510:	ldr	x0, [sp, #72]
 514:	b	34c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x34c>
 518:	stp	x1, x2, [x19, #96]
 51c:	str	x0, [x19, #112]
 520:	add	x3, x22, #0x38
 524:	str	x3, [sp, #104]
 528:	b	394 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x394>
 52c:	ldrb	w0, [sp, #120]
 530:	strb	w0, [x3]
 534:	ldr	x3, [x19, #96]
 538:	ldr	x2, [sp, #112]
 53c:	b	4dc <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x4dc>
 540:	ldrb	w1, [sp, #88]
 544:	strb	w1, [x0]
 548:	ldr	x0, [x19, #64]
 54c:	ldr	x2, [sp, #80]
 550:	b	508 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x508>
 554:	nop

0000000000000558 <_ZN3lld24getRelocModelFromCMModelEv>:
 558:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 55c:	add	x0, x0, #0x0
 560:	add	x1, x0, #0x580
 564:	ldrh	w0, [x0, #1416]
 568:	cbz	w0, 584 <_ZN3lld24getRelocModelFromCMModelEv+0x2c>
 56c:	ldr	w2, [x1, #136]
 570:	mov	x0, #0x0                   	// #0
 574:	mov	w1, #0x1                   	// #1
 578:	bfxil	x0, x2, #0, #32
 57c:	bfi	x0, x1, #32, #8
 580:	ret
 584:	mov	w1, #0x0                   	// #0
 588:	mov	x0, #0x0                   	// #0
 58c:	bfi	x0, x1, #32, #8
 590:	ret
 594:	nop

0000000000000598 <_ZN3lld23getCodeModelFromCMModelEv>:
 598:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 59c:	add	x0, x0, #0x0
 5a0:	add	x1, x0, #0x7e0
 5a4:	ldrh	w0, [x0, #2024]
 5a8:	cbz	w0, 5c4 <_ZN3lld23getCodeModelFromCMModelEv+0x2c>
 5ac:	ldr	w2, [x1, #136]
 5b0:	mov	x0, #0x0                   	// #0
 5b4:	mov	w1, #0x1                   	// #1
 5b8:	bfxil	x0, x2, #0, #32
 5bc:	bfi	x0, x1, #32, #8
 5c0:	ret
 5c4:	mov	w1, #0x0                   	// #0
 5c8:	mov	x0, #0x0                   	// #0
 5cc:	bfi	x0, x1, #32, #8
 5d0:	ret
 5d4:	nop

00000000000005d8 <_ZN3lld9getCPUStrB5cxx11Ev>:
 5d8:	stp	x29, x30, [sp, #-48]!
 5dc:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 5e0:	add	x0, x0, #0x0
 5e4:	mov	x29, sp
 5e8:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 5ec:	add	x1, x1, #0x0
 5f0:	stp	x19, x20, [sp, #16]
 5f4:	add	x20, x0, #0xbd0
 5f8:	mov	x19, x8
 5fc:	add	x0, x0, #0xc58
 600:	str	x21, [sp, #32]
 604:	add	x21, x8, #0x10
 608:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 60c:	cbnz	w0, 644 <_ZN3lld9getCPUStrB5cxx11Ev+0x6c>
 610:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
 614:	str	x21, [x19]
 618:	cbz	x0, 674 <_ZN3lld9getCPUStrB5cxx11Ev+0x9c>
 61c:	add	x2, x0, x1
 620:	mov	w3, #0x0                   	// #0
 624:	mov	x1, x0
 628:	mov	x0, x19
 62c:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 630:	mov	x0, x19
 634:	ldp	x19, x20, [sp, #16]
 638:	ldr	x21, [sp, #32]
 63c:	ldp	x29, x30, [sp], #48
 640:	ret
 644:	ldr	x2, [x20, #144]
 648:	str	x21, [x19]
 64c:	mov	x0, x19
 650:	mov	w3, #0x0                   	// #0
 654:	ldr	x1, [x20, #136]
 658:	add	x2, x1, x2
 65c:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 660:	mov	x0, x19
 664:	ldp	x19, x20, [sp, #16]
 668:	ldr	x21, [sp, #32]
 66c:	ldp	x29, x30, [sp], #48
 670:	ret
 674:	str	xzr, [x19, #8]
 678:	mov	x0, x19
 67c:	strb	wzr, [x19, #16]
 680:	ldp	x19, x20, [sp, #16]
 684:	ldr	x21, [sp, #32]
 688:	ldp	x29, x30, [sp], #48
 68c:	ret

0000000000000690 <_ZN3lld9getMAttrsB5cxx11Ev>:
 690:	stp	x29, x30, [sp, #-64]!
 694:	mov	x29, sp
 698:	stp	x21, x22, [sp, #32]
 69c:	adrp	x22, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 6a0:	add	x0, x22, #0x0
 6a4:	stp	x19, x20, [sp, #16]
 6a8:	mov	x19, x8
 6ac:	mov	x20, #0x0                   	// #0
 6b0:	ldr	x1, [x0, #3416]
 6b4:	stp	x23, x24, [sp, #48]
 6b8:	ldr	x21, [x0, #3424]
 6bc:	stp	xzr, xzr, [x8]
 6c0:	sub	x21, x21, x1
 6c4:	str	xzr, [x8, #16]
 6c8:	cmp	xzr, x21, asr #5
 6cc:	b.eq	6ec <_ZN3lld9getMAttrsB5cxx11Ev+0x5c>  // b.none
 6d0:	asr	x0, x21, #5
 6d4:	mov	x1, #0x3ffffffffffffff     	// #288230376151711743
 6d8:	cmp	x0, x1
 6dc:	b.hi	76c <_ZN3lld9getMAttrsB5cxx11Ev+0xdc>  // b.pmore
 6e0:	mov	x0, x21
 6e4:	bl	0 <_Znwm>
 6e8:	mov	x20, x0
 6ec:	add	x22, x22, #0x0
 6f0:	add	x21, x20, x21
 6f4:	stp	x20, x20, [x19]
 6f8:	str	x21, [x19, #16]
 6fc:	ldr	x24, [x22, #3416]
 700:	ldr	x23, [x22, #3424]
 704:	cmp	x24, x23
 708:	b.eq	750 <_ZN3lld9getMAttrsB5cxx11Ev+0xc0>  // b.none
 70c:	mov	x22, x24
 710:	mov	x21, x20
 714:	nop
 718:	add	x0, x21, #0x10
 71c:	add	x22, x22, #0x20
 720:	ldur	x2, [x22, #-24]
 724:	str	x0, [x21]
 728:	mov	w3, #0x0                   	// #0
 72c:	mov	x0, x21
 730:	ldur	x1, [x22, #-32]
 734:	add	x21, x21, #0x20
 738:	add	x2, x1, x2
 73c:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 740:	cmp	x23, x22
 744:	b.ne	718 <_ZN3lld9getMAttrsB5cxx11Ev+0x88>  // b.any
 748:	sub	x23, x23, x24
 74c:	add	x20, x20, x23
 750:	ldp	x21, x22, [sp, #32]
 754:	mov	x0, x19
 758:	ldp	x23, x24, [sp, #48]
 75c:	str	x20, [x19, #8]
 760:	ldp	x19, x20, [sp, #16]
 764:	ldp	x29, x30, [sp], #64
 768:	ret
 76c:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	mov	w0, #0x0                   	// #0
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #9]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #9]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldrb	w0, [x1, #8]
  18:	ldrb	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w0, [x1, #8]
  18:	ldr	w2, [x2, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x0, w1, w2, x0
  18:	add	x0, x0, #0x20
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	ldr	w2, [x0, #24]
   4:	cmp	x2, w1, uxtw
   8:	b.ls	20 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj+0x20>  // b.plast
   c:	ldr	x0, [x0, #16]
  10:	mov	w2, #0x30                  	// #48
  14:	umaddl	x1, w1, w2, x0
  18:	ldp	x0, x1, [x1, #16]
  1c:	ret
  20:	stp	x29, x30, [sp, #-16]!
  24:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  28:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  2c:	mov	x29, sp
  30:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  34:	add	x3, x3, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x0, x0, #0x0
  40:	mov	w2, #0x99                  	// #153
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xa0
   c:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_4EABIEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev>:
   0:	add	x1, x0, #0x20
   4:	ldr	x0, [x0, #16]
   8:	cmp	x0, x1
   c:	b.eq	14 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev+0x14>  // b.none
  10:	b	0 <free>
  14:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x20
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	mov	x0, x19
  28:	mov	x1, #0x1a0                 	// #416
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	mov	x2, x1
   4:	mov	x1, x0
   8:	add	x0, x0, #0xb8
   c:	b	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xb8
   8:	b	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #160]
  14:	stp	x21, x22, [sp, #32]
  18:	ldr	x1, [x19, #168]
  1c:	cmp	x0, x1
  20:	b.eq	28 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x28>  // b.none
  24:	str	x0, [x19, #168]
  28:	ldp	x21, x22, [x19, #136]
  2c:	cmp	x21, x22
  30:	b.eq	5c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x5c>  // b.none
  34:	mov	x20, x21
  38:	mov	x1, x20
  3c:	add	x20, x20, #0x20
  40:	ldr	x0, [x1], #16
  44:	cmp	x0, x1
  48:	b.eq	50 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x50>  // b.none
  4c:	bl	0 <_ZdlPv>
  50:	cmp	x22, x20
  54:	b.ne	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>  // b.any
  58:	str	x21, [x19, #144]
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x21, x22, [sp, #32]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	ldr	w6, [x0, #136]
   4:	mov	x4, x1
   8:	tst	w2, #0xff
   c:	b.ne	2c <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  10:	ldr	w2, [x0, #152]
  14:	ldrb	w1, [x0, #156]
  18:	cmp	w2, w6
  1c:	cset	w2, ne  // ne = any
  20:	tst	w2, w1
  24:	b.ne	2c <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x2c>  // b.any
  28:	ret
  2c:	stp	x29, x30, [sp, #-32]!
  30:	adrp	x5, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	mov	w7, #0x1                   	// #1
  38:	mov	x29, sp
  3c:	ldr	x5, [x5]
  40:	add	x3, x0, #0x90
  44:	add	x2, sp, #0x10
  48:	mov	x1, x0
  4c:	add	x5, x5, #0x10
  50:	add	x0, x0, #0xa0
  54:	str	x5, [sp, #16]
  58:	str	w6, [sp, #24]
  5c:	strb	w7, [sp, #28]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x3, x0
   4:	ldrb	w0, [x1, #40]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x3, #40]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	x4, [x1, #16]
  18:	ldr	x2, [x3, #16]
  1c:	cmp	x2, x4
  20:	b.eq	28 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x28>  // b.none
  24:	ret
  28:	mov	w0, #0x0                   	// #0
  2c:	cbz	x2, 24 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x24>
  30:	stp	x29, x30, [sp, #-16]!
  34:	mov	x29, sp
  38:	ldr	x1, [x1, #8]
  3c:	ldr	x0, [x3, #8]
  40:	bl	0 <memcmp>
  44:	cmp	w0, #0x0
  48:	cset	w0, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret

Disassembly of section .text._ZN4llvm2cl5aliasD2Ev:

0000000000000000 <_ZN4llvm2cl5aliasD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0, #96]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #104]
  18:	cmp	x1, x0
  1c:	b.eq	24 <_ZN4llvm2cl5aliasD1Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	ldr	x0, [x19, #64]
  28:	add	x19, x19, #0x50
  2c:	cmp	x0, x19
  30:	b.eq	40 <_ZN4llvm2cl5aliasD1Ev+0x40>  // b.none
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <free>
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	adrp	x2, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	str	x21, [sp, #32]
  20:	add	x2, x2, #0x10
  24:	str	x2, [x1], #192
  28:	ldr	x3, [x1, #16]
  2c:	cbz	x3, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x3c>
  30:	mov	x0, x1
  34:	mov	w2, #0x3                   	// #3
  38:	blr	x3
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.eq	7c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x7c>  // b.none
  54:	nop
  58:	mov	x1, x20
  5c:	add	x20, x20, #0x20
  60:	ldr	x0, [x1], #16
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	cmp	x21, x20
  74:	b.ne	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x58>  // b.any
  78:	ldr	x21, [x19, #136]
  7c:	cbz	x21, 88 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x88>
  80:	mov	x0, x21
  84:	bl	0 <_ZdlPv>
  88:	ldp	x1, x0, [x19, #96]
  8c:	cmp	x1, x0
  90:	b.eq	98 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x98>  // b.none
  94:	bl	0 <free>
  98:	ldr	x0, [x19, #64]
  9c:	add	x1, x19, #0x50
  a0:	cmp	x0, x1
  a4:	b.eq	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xac>  // b.none
  a8:	bl	0 <free>
  ac:	mov	x0, x19
  b0:	mov	x1, #0xe0                  	// #224
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldr	x21, [sp, #32]
  bc:	ldp	x29, x30, [sp], #48
  c0:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x1, x19, #0x50
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <free>
  70:	mov	x0, x19
  74:	mov	x1, #0x260                 	// #608
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x19, x19, #0x50
  50:	cmp	x0, x19
  54:	b.eq	64 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x64>  // b.none
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <free>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x19, x19, #0x50
  50:	cmp	x0, x19
  54:	b.eq	64 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x64>  // b.none
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <free>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x19, x19, #0x50
  50:	cmp	x0, x19
  54:	b.eq	64 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x64>  // b.none
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <free>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #224
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	adrp	x1, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>
  3c:	add	x2, x19, #0xc0
  40:	ldr	x0, [x19, #176]
  44:	ldr	x1, [x1]
  48:	cmp	x0, x2
  4c:	add	x1, x1, #0x10
  50:	str	x1, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x1, x19, #0x98
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	ldp	x1, x0, [x19, #96]
  74:	cmp	x1, x0
  78:	b.eq	80 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #64]
  84:	add	x19, x19, #0x50
  88:	cmp	x0, x19
  8c:	b.eq	9c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x9c>  // b.none
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #32
  98:	b	0 <free>
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x240
   8:	adrp	x2, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	ldr	x3, [x1, #16]
  18:	str	x19, [sp, #16]
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x0]
  24:	mov	x19, x0
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #176]
  3c:	add	x1, x19, #0xc0
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldp	x1, x0, [x19, #96]
  50:	cmp	x1, x0
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	ldr	x0, [x19, #64]
  60:	add	x19, x19, #0x50
  64:	cmp	x0, x19
  68:	b.eq	78 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x78>  // b.none
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	b	0 <free>
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	adrp	x2, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	str	x21, [sp, #32]
  20:	add	x2, x2, #0x10
  24:	str	x2, [x1], #192
  28:	ldr	x3, [x1, #16]
  2c:	cbz	x3, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x3c>
  30:	mov	x0, x1
  34:	mov	w2, #0x3                   	// #3
  38:	blr	x3
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.eq	7c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x7c>  // b.none
  54:	nop
  58:	mov	x1, x20
  5c:	add	x20, x20, #0x20
  60:	ldr	x0, [x1], #16
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	cmp	x21, x20
  74:	b.ne	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x58>  // b.any
  78:	ldr	x21, [x19, #136]
  7c:	cbz	x21, 88 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x88>
  80:	mov	x0, x21
  84:	bl	0 <_ZdlPv>
  88:	ldp	x1, x0, [x19, #96]
  8c:	cmp	x1, x0
  90:	b.eq	98 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x98>  // b.none
  94:	bl	0 <free>
  98:	ldr	x0, [x19, #64]
  9c:	add	x19, x19, #0x50
  a0:	cmp	x0, x19
  a4:	b.eq	b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0xb8>  // b.none
  a8:	ldp	x19, x20, [sp, #16]
  ac:	ldr	x21, [sp, #32]
  b0:	ldp	x29, x30, [sp], #48
  b4:	b	0 <free>
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #48
  c4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x19, x20, [sp, #16]
  18:	ldr	x20, [x0, #24]
  1c:	cbnz	x20, b4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  20:	ldr	w22, [x21, #184]
  24:	cbz	w22, b4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb4>
  28:	mov	x19, x1
  2c:	mov	w0, w22
  30:	stp	x23, x24, [sp, #48]
  34:	str	x25, [sp, #64]
  38:	add	x25, x1, #0x10
  3c:	b	44 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x44>
  40:	ldr	w0, [x21, #184]
  44:	cmp	x20, w0, uxtw
  48:	b.cs	e0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  4c:	add	x2, x20, x20, lsl #1
  50:	ldr	x3, [x21, #176]
  54:	lsl	x2, x2, #4
  58:	ldp	w0, w5, [x19, #8]
  5c:	add	x4, x3, x2
  60:	ldr	x24, [x3, x2]
  64:	cmp	w0, w5
  68:	ldr	x23, [x4, #8]
  6c:	b.cs	c4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xc4>  // b.hs, b.nlast
  70:	ldr	x2, [x19]
  74:	ubfiz	x0, x0, #4, #32
  78:	add	x3, x2, x0
  7c:	str	x24, [x2, x0]
  80:	str	x23, [x3, #8]
  84:	ldp	w0, w3, [x19, #8]
  88:	mov	w2, w0
  8c:	add	x2, x2, #0x1
  90:	cmp	x2, x3
  94:	b.hi	100 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x100>  // b.pmore
  98:	add	w0, w0, #0x1
  9c:	str	w0, [x19, #8]
  a0:	add	x20, x20, #0x1
  a4:	cmp	w22, w20
  a8:	b.ne	40 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  ac:	ldp	x23, x24, [sp, #48]
  b0:	ldr	x25, [sp, #64]
  b4:	ldp	x19, x20, [sp, #16]
  b8:	ldp	x21, x22, [sp, #32]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret
  c4:	mov	x0, x19
  c8:	mov	x1, x25
  cc:	mov	x3, #0x10                  	// #16
  d0:	mov	x2, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d8:	ldr	w0, [x19, #8]
  dc:	b	70 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  ec:	add	x3, x3, #0x0
  f0:	add	x1, x1, #0x0
  f4:	add	x0, x0, #0x0
  f8:	mov	w2, #0x99                  	// #153
  fc:	bl	0 <__assert_fail>
 100:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 10c:	add	x3, x3, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x0, x0, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w23, w1
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	ldr	x20, [x19, #176]
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x21, #0x0                   	// #0
  40:	ldr	x22, [sp, #104]
  44:	str	x25, [sp, #64]
  48:	ldr	x0, [x20, #8]
  4c:	ldr	x25, [sp, #96]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w23, w1
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	ldr	x20, [x19, #176]
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x21, #0x0                   	// #0
  40:	ldr	x22, [sp, #104]
  44:	str	x25, [sp, #64]
  48:	ldr	x0, [x20, #8]
  4c:	ldr	x25, [sp, #96]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w23, w1
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  34:	ldr	x20, [x19, #176]
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x21, #0x0                   	// #0
  40:	ldr	x22, [sp, #104]
  44:	str	x25, [sp, #64]
  48:	ldr	x0, [x20, #8]
  4c:	ldr	x25, [sp, #96]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w23, w1
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	ldr	x20, [x19, #176]
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x21, #0x0                   	// #0
  40:	ldr	x22, [sp, #104]
  44:	str	x25, [sp, #64]
  48:	ldr	x0, [x20, #8]
  4c:	ldr	x25, [sp, #96]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w23, w1
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	ldr	x20, [x19, #176]
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x21, #0x0                   	// #0
  40:	ldr	x22, [sp, #104]
  44:	str	x25, [sp, #64]
  48:	ldr	x0, [x20, #8]
  4c:	ldr	x25, [sp, #96]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w23, w1
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  34:	ldr	x20, [x19, #176]
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x21, #0x0                   	// #0
  40:	ldr	x22, [sp, #104]
  44:	str	x25, [sp, #64]
  48:	ldr	x0, [x20, #8]
  4c:	ldr	x25, [sp, #96]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w23, w1
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	ldr	x20, [x19, #176]
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x21, #0x0                   	// #0
  40:	ldr	x22, [sp, #104]
  44:	str	x25, [sp, #64]
  48:	ldr	x0, [x20, #8]
  4c:	ldr	x25, [sp, #96]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w23, w1
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	ldr	x20, [x19, #176]
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x21, #0x0                   	// #0
  40:	ldr	x22, [sp, #104]
  44:	str	x25, [sp, #64]
  48:	ldr	x0, [x20, #8]
  4c:	ldr	x25, [sp, #96]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w23, w1
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe8>
  34:	ldr	x20, [x19, #176]
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x21, #0x0                   	// #0
  40:	ldr	x22, [sp, #104]
  44:	str	x25, [sp, #64]
  48:	ldr	x0, [x20, #8]
  4c:	ldr	x25, [sp, #96]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w23, w1
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  34:	ldr	x20, [x19, #176]
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x21, #0x0                   	// #0
  40:	ldr	x22, [sp, #104]
  44:	str	x25, [sp, #64]
  48:	ldr	x0, [x20, #8]
  4c:	ldr	x25, [sp, #96]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #168]
  14:	stp	x23, x24, [sp, #48]
  18:	mov	w23, w1
  1c:	str	wzr, [sp, #92]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, d8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xd8>
  28:	stp	x4, x5, [sp, #96]
  2c:	ldr	w24, [x19, #184]
  30:	cbz	x24, e8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe8>
  34:	ldr	x20, [x19, #176]
  38:	stp	x21, x22, [sp, #32]
  3c:	mov	x21, #0x0                   	// #0
  40:	ldr	x22, [sp, #104]
  44:	str	x25, [sp, #64]
  48:	ldr	x0, [x20, #8]
  4c:	ldr	x25, [sp, #96]
  50:	cmp	x0, x22
  54:	b.eq	74 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.none
  58:	add	x21, x21, #0x1
  5c:	cmp	x24, x21
  60:	b.eq	e0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xe0>  // b.none
  64:	ldr	x0, [x20, #56]
  68:	add	x20, x20, #0x30
  6c:	cmp	x0, x22
  70:	b.ne	58 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>  // b.any
  74:	cbz	x22, 8c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x8c>
  78:	ldr	x0, [x20]
  7c:	mov	x2, x22
  80:	mov	x1, x25
  84:	bl	0 <memcmp>
  88:	cbnz	w0, 58 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x58>
  8c:	ldrb	w0, [x20, #44]
  90:	cbz	w0, 144 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x144>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldr	x25, [sp, #64]
  9c:	ldr	w0, [x20, #40]
  a0:	str	w0, [sp, #92]
  a4:	ldr	x1, [x19, #592]
  a8:	strh	w23, [x19, #12]
  ac:	str	w0, [x19, #136]
  b0:	cbz	x1, 164 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x164>
  b4:	ldr	x2, [x19, #600]
  b8:	add	x0, x19, #0x240
  bc:	add	x1, sp, #0x5c
  c0:	blr	x2
  c4:	mov	w0, #0x0                   	// #0
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x23, x24, [sp, #48]
  d0:	ldp	x29, x30, [sp], #160
  d4:	ret
  d8:	stp	x2, x3, [sp, #96]
  dc:	b	2c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x2c>
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldr	x25, [sp, #64]
  e8:	add	x2, sp, #0x60
  ec:	add	x1, sp, #0x70
  f0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f8:	add	x3, x3, #0x0
  fc:	add	x0, x0, #0x0
 100:	mov	w5, #0x503                 	// #1283
 104:	mov	w4, #0x302                 	// #770
 108:	stp	x3, x2, [sp, #112]
 10c:	strh	w5, [sp, #128]
 110:	stp	x1, x0, [sp, #136]
 114:	strh	w4, [sp, #152]
 118:	bl	0 <_ZN4llvm4errsEv>
 11c:	add	x1, sp, #0x88
 120:	mov	x4, x0
 124:	mov	x2, #0x0                   	// #0
 128:	mov	x0, x19
 12c:	mov	x3, #0x0                   	// #0
 130:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 134:	ands	w0, w0, #0xff
 138:	b.ne	c8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xc8>  // b.any
 13c:	ldr	w0, [sp, #92]
 140:	b	a4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xa4>
 144:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 148:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 14c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 150:	add	x3, x3, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x0, x0, #0x0
 15c:	mov	w2, #0x23a                 	// #570
 160:	bl	0 <__assert_fail>
 164:	stp	x21, x22, [sp, #32]
 168:	str	x25, [sp, #64]
 16c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-272]!
   4:	mov	x13, x0
   8:	mov	x12, x1
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x8
  18:	mov	x7, x2
  1c:	ldp	x8, x9, [x0]
  20:	stp	x8, x9, [sp, #32]
  24:	mov	x6, x3
  28:	ldp	x8, x9, [x2]
  2c:	stp	x8, x9, [sp, #112]
  30:	add	x1, x19, #0x10
  34:	ldp	x8, x9, [x4]
  38:	stp	x8, x9, [sp, #192]
  3c:	mov	x14, #0x400000000           	// #17179869184
  40:	ldp	x8, x9, [x13, #16]
  44:	stp	x8, x9, [sp, #48]
  48:	mov	x0, x19
  4c:	ldp	x8, x9, [x12, #16]
  50:	stp	x8, x9, [sp, #88]
  54:	mov	x3, #0x28                  	// #40
  58:	ldp	x8, x9, [x7, #16]
  5c:	stp	x8, x9, [sp, #128]
  60:	mov	x2, #0x6                   	// #6
  64:	ldp	x8, x9, [x6, #16]
  68:	stp	x8, x9, [sp, #168]
  6c:	add	x20, sp, #0x20
  70:	ldp	x8, x9, [x4, #16]
  74:	stp	x8, x9, [sp, #208]
  78:	ldp	x10, x11, [x12]
  7c:	stp	x10, x11, [sp, #72]
  80:	ldr	x8, [x13, #32]
  84:	str	x8, [sp, #64]
  88:	ldp	x10, x11, [x6]
  8c:	stp	x10, x11, [sp, #152]
  90:	ldr	x8, [x12, #32]
  94:	str	x8, [sp, #104]
  98:	ldr	x7, [x7, #32]
  9c:	str	x7, [sp, #144]
  a0:	ldp	x10, x11, [x5]
  a4:	ldr	x6, [x6, #32]
  a8:	str	x6, [sp, #184]
  ac:	ldp	x6, x7, [x5, #16]
  b0:	stp	x1, x14, [x19]
  b4:	ldr	x4, [x4, #32]
  b8:	str	x4, [sp, #224]
  bc:	ldr	x4, [x5, #32]
  c0:	stp	x10, x11, [sp, #232]
  c4:	stp	x6, x7, [sp, #248]
  c8:	str	x4, [sp, #264]
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w4, [x19, #8]
  d4:	mov	w0, #0x28                  	// #40
  d8:	ldr	x3, [x19]
  dc:	mov	x1, x20
  e0:	mov	x2, #0xf0                  	// #240
  e4:	umaddl	x0, w4, w0, x3
  e8:	bl	0 <memcpy>
  ec:	ldp	w0, w2, [x19, #8]
  f0:	mov	w1, w0
  f4:	add	x1, x1, #0x6
  f8:	cmp	x1, x2
  fc:	b.hi	118 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_+0x118>  // b.pmore
 100:	add	w1, w0, #0x6
 104:	str	w1, [x19, #8]
 108:	mov	x0, x19
 10c:	ldp	x19, x20, [sp, #16]
 110:	ldp	x29, x30, [sp], #272
 114:	ret
 118:	adrp	x3, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 120:	adrp	x0, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 124:	add	x3, x3, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x0, x0, #0x0
 130:	mov	w2, #0x43                  	// #67
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x6, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x10, #0x1                   	// #1
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	mov	x12, #0x100000001           	// #4294967297
  30:	add	x7, x28, #0x50
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x21, x1
  40:	stp	x25, x26, [sp, #64]
  44:	add	x24, x28, #0xc0
  48:	mov	x25, x3
  4c:	ldr	x5, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x3, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x5, x5, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x5, xzr, [x28, #8]
  68:	adrp	x5, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x6, [x6]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x7, [x28, #56]
  7c:	adrp	x7, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x2
  84:	stp	x12, x6, [x28, #72]
  88:	add	x6, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	stp	x11, x10, [x28, #104]
  98:	str	wzr, [x28, #120]
  9c:	str	wzr, [x28, #136]
  a0:	ldr	x5, [x5]
  a4:	str	x19, [x28, #144]
  a8:	str	wzr, [x28, #152]
  ac:	strb	w10, [x28, #156]
  b0:	add	x5, x5, #0x10
  b4:	str	x6, [x20], #160
  b8:	ldr	x1, [x0]
  bc:	str	x28, [x20, #8]
  c0:	ldr	x7, [x7]
  c4:	str	x5, [x28, #160]
  c8:	stp	x24, x3, [x28, #176]
  cc:	mov	x0, x21
  d0:	str	x1, [x28, #592]
  d4:	str	x7, [x28, #600]
  d8:	bl	0 <strlen>
  dc:	mov	x2, x0
  e0:	mov	x1, x21
  e4:	mov	x0, x28
  e8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  ec:	ldr	w21, [x25, #8]
  f0:	ldr	x3, [x25]
  f4:	mov	w1, #0x28                  	// #40
  f8:	ldr	x0, [x22]
  fc:	str	x0, [x28, #32]
 100:	ldr	x0, [x22, #8]
 104:	umaddl	x21, w21, w1, x3
 108:	str	x0, [x28, #40]
 10c:	cmp	x3, x21
 110:	b.eq	204 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x204>  // b.none
 114:	mov	x25, x3
 118:	add	x22, sp, #0x98
 11c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 120:	add	x0, x0, #0x0
 124:	str	x19, [sp, #112]
 128:	str	x0, [sp, #136]
 12c:	nop
 130:	ldp	x8, x0, [x25]
 134:	str	x0, [x22, #8]
 138:	ldp	x6, x7, [x25, #16]
 13c:	stp	x6, x7, [x22, #16]
 140:	mov	x0, x20
 144:	ldr	x26, [sp, #160]
 148:	str	x8, [x22]
 14c:	ldr	x6, [x25, #32]
 150:	mov	x27, x8
 154:	ldr	x3, [sp, #176]
 158:	stp	x3, x6, [sp, #96]
 15c:	ldr	w3, [x25, #16]
 160:	mov	x1, x8
 164:	mov	x2, x26
 168:	str	x6, [x22, #32]
 16c:	str	w3, [sp, #120]
 170:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 174:	ldr	w8, [x28, #184]
 178:	cmp	w0, w8
 17c:	b.ne	348 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x348>  // b.any
 180:	ldr	w1, [x28, #188]
 184:	cmp	w8, w1
 188:	mov	w19, w1
 18c:	b.cs	224 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x224>  // b.hs, b.nlast
 190:	mov	w9, #0x30                  	// #48
 194:	mov	w13, w8
 198:	ldr	x11, [x28, #176]
 19c:	umull	x9, w8, w9
 1a0:	add	x0, x11, x9
 1a4:	str	x27, [x11, x9]
 1a8:	ldr	x1, [x23]
 1ac:	mov	w7, #0x1                   	// #1
 1b0:	ldr	x2, [sp, #96]
 1b4:	stp	x26, x2, [x0, #8]
 1b8:	add	x1, x1, #0x10
 1bc:	ldr	x2, [sp, #104]
 1c0:	str	x2, [x0, #24]
 1c4:	ldr	w2, [sp, #120]
 1c8:	add	x13, x13, #0x1
 1cc:	str	x1, [x0, #32]
 1d0:	cmp	x13, x19
 1d4:	str	w2, [x0, #40]
 1d8:	strb	w7, [x0, #44]
 1dc:	b.hi	328 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x328>  // b.pmore
 1e0:	ldr	x0, [x20, #8]
 1e4:	add	w8, w8, #0x1
 1e8:	str	w8, [x28, #184]
 1ec:	mov	x1, x27
 1f0:	mov	x2, x26
 1f4:	add	x25, x25, #0x28
 1f8:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1fc:	cmp	x21, x25
 200:	b.ne	130 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x130>  // b.any
 204:	mov	x0, x28
 208:	ldp	x19, x20, [sp, #16]
 20c:	ldp	x21, x22, [sp, #32]
 210:	ldp	x23, x24, [sp, #48]
 214:	ldp	x25, x26, [sp, #64]
 218:	ldp	x27, x28, [sp, #80]
 21c:	ldp	x29, x30, [sp], #192
 220:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 224:	add	x1, x19, #0x2
 228:	mov	x10, #0xffffffff            	// #4294967295
 22c:	orr	x1, x1, x1, lsr #1
 230:	orr	x1, x1, x1, lsr #2
 234:	orr	x1, x1, x1, lsr #4
 238:	orr	x1, x1, x1, lsr #8
 23c:	orr	x1, x1, x1, lsr #16
 240:	orr	x1, x1, x1, lsr #32
 244:	add	x1, x1, #0x1
 248:	cmp	x1, x10
 24c:	b.hi	30c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.pmore
 250:	add	x0, x1, x1, lsl #1
 254:	mov	x19, x1
 258:	str	w1, [sp, #124]
 25c:	lsl	x0, x0, #4
 260:	str	w8, [sp, #128]
 264:	str	x1, [sp, #144]
 268:	bl	0 <malloc>
 26c:	ldr	w8, [sp, #128]
 270:	mov	x11, x0
 274:	cbz	x0, 368 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x368>
 278:	mov	w9, #0x30                  	// #48
 27c:	mov	w13, w8
 280:	ldr	x0, [x28, #176]
 284:	umull	x9, w8, w9
 288:	mov	x12, x11
 28c:	add	x14, x0, x9
 290:	mov	x1, x0
 294:	cmp	x0, x14
 298:	b.eq	2d8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2d8>  // b.none
 29c:	nop
 2a0:	ldp	x6, x7, [x1]
 2a4:	stp	x6, x7, [x12]
 2a8:	ldrb	w15, [x1, #44]
 2ac:	ldp	x6, x7, [x1, #16]
 2b0:	stp	x6, x7, [x12, #16]
 2b4:	ldr	w6, [x1, #40]
 2b8:	ldr	x2, [sp, #112]
 2bc:	str	x2, [x12, #32]
 2c0:	str	w6, [x12, #40]
 2c4:	add	x1, x1, #0x30
 2c8:	strb	w15, [x12, #44]
 2cc:	cmp	x14, x1
 2d0:	add	x12, x12, #0x30
 2d4:	b.ne	2a0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2a0>  // b.any
 2d8:	cmp	x24, x0
 2dc:	b.eq	2fc <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2fc>  // b.none
 2e0:	str	x11, [sp, #128]
 2e4:	bl	0 <free>
 2e8:	ldr	w8, [x28, #184]
 2ec:	mov	w9, #0x30                  	// #48
 2f0:	ldr	x11, [sp, #128]
 2f4:	mov	w13, w8
 2f8:	umull	x9, w8, w9
 2fc:	ldr	w0, [sp, #124]
 300:	str	x11, [x28, #176]
 304:	str	w0, [x28, #188]
 308:	b	1a0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x1a0>
 30c:	mov	w0, #0xffffffd0            	// #-48
 310:	mov	w2, #0xffffffff            	// #-1
 314:	mov	x19, x10
 318:	mov	x1, x10
 31c:	movk	x0, #0x2f, lsl #32
 320:	str	w2, [sp, #124]
 324:	b	260 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x260>
 328:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 32c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 334:	add	x3, x3, #0x0
 338:	add	x1, x1, #0x0
 33c:	add	x0, x0, #0x0
 340:	mov	w2, #0x43                  	// #67
 344:	bl	0 <__assert_fail>
 348:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 34c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 354:	add	x3, x3, #0x0
 358:	add	x1, x1, #0x0
 35c:	add	x0, x0, #0x0
 360:	mov	w2, #0x355                 	// #853
 364:	bl	0 <__assert_fail>
 368:	ldr	x0, [sp, #136]
 36c:	mov	w1, #0x1                   	// #1
 370:	str	x11, [sp, #128]
 374:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 378:	ldr	w8, [x28, #184]
 37c:	ldr	x11, [sp, #128]
 380:	b	278 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x278>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x8, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x7, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x22, x4
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x25, x2
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x8, [x8]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x7, [x28, #56]
  7c:	adrp	x7, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	str	x12, [x28, #72]
  84:	stp	xzr, x11, [x28, #88]
  88:	str	x3, [sp, #96]
  8c:	add	x3, x0, #0x10
  90:	stp	x11, x26, [x28, #104]
  94:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  98:	str	wzr, [x28, #120]
  9c:	str	x8, [x28, #80]
  a0:	ldr	x6, [x6]
  a4:	str	wzr, [x28, #136]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	add	x6, x6, #0x10
  b4:	strb	w26, [x28, #156]
  b8:	str	x3, [x20], #160
  bc:	mov	x3, #0x800000000           	// #34359738368
  c0:	ldr	x1, [x0]
  c4:	str	x28, [x20, #8]
  c8:	ldr	x7, [x7]
  cc:	str	x6, [x28, #160]
  d0:	stp	x24, x3, [x28, #176]
  d4:	mov	x0, x21
  d8:	str	x1, [x28, #592]
  dc:	str	x7, [x28, #600]
  e0:	ldr	x27, [sp, #96]
  e4:	str	x2, [sp, #96]
  e8:	bl	0 <strlen>
  ec:	mov	x2, x0
  f0:	mov	x1, x21
  f4:	mov	x0, x28
  f8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  fc:	ldr	w21, [x22, #8]
 100:	ldr	x3, [x22]
 104:	mov	w1, #0x28                  	// #40
 108:	ldr	x0, [x27]
 10c:	umaddl	x21, w21, w1, x3
 110:	ldp	x2, x1, [x25]
 114:	cmp	x3, x21
 118:	ldr	w0, [x0]
 11c:	stp	x2, x1, [x28, #32]
 120:	str	w0, [x28, #136]
 124:	str	w0, [x28, #152]
 128:	strb	w26, [x28, #156]
 12c:	b.eq	21c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x21c>  // b.none
 130:	add	x22, sp, #0x98
 134:	mov	x25, x3
 138:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	str	x19, [sp, #112]
 144:	str	x0, [sp, #136]
 148:	ldp	x8, x0, [x25]
 14c:	str	x0, [x22, #8]
 150:	ldp	x6, x7, [x25, #16]
 154:	stp	x6, x7, [x22, #16]
 158:	mov	x0, x20
 15c:	ldr	x26, [sp, #160]
 160:	str	x8, [x22]
 164:	ldr	x6, [x25, #32]
 168:	mov	x27, x8
 16c:	ldr	x3, [sp, #176]
 170:	stp	x3, x6, [sp, #96]
 174:	ldr	w3, [x25, #16]
 178:	mov	x1, x8
 17c:	mov	x2, x26
 180:	str	x6, [x22, #32]
 184:	str	w3, [sp, #120]
 188:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 18c:	ldr	w8, [x28, #184]
 190:	cmp	w0, w8
 194:	b.ne	360 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x360>  // b.any
 198:	ldr	w1, [x28, #188]
 19c:	cmp	w8, w1
 1a0:	mov	w19, w1
 1a4:	b.cs	23c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x23c>  // b.hs, b.nlast
 1a8:	mov	w9, #0x30                  	// #48
 1ac:	mov	w13, w8
 1b0:	ldr	x11, [x28, #176]
 1b4:	umull	x9, w8, w9
 1b8:	add	x0, x11, x9
 1bc:	str	x27, [x11, x9]
 1c0:	ldr	x1, [x23]
 1c4:	mov	w7, #0x1                   	// #1
 1c8:	ldr	x2, [sp, #96]
 1cc:	stp	x26, x2, [x0, #8]
 1d0:	add	x1, x1, #0x10
 1d4:	ldr	x2, [sp, #104]
 1d8:	str	x2, [x0, #24]
 1dc:	ldr	w2, [sp, #120]
 1e0:	add	x13, x13, #0x1
 1e4:	str	x1, [x0, #32]
 1e8:	cmp	x13, x19
 1ec:	str	w2, [x0, #40]
 1f0:	strb	w7, [x0, #44]
 1f4:	b.hi	340 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x340>  // b.pmore
 1f8:	ldr	x0, [x20, #8]
 1fc:	add	w8, w8, #0x1
 200:	str	w8, [x28, #184]
 204:	mov	x1, x27
 208:	mov	x2, x26
 20c:	add	x25, x25, #0x28
 210:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 214:	cmp	x21, x25
 218:	b.ne	148 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x148>  // b.any
 21c:	mov	x0, x28
 220:	ldp	x19, x20, [sp, #16]
 224:	ldp	x21, x22, [sp, #32]
 228:	ldp	x23, x24, [sp, #48]
 22c:	ldp	x25, x26, [sp, #64]
 230:	ldp	x27, x28, [sp, #80]
 234:	ldp	x29, x30, [sp], #192
 238:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 23c:	add	x1, x19, #0x2
 240:	mov	x10, #0xffffffff            	// #4294967295
 244:	orr	x1, x1, x1, lsr #1
 248:	orr	x1, x1, x1, lsr #2
 24c:	orr	x1, x1, x1, lsr #4
 250:	orr	x1, x1, x1, lsr #8
 254:	orr	x1, x1, x1, lsr #16
 258:	orr	x1, x1, x1, lsr #32
 25c:	add	x1, x1, #0x1
 260:	cmp	x1, x10
 264:	b.hi	324 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x324>  // b.pmore
 268:	add	x0, x1, x1, lsl #1
 26c:	mov	x19, x1
 270:	str	w1, [sp, #124]
 274:	lsl	x0, x0, #4
 278:	str	w8, [sp, #128]
 27c:	str	x1, [sp, #144]
 280:	bl	0 <malloc>
 284:	ldr	w8, [sp, #128]
 288:	mov	x11, x0
 28c:	cbz	x0, 380 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x380>
 290:	mov	w9, #0x30                  	// #48
 294:	mov	w13, w8
 298:	ldr	x0, [x28, #176]
 29c:	umull	x9, w8, w9
 2a0:	mov	x12, x11
 2a4:	add	x14, x0, x9
 2a8:	mov	x1, x0
 2ac:	cmp	x0, x14
 2b0:	b.eq	2f0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2f0>  // b.none
 2b4:	nop
 2b8:	ldp	x6, x7, [x1]
 2bc:	stp	x6, x7, [x12]
 2c0:	ldrb	w15, [x1, #44]
 2c4:	ldp	x6, x7, [x1, #16]
 2c8:	stp	x6, x7, [x12, #16]
 2cc:	ldr	w6, [x1, #40]
 2d0:	ldr	x2, [sp, #112]
 2d4:	str	x2, [x12, #32]
 2d8:	str	w6, [x12, #40]
 2dc:	add	x1, x1, #0x30
 2e0:	strb	w15, [x12, #44]
 2e4:	cmp	x14, x1
 2e8:	add	x12, x12, #0x30
 2ec:	b.ne	2b8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b8>  // b.any
 2f0:	cmp	x24, x0
 2f4:	b.eq	314 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x314>  // b.none
 2f8:	str	x11, [sp, #128]
 2fc:	bl	0 <free>
 300:	ldr	w8, [x28, #184]
 304:	mov	w9, #0x30                  	// #48
 308:	ldr	x11, [sp, #128]
 30c:	mov	w13, w8
 310:	umull	x9, w8, w9
 314:	ldr	w0, [sp, #124]
 318:	str	x11, [x28, #176]
 31c:	str	w0, [x28, #188]
 320:	b	1b8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b8>
 324:	mov	w0, #0xffffffd0            	// #-48
 328:	mov	w2, #0xffffffff            	// #-1
 32c:	mov	x19, x10
 330:	mov	x1, x10
 334:	movk	x0, #0x2f, lsl #32
 338:	str	w2, [sp, #124]
 33c:	b	278 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x278>
 340:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 344:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 348:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 34c:	add	x3, x3, #0x0
 350:	add	x1, x1, #0x0
 354:	add	x0, x0, #0x0
 358:	mov	w2, #0x43                  	// #67
 35c:	bl	0 <__assert_fail>
 360:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 364:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 368:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 36c:	add	x3, x3, #0x0
 370:	add	x1, x1, #0x0
 374:	add	x0, x0, #0x0
 378:	mov	w2, #0x355                 	// #853
 37c:	bl	0 <__assert_fail>
 380:	ldr	x0, [sp, #136]
 384:	mov	w1, #0x1                   	// #1
 388:	str	x11, [sp, #128]
 38c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 390:	ldr	w8, [x28, #184]
 394:	ldr	x11, [sp, #128]
 398:	b	290 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC1IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x290>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x6, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x10, #0x1                   	// #1
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	mov	x12, #0x100000001           	// #4294967297
  30:	add	x7, x28, #0x50
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x21, x1
  40:	stp	x25, x26, [sp, #64]
  44:	add	x24, x28, #0xc0
  48:	mov	x25, x3
  4c:	ldr	x5, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	mov	x3, #0x800000000           	// #34359738368
  58:	ldr	x0, [x0]
  5c:	and	x5, x5, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x5, xzr, [x28, #8]
  68:	adrp	x5, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x6, [x6]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x7, [x28, #56]
  7c:	adrp	x7, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x2
  84:	stp	x12, x6, [x28, #72]
  88:	add	x6, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	stp	x11, x10, [x28, #104]
  98:	str	wzr, [x28, #120]
  9c:	str	wzr, [x28, #136]
  a0:	ldr	x5, [x5]
  a4:	str	x19, [x28, #144]
  a8:	str	wzr, [x28, #152]
  ac:	strb	w10, [x28, #156]
  b0:	add	x5, x5, #0x10
  b4:	str	x6, [x20], #160
  b8:	ldr	x1, [x0]
  bc:	str	x28, [x20, #8]
  c0:	ldr	x7, [x7]
  c4:	str	x5, [x28, #160]
  c8:	stp	x24, x3, [x28, #176]
  cc:	mov	x0, x21
  d0:	str	x1, [x28, #592]
  d4:	str	x7, [x28, #600]
  d8:	bl	0 <strlen>
  dc:	mov	x2, x0
  e0:	mov	x1, x21
  e4:	mov	x0, x28
  e8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  ec:	ldr	w21, [x25, #8]
  f0:	ldr	x3, [x25]
  f4:	mov	w1, #0x28                  	// #40
  f8:	ldr	x0, [x22]
  fc:	str	x0, [x28, #32]
 100:	ldr	x0, [x22, #8]
 104:	umaddl	x21, w21, w1, x3
 108:	str	x0, [x28, #40]
 10c:	cmp	x3, x21
 110:	b.eq	204 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x204>  // b.none
 114:	mov	x25, x3
 118:	add	x22, sp, #0x98
 11c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 120:	add	x0, x0, #0x0
 124:	str	x19, [sp, #112]
 128:	str	x0, [sp, #136]
 12c:	nop
 130:	ldp	x8, x0, [x25]
 134:	str	x0, [x22, #8]
 138:	ldp	x6, x7, [x25, #16]
 13c:	stp	x6, x7, [x22, #16]
 140:	mov	x0, x20
 144:	ldr	x26, [sp, #160]
 148:	str	x8, [x22]
 14c:	ldr	x6, [x25, #32]
 150:	mov	x27, x8
 154:	ldr	x3, [sp, #176]
 158:	stp	x3, x6, [sp, #96]
 15c:	ldr	w3, [x25, #16]
 160:	mov	x1, x8
 164:	mov	x2, x26
 168:	str	x6, [x22, #32]
 16c:	str	w3, [sp, #120]
 170:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 174:	ldr	w8, [x28, #184]
 178:	cmp	w0, w8
 17c:	b.ne	348 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x348>  // b.any
 180:	ldr	w1, [x28, #188]
 184:	cmp	w8, w1
 188:	mov	w19, w1
 18c:	b.cs	224 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x224>  // b.hs, b.nlast
 190:	mov	w9, #0x30                  	// #48
 194:	mov	w13, w8
 198:	ldr	x11, [x28, #176]
 19c:	umull	x9, w8, w9
 1a0:	add	x0, x11, x9
 1a4:	str	x27, [x11, x9]
 1a8:	ldr	x1, [x23]
 1ac:	mov	w7, #0x1                   	// #1
 1b0:	ldr	x2, [sp, #96]
 1b4:	stp	x26, x2, [x0, #8]
 1b8:	add	x1, x1, #0x10
 1bc:	ldr	x2, [sp, #104]
 1c0:	str	x2, [x0, #24]
 1c4:	ldr	w2, [sp, #120]
 1c8:	add	x13, x13, #0x1
 1cc:	str	x1, [x0, #32]
 1d0:	cmp	x13, x19
 1d4:	str	w2, [x0, #40]
 1d8:	strb	w7, [x0, #44]
 1dc:	b.hi	328 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x328>  // b.pmore
 1e0:	ldr	x0, [x20, #8]
 1e4:	add	w8, w8, #0x1
 1e8:	str	w8, [x28, #184]
 1ec:	mov	x1, x27
 1f0:	mov	x2, x26
 1f4:	add	x25, x25, #0x28
 1f8:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 1fc:	cmp	x21, x25
 200:	b.ne	130 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x130>  // b.any
 204:	mov	x0, x28
 208:	ldp	x19, x20, [sp, #16]
 20c:	ldp	x21, x22, [sp, #32]
 210:	ldp	x23, x24, [sp, #48]
 214:	ldp	x25, x26, [sp, #64]
 218:	ldp	x27, x28, [sp, #80]
 21c:	ldp	x29, x30, [sp], #192
 220:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 224:	add	x1, x19, #0x2
 228:	mov	x10, #0xffffffff            	// #4294967295
 22c:	orr	x1, x1, x1, lsr #1
 230:	orr	x1, x1, x1, lsr #2
 234:	orr	x1, x1, x1, lsr #4
 238:	orr	x1, x1, x1, lsr #8
 23c:	orr	x1, x1, x1, lsr #16
 240:	orr	x1, x1, x1, lsr #32
 244:	add	x1, x1, #0x1
 248:	cmp	x1, x10
 24c:	b.hi	30c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.pmore
 250:	add	x0, x1, x1, lsl #1
 254:	mov	x19, x1
 258:	str	w1, [sp, #124]
 25c:	lsl	x0, x0, #4
 260:	str	w8, [sp, #128]
 264:	str	x1, [sp, #144]
 268:	bl	0 <malloc>
 26c:	ldr	w8, [sp, #128]
 270:	mov	x11, x0
 274:	cbz	x0, 368 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x368>
 278:	mov	w9, #0x30                  	// #48
 27c:	mov	w13, w8
 280:	ldr	x0, [x28, #176]
 284:	umull	x9, w8, w9
 288:	mov	x12, x11
 28c:	add	x14, x0, x9
 290:	mov	x1, x0
 294:	cmp	x0, x14
 298:	b.eq	2d8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2d8>  // b.none
 29c:	nop
 2a0:	ldp	x6, x7, [x1]
 2a4:	stp	x6, x7, [x12]
 2a8:	ldrb	w15, [x1, #44]
 2ac:	ldp	x6, x7, [x1, #16]
 2b0:	stp	x6, x7, [x12, #16]
 2b4:	ldr	w6, [x1, #40]
 2b8:	ldr	x2, [sp, #112]
 2bc:	str	x2, [x12, #32]
 2c0:	str	w6, [x12, #40]
 2c4:	add	x1, x1, #0x30
 2c8:	strb	w15, [x12, #44]
 2cc:	cmp	x14, x1
 2d0:	add	x12, x12, #0x30
 2d4:	b.ne	2a0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2a0>  // b.any
 2d8:	cmp	x24, x0
 2dc:	b.eq	2fc <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2fc>  // b.none
 2e0:	str	x11, [sp, #128]
 2e4:	bl	0 <free>
 2e8:	ldr	w8, [x28, #184]
 2ec:	mov	w9, #0x30                  	// #48
 2f0:	ldr	x11, [sp, #128]
 2f4:	mov	w13, w8
 2f8:	umull	x9, w8, w9
 2fc:	ldr	w0, [sp, #124]
 300:	str	x11, [x28, #176]
 304:	str	w0, [x28, #188]
 308:	b	1a0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x1a0>
 30c:	mov	w0, #0xffffffd0            	// #-48
 310:	mov	w2, #0xffffffff            	// #-1
 314:	mov	x19, x10
 318:	mov	x1, x10
 31c:	movk	x0, #0x2f, lsl #32
 320:	str	w2, [sp, #124]
 324:	b	260 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x260>
 328:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 32c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 330:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 334:	add	x3, x3, #0x0
 338:	add	x1, x1, #0x0
 33c:	add	x0, x0, #0x0
 340:	mov	w2, #0x43                  	// #67
 344:	bl	0 <__assert_fail>
 348:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 34c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 350:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 354:	add	x3, x3, #0x0
 358:	add	x1, x1, #0x0
 35c:	add	x0, x0, #0x0
 360:	mov	w2, #0x355                 	// #853
 364:	bl	0 <__assert_fail>
 368:	ldr	x0, [sp, #136]
 36c:	mov	w1, #0x1                   	// #1
 370:	str	x11, [sp, #128]
 374:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 378:	ldr	w8, [x28, #184]
 37c:	ldr	x11, [sp, #128]
 380:	b	278 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC1IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x278>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x8, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x7, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	add	x24, x28, #0xc0
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x25, x2
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	ldr	x0, [x0]
  58:	and	x6, x6, #0x80000000
  5c:	ldr	x19, [x23]
  60:	stp	x6, xzr, [x28, #8]
  64:	adrp	x6, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  68:	ldr	x8, [x8]
  6c:	stp	xzr, xzr, [x28, #40]
  70:	add	x19, x19, #0x10
  74:	stp	xzr, x7, [x28, #56]
  78:	adrp	x7, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	stp	xzr, x11, [x28, #88]
  80:	stp	x3, x4, [sp, #96]
  84:	add	x3, x0, #0x10
  88:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	stp	x11, x26, [x28, #104]
  90:	mov	x4, #0x800000000           	// #34359738368
  94:	str	wzr, [x28, #120]
  98:	stp	x12, x8, [x28, #72]
  9c:	ldr	x6, [x6]
  a0:	str	wzr, [x28, #136]
  a4:	str	x19, [x28, #144]
  a8:	str	wzr, [x28, #152]
  ac:	add	x6, x6, #0x10
  b0:	strb	w26, [x28, #156]
  b4:	str	x3, [x20], #160
  b8:	ldr	x1, [x0]
  bc:	str	x28, [x20, #8]
  c0:	ldr	x7, [x7]
  c4:	str	x6, [x28, #160]
  c8:	ldp	x27, x22, [sp, #96]
  cc:	stp	x24, x4, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x7, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC1IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x11, x0
   8:	mov	x3, x2
   c:	mov	x29, sp
  10:	mov	x10, x1
  14:	ldp	x4, x5, [x1]
  18:	stp	x4, x5, [sp, #80]
  1c:	add	x1, sp, #0x28
  20:	ldp	x6, x7, [x0, #16]
  24:	stp	x6, x7, [sp, #56]
  28:	mov	x2, #0x78                  	// #120
  2c:	ldp	x12, x13, [x3]
  30:	stp	x12, x13, [sp, #120]
  34:	ldp	x6, x7, [x3, #16]
  38:	stp	x6, x7, [sp, #136]
  3c:	ldr	x4, [x0, #32]
  40:	add	x0, x8, #0x10
  44:	ldr	x3, [x3, #32]
  48:	str	x19, [sp, #16]
  4c:	mov	x19, x8
  50:	str	x4, [sp, #72]
  54:	ldp	x8, x9, [x11]
  58:	stp	x8, x9, [sp, #40]
  5c:	ldp	x8, x9, [x10, #16]
  60:	str	x0, [x19]
  64:	ldr	x4, [x10, #32]
  68:	stp	x8, x9, [sp, #96]
  6c:	str	x4, [sp, #112]
  70:	str	x3, [sp, #152]
  74:	bl	0 <memcpy>
  78:	mov	x1, #0x3                   	// #3
  7c:	mov	x0, x19
  80:	movk	x1, #0x4, lsl #32
  84:	str	x1, [x19, #8]
  88:	ldr	x19, [sp, #16]
  8c:	ldp	x29, x30, [sp], #160
  90:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x2
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x2, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x3
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x2, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC1IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x3
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x3, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x2
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x3, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC1IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  24:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	mov	x22, x3
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	add	x13, x19, #0x50
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x3, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	w10, #0x100                 	// #256
  7c:	mov	x20, x2
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x21, x1
  88:	mov	x0, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	stp	x9, xzr, [x19, #80]
  94:	stp	x12, x12, [x19, #96]
  98:	mov	x12, #0x100000001           	// #4294967297
  9c:	str	x12, [x19, #72]
  a0:	str	x23, [x19, #112]
  a4:	str	wzr, [x19, #120]
  a8:	strb	wzr, [x19, #136]
  ac:	str	x5, [x19, #144]
  b0:	strh	w10, [x19, #152]
  b4:	str	x4, [x19, #160]
  b8:	stp	x8, x3, [x19, #184]
  bc:	bl	0 <strlen>
  c0:	mov	x2, x0
  c4:	mov	x1, x21
  c8:	mov	x0, x19
  cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  d0:	ldr	x1, [x22]
  d4:	mov	x0, x19
  d8:	ldr	x2, [x20]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	str	x2, [x19, #32]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldr	x2, [x20, #8]
  f4:	ldrb	w1, [x1]
  f8:	strb	w1, [x19, #152]
  fc:	ldr	x23, [sp, #48]
 100:	str	x2, [x19, #40]
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x29, x30, [sp], #64
 10c:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  24:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	mov	x22, x3
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	add	x13, x19, #0x50
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x3, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	w10, #0x100                 	// #256
  7c:	mov	x20, x2
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x21, x1
  88:	mov	x0, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	stp	x9, xzr, [x19, #80]
  94:	stp	x12, x12, [x19, #96]
  98:	mov	x12, #0x100000001           	// #4294967297
  9c:	str	x12, [x19, #72]
  a0:	str	x23, [x19, #112]
  a4:	str	wzr, [x19, #120]
  a8:	strb	wzr, [x19, #136]
  ac:	str	x5, [x19, #144]
  b0:	strh	w10, [x19, #152]
  b4:	str	x4, [x19, #160]
  b8:	stp	x8, x3, [x19, #184]
  bc:	bl	0 <strlen>
  c0:	mov	x2, x0
  c4:	mov	x1, x21
  c8:	mov	x0, x19
  cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  d0:	ldr	x1, [x22]
  d4:	mov	x0, x19
  d8:	ldr	x2, [x20]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	str	x2, [x19, #32]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldr	x2, [x20, #8]
  f4:	ldrb	w1, [x1]
  f8:	strb	w1, [x19, #152]
  fc:	ldr	x23, [sp, #48]
 100:	str	x2, [x19, #40]
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x29, x30, [sp], #64
 10c:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x3
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x3, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x2
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x3, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC1IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x3
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x3, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x2
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x3, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC1IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x3
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x3, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x2
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x3, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC1IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  24:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	mov	x22, x3
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	add	x13, x19, #0x50
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x3, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	w10, #0x100                 	// #256
  7c:	mov	x20, x2
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x21, x1
  88:	mov	x0, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	stp	x9, xzr, [x19, #80]
  94:	stp	x12, x12, [x19, #96]
  98:	mov	x12, #0x100000001           	// #4294967297
  9c:	str	x12, [x19, #72]
  a0:	str	x23, [x19, #112]
  a4:	str	wzr, [x19, #120]
  a8:	strb	wzr, [x19, #136]
  ac:	str	x5, [x19, #144]
  b0:	strh	w10, [x19, #152]
  b4:	str	x4, [x19, #160]
  b8:	stp	x8, x3, [x19, #184]
  bc:	bl	0 <strlen>
  c0:	mov	x2, x0
  c4:	mov	x1, x21
  c8:	mov	x0, x19
  cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  d0:	ldr	x1, [x22]
  d4:	mov	x0, x19
  d8:	ldr	x2, [x20]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	str	x2, [x19, #32]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldr	x2, [x20, #8]
  f4:	ldrb	w1, [x1]
  f8:	strb	w1, [x19, #152]
  fc:	ldr	x23, [sp, #48]
 100:	str	x2, [x19, #40]
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x29, x30, [sp], #64
 10c:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  24:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	mov	x22, x3
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	add	x13, x19, #0x50
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x3, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	w10, #0x100                 	// #256
  7c:	mov	x20, x2
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x21, x1
  88:	mov	x0, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	stp	x9, xzr, [x19, #80]
  94:	stp	x12, x12, [x19, #96]
  98:	mov	x12, #0x100000001           	// #4294967297
  9c:	str	x12, [x19, #72]
  a0:	str	x23, [x19, #112]
  a4:	str	wzr, [x19, #120]
  a8:	strb	wzr, [x19, #136]
  ac:	str	x5, [x19, #144]
  b0:	strh	w10, [x19, #152]
  b4:	str	x4, [x19, #160]
  b8:	stp	x8, x3, [x19, #184]
  bc:	bl	0 <strlen>
  c0:	mov	x2, x0
  c4:	mov	x1, x21
  c8:	mov	x0, x19
  cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  d0:	ldr	x1, [x22]
  d4:	mov	x0, x19
  d8:	ldr	x2, [x20]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	str	x2, [x19, #32]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldr	x2, [x20, #8]
  f4:	ldrb	w1, [x1]
  f8:	strb	w1, [x19, #152]
  fc:	ldr	x23, [sp, #48]
 100:	str	x2, [x19, #40]
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x29, x30, [sp], #64
 10c:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	adrp	x5, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	adrp	x4, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  1c:	stp	x21, x22, [sp, #32]
  20:	adrp	x7, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  24:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  28:	str	x23, [sp, #48]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  30:	ldr	x4, [x4]
  34:	add	x12, x19, #0x80
  38:	ldr	x6, [x19, #8]
  3c:	mov	x22, x3
  40:	ldr	x0, [x0]
  44:	and	x6, x6, #0x80000000
  48:	stp	x6, xzr, [x19, #8]
  4c:	add	x13, x19, #0x50
  50:	mov	x23, #0x1                   	// #1
  54:	ldr	x6, [x5]
  58:	add	x5, x4, #0x10
  5c:	ldr	x9, [x9]
  60:	add	x4, x0, #0x10
  64:	ldr	x3, [x7]
  68:	add	x6, x6, #0x10
  6c:	ldr	x8, [x8]
  70:	str	x6, [x19]
  74:	stp	xzr, xzr, [x19, #24]
  78:	mov	w10, #0x100                 	// #256
  7c:	mov	x20, x2
  80:	stp	xzr, xzr, [x19, #40]
  84:	mov	x21, x1
  88:	mov	x0, x1
  8c:	stp	xzr, x13, [x19, #56]
  90:	stp	x9, xzr, [x19, #80]
  94:	stp	x12, x12, [x19, #96]
  98:	mov	x12, #0x100000001           	// #4294967297
  9c:	str	x12, [x19, #72]
  a0:	str	x23, [x19, #112]
  a4:	str	wzr, [x19, #120]
  a8:	strb	wzr, [x19, #136]
  ac:	str	x5, [x19, #144]
  b0:	strh	w10, [x19, #152]
  b4:	str	x4, [x19, #160]
  b8:	stp	x8, x3, [x19, #184]
  bc:	bl	0 <strlen>
  c0:	mov	x2, x0
  c4:	mov	x1, x21
  c8:	mov	x0, x19
  cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  d0:	ldr	x1, [x22]
  d4:	mov	x0, x19
  d8:	ldr	x2, [x20]
  dc:	ldp	x21, x22, [sp, #32]
  e0:	str	x2, [x19, #32]
  e4:	ldrb	w2, [x1]
  e8:	strb	w2, [x19, #136]
  ec:	strb	w23, [x19, #153]
  f0:	ldr	x2, [x20, #8]
  f4:	ldrb	w1, [x1]
  f8:	strb	w1, [x19, #152]
  fc:	ldr	x23, [sp, #48]
 100:	str	x2, [x19, #40]
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x29, x30, [sp], #64
 10c:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x3
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x3, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x2
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x3, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC1IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	adrp	x7, 0 <_ZN4llvm2cl15GeneralCategoryE>
   8:	mov	x12, #0x100000001           	// #4294967297
   c:	mov	x29, sp
  10:	stp	x27, x28, [sp, #80]
  14:	mov	x28, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  1c:	stp	x19, x20, [sp, #16]
  20:	mov	x20, x28
  24:	add	x11, x28, #0x80
  28:	stp	x21, x22, [sp, #32]
  2c:	add	x8, x28, #0x50
  30:	mov	x21, x1
  34:	stp	x23, x24, [sp, #48]
  38:	adrp	x23, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  3c:	mov	x27, x3
  40:	stp	x25, x26, [sp, #64]
  44:	mov	x26, #0x1                   	// #1
  48:	mov	x3, #0x800000000           	// #34359738368
  4c:	ldr	x6, [x28, #8]
  50:	stp	xzr, xzr, [x28, #24]
  54:	add	x24, x28, #0xc0
  58:	ldr	x0, [x0]
  5c:	and	x6, x6, #0x80000000
  60:	ldr	x19, [x23]
  64:	stp	x6, xzr, [x28, #8]
  68:	adrp	x6, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  6c:	ldr	x7, [x7]
  70:	stp	xzr, xzr, [x28, #40]
  74:	add	x19, x19, #0x10
  78:	stp	xzr, x8, [x28, #56]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  80:	mov	x22, x4
  84:	stp	x12, x7, [x28, #72]
  88:	add	x7, x0, #0x10
  8c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  90:	stp	xzr, x11, [x28, #88]
  94:	mov	x25, x2
  98:	stp	x11, x26, [x28, #104]
  9c:	str	wzr, [x28, #120]
  a0:	str	wzr, [x28, #136]
  a4:	ldr	x6, [x6]
  a8:	str	x19, [x28, #144]
  ac:	str	wzr, [x28, #152]
  b0:	strb	w26, [x28, #156]
  b4:	add	x6, x6, #0x10
  b8:	str	x7, [x20], #160
  bc:	ldr	x1, [x0]
  c0:	str	x28, [x20, #8]
  c4:	ldr	x8, [x8]
  c8:	str	x6, [x28, #160]
  cc:	stp	x24, x3, [x28, #176]
  d0:	mov	x0, x21
  d4:	str	x1, [x28, #592]
  d8:	str	x8, [x28, #600]
  dc:	bl	0 <strlen>
  e0:	mov	x2, x0
  e4:	mov	x1, x21
  e8:	mov	x0, x28
  ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  f0:	ldr	w21, [x22, #8]
  f4:	ldr	x3, [x22]
  f8:	mov	w1, #0x28                  	// #40
  fc:	ldr	x0, [x27]
 100:	umaddl	x21, w21, w1, x3
 104:	ldp	x2, x1, [x25]
 108:	cmp	x3, x21
 10c:	ldr	w0, [x0]
 110:	stp	x2, x1, [x28, #32]
 114:	str	w0, [x28, #136]
 118:	str	w0, [x28, #152]
 11c:	strb	w26, [x28, #156]
 120:	b.eq	214 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x214>  // b.none
 124:	add	x22, sp, #0x98
 128:	mov	x25, x3
 12c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 130:	add	x0, x0, #0x0
 134:	str	x19, [sp, #112]
 138:	str	x0, [sp, #136]
 13c:	nop
 140:	ldp	x8, x0, [x25]
 144:	str	x0, [x22, #8]
 148:	ldp	x6, x7, [x25, #16]
 14c:	stp	x6, x7, [x22, #16]
 150:	mov	x0, x20
 154:	ldr	x26, [sp, #160]
 158:	str	x8, [x22]
 15c:	ldr	x6, [x25, #32]
 160:	mov	x27, x8
 164:	ldr	x3, [sp, #176]
 168:	stp	x3, x6, [sp, #96]
 16c:	ldr	w3, [x25, #16]
 170:	mov	x1, x8
 174:	mov	x2, x26
 178:	str	x6, [x22, #32]
 17c:	str	w3, [sp, #120]
 180:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
 184:	ldr	w8, [x28, #184]
 188:	cmp	w0, w8
 18c:	b.ne	358 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x358>  // b.any
 190:	ldr	w1, [x28, #188]
 194:	cmp	w8, w1
 198:	mov	w19, w1
 19c:	b.cs	234 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x234>  // b.hs, b.nlast
 1a0:	mov	w9, #0x30                  	// #48
 1a4:	mov	w13, w8
 1a8:	ldr	x11, [x28, #176]
 1ac:	umull	x9, w8, w9
 1b0:	add	x0, x11, x9
 1b4:	str	x27, [x11, x9]
 1b8:	ldr	x1, [x23]
 1bc:	mov	w7, #0x1                   	// #1
 1c0:	ldr	x2, [sp, #96]
 1c4:	stp	x26, x2, [x0, #8]
 1c8:	add	x1, x1, #0x10
 1cc:	ldr	x2, [sp, #104]
 1d0:	str	x2, [x0, #24]
 1d4:	ldr	w2, [sp, #120]
 1d8:	add	x13, x13, #0x1
 1dc:	str	x1, [x0, #32]
 1e0:	cmp	x13, x19
 1e4:	str	w2, [x0, #40]
 1e8:	strb	w7, [x0, #44]
 1ec:	b.hi	338 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x338>  // b.pmore
 1f0:	ldr	x0, [x20, #8]
 1f4:	add	w8, w8, #0x1
 1f8:	str	w8, [x28, #184]
 1fc:	mov	x1, x27
 200:	mov	x2, x26
 204:	add	x25, x25, #0x28
 208:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 20c:	cmp	x21, x25
 210:	b.ne	140 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x140>  // b.any
 214:	mov	x0, x28
 218:	ldp	x19, x20, [sp, #16]
 21c:	ldp	x21, x22, [sp, #32]
 220:	ldp	x23, x24, [sp, #48]
 224:	ldp	x25, x26, [sp, #64]
 228:	ldp	x27, x28, [sp, #80]
 22c:	ldp	x29, x30, [sp], #192
 230:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 234:	add	x1, x19, #0x2
 238:	mov	x10, #0xffffffff            	// #4294967295
 23c:	orr	x1, x1, x1, lsr #1
 240:	orr	x1, x1, x1, lsr #2
 244:	orr	x1, x1, x1, lsr #4
 248:	orr	x1, x1, x1, lsr #8
 24c:	orr	x1, x1, x1, lsr #16
 250:	orr	x1, x1, x1, lsr #32
 254:	add	x1, x1, #0x1
 258:	cmp	x1, x10
 25c:	b.hi	31c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x31c>  // b.pmore
 260:	add	x0, x1, x1, lsl #1
 264:	mov	x19, x1
 268:	str	w1, [sp, #124]
 26c:	lsl	x0, x0, #4
 270:	str	w8, [sp, #128]
 274:	str	x1, [sp, #144]
 278:	bl	0 <malloc>
 27c:	ldr	w8, [sp, #128]
 280:	mov	x11, x0
 284:	cbz	x0, 378 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x378>
 288:	mov	w9, #0x30                  	// #48
 28c:	mov	w13, w8
 290:	ldr	x0, [x28, #176]
 294:	umull	x9, w8, w9
 298:	mov	x12, x11
 29c:	add	x14, x0, x9
 2a0:	mov	x1, x0
 2a4:	cmp	x0, x14
 2a8:	b.eq	2e8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2e8>  // b.none
 2ac:	nop
 2b0:	ldp	x6, x7, [x1]
 2b4:	stp	x6, x7, [x12]
 2b8:	ldrb	w15, [x1, #44]
 2bc:	ldp	x6, x7, [x1, #16]
 2c0:	stp	x6, x7, [x12, #16]
 2c4:	ldr	w6, [x1, #40]
 2c8:	ldr	x2, [sp, #112]
 2cc:	str	x2, [x12, #32]
 2d0:	str	w6, [x12, #40]
 2d4:	add	x1, x1, #0x30
 2d8:	strb	w15, [x12, #44]
 2dc:	cmp	x14, x1
 2e0:	add	x12, x12, #0x30
 2e4:	b.ne	2b0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x2b0>  // b.any
 2e8:	cmp	x24, x0
 2ec:	b.eq	30c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x30c>  // b.none
 2f0:	str	x11, [sp, #128]
 2f4:	bl	0 <free>
 2f8:	ldr	w8, [x28, #184]
 2fc:	mov	w9, #0x30                  	// #48
 300:	ldr	x11, [sp, #128]
 304:	mov	w13, w8
 308:	umull	x9, w8, w9
 30c:	ldr	w0, [sp, #124]
 310:	str	x11, [x28, #176]
 314:	str	w0, [x28, #188]
 318:	b	1b0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x1b0>
 31c:	mov	w0, #0xffffffd0            	// #-48
 320:	mov	w2, #0xffffffff            	// #-1
 324:	mov	x19, x10
 328:	mov	x1, x10
 32c:	movk	x0, #0x2f, lsl #32
 330:	str	w2, [sp, #124]
 334:	b	270 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x270>
 338:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 33c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 340:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 344:	add	x3, x3, #0x0
 348:	add	x1, x1, #0x0
 34c:	add	x0, x0, #0x0
 350:	mov	w2, #0x43                  	// #67
 354:	bl	0 <__assert_fail>
 358:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 35c:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 360:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 364:	add	x3, x3, #0x0
 368:	add	x1, x1, #0x0
 36c:	add	x0, x0, #0x0
 370:	mov	w2, #0x355                 	// #853
 374:	bl	0 <__assert_fail>
 378:	ldr	x0, [sp, #136]
 37c:	mov	w1, #0x1                   	// #1
 380:	str	x11, [sp, #128]
 384:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 388:	ldr	w8, [x28, #184]
 38c:	ldr	x11, [sp, #128]
 390:	b	288 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC1IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x288>

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x0, x1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	b.eq	5c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x5c>  // b.none
  18:	ldr	w2, [x0, #8]
  1c:	mov	x20, x1
  20:	stp	x21, x22, [sp, #32]
  24:	ldr	w21, [x1, #8]
  28:	mov	w22, w21
  2c:	cmp	x2, w21, uxtw
  30:	b.cc	6c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x6c>  // b.lo, b.ul, b.last
  34:	cbz	x22, 54 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x54>
  38:	ldr	x0, [x0]
  3c:	lsl	x2, x22, #3
  40:	ldr	x1, [x1]
  44:	bl	0 <memmove>
  48:	ldr	w0, [x19, #12]
  4c:	cmp	x22, x0
  50:	b.hi	12c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x12c>  // b.pmore
  54:	str	w21, [x19, #8]
  58:	ldp	x21, x22, [sp, #32]
  5c:	mov	x0, x19
  60:	ldp	x19, x20, [sp, #16]
  64:	ldp	x29, x30, [sp], #64
  68:	ret
  6c:	ldr	w1, [x0, #12]
  70:	str	x23, [sp, #48]
  74:	cmp	x22, x1
  78:	b.hi	104 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x104>  // b.pmore
  7c:	lsl	x23, x2, #3
  80:	ldr	x0, [x0]
  84:	ldr	x3, [x20]
  88:	cbnz	x2, d4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xd4>
  8c:	lsl	x2, x22, #3
  90:	add	x1, x3, x23
  94:	add	x3, x3, x2
  98:	cmp	x1, x3
  9c:	b.eq	b8 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb8>  // b.none
  a0:	sub	x2, x2, x23
  a4:	add	x0, x0, x23
  a8:	bl	0 <memcpy>
  ac:	ldr	w0, [x19, #12]
  b0:	cmp	x22, x0
  b4:	b.hi	130 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x130>  // b.pmore
  b8:	ldr	x23, [sp, #48]
  bc:	str	w21, [x19, #8]
  c0:	mov	x0, x19
  c4:	ldp	x19, x20, [sp, #16]
  c8:	ldp	x21, x22, [sp, #32]
  cc:	ldp	x29, x30, [sp], #64
  d0:	ret
  d4:	mov	x1, x3
  d8:	mov	x2, x23
  dc:	bl	0 <memmove>
  e0:	ldr	w2, [x20, #8]
  e4:	ldr	x0, [x19]
  e8:	ldr	x1, [x20]
  ec:	lsl	x2, x2, #3
  f0:	add	x3, x1, x2
  f4:	add	x1, x1, x23
  f8:	cmp	x1, x3
  fc:	b.ne	a0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xa0>  // b.any
 100:	b	ac <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xac>
 104:	str	wzr, [x0, #8]
 108:	add	x1, x0, #0x10
 10c:	mov	x2, x22
 110:	mov	x3, #0x8                   	// #8
 114:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 118:	mov	x23, #0x0                   	// #0
 11c:	ldr	w2, [x20, #8]
 120:	ldr	x0, [x19]
 124:	ldr	x1, [x20]
 128:	b	ec <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xec>
 12c:	str	x23, [sp, #48]
 130:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 134:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 138:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 13c:	add	x3, x3, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x0, x0, #0x0
 148:	mov	w2, #0x43                  	// #67
 14c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	add	x8, x0, #0x50
   8:	add	x6, x0, #0x80
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	mov	x19, x0
  18:	adrp	x4, 0 <_ZTVN4llvm2cl5aliasE>
  1c:	stp	x21, x22, [sp, #32]
  20:	add	x21, x0, #0x58
  24:	adrp	x5, 0 <_ZN4llvm2cl15GeneralCategoryE>
  28:	stp	x23, x24, [sp, #48]
  2c:	add	x24, x0, #0x40
  30:	mov	x7, #0x1                   	// #1
  34:	ldr	x0, [x0, #8]
  38:	stp	xzr, xzr, [x19, #24]
  3c:	mov	x20, x2
  40:	and	x0, x0, #0x80000000
  44:	stp	xzr, xzr, [x19, #40]
  48:	orr	x0, x0, #0x200000
  4c:	ldr	x4, [x4]
  50:	stp	x0, xzr, [x19, #8]
  54:	mov	x2, #0x100000001           	// #4294967297
  58:	stp	xzr, x8, [x19, #56]
  5c:	add	x4, x4, #0x10
  60:	mov	x23, x3
  64:	str	xzr, [x19, #88]
  68:	mov	x22, x1
  6c:	stp	x6, x6, [x21, #8]
  70:	mov	x0, x1
  74:	ldr	x5, [x5]
  78:	str	x7, [x19, #112]
  7c:	str	wzr, [x21, #32]
  80:	str	x4, [x19]
  84:	stp	x2, x5, [x19, #72]
  88:	str	xzr, [x19, #136]
  8c:	bl	0 <strlen>
  90:	mov	x2, x0
  94:	mov	x1, x22
  98:	mov	x0, x19
  9c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  a0:	ldr	x1, [x20]
  a4:	str	x1, [x19, #32]
  a8:	ldr	x0, [x19, #136]
  ac:	ldr	x1, [x20, #8]
  b0:	str	x1, [x19, #40]
  b4:	ldr	x20, [x23]
  b8:	cbz	x0, ec <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0xec>
  bc:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  c0:	add	x0, x0, #0x0
  c4:	mov	w1, #0x103                 	// #259
  c8:	stp	x0, xzr, [sp, #72]
  cc:	strh	w1, [sp, #88]
  d0:	bl	0 <_ZN4llvm4errsEv>
  d4:	add	x1, sp, #0x48
  d8:	mov	x4, x0
  dc:	mov	x2, #0x0                   	// #0
  e0:	mov	x0, x19
  e4:	mov	x3, #0x0                   	// #0
  e8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  ec:	ldr	x0, [x19, #24]
  f0:	str	x20, [x19, #136]
  f4:	cbz	x0, 17c <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x17c>
  f8:	cbz	x20, 1b4 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x1b4>
  fc:	ldp	w1, w0, [x19, #116]
 100:	cmp	w1, w0
 104:	b.eq	138 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x138>  // b.none
 108:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 10c:	add	x0, x0, #0x0
 110:	mov	w1, #0x103                 	// #259
 114:	stp	x0, xzr, [sp, #72]
 118:	strh	w1, [sp, #88]
 11c:	bl	0 <_ZN4llvm4errsEv>
 120:	add	x1, sp, #0x48
 124:	mov	x4, x0
 128:	mov	x2, #0x0                   	// #0
 12c:	mov	x0, x19
 130:	mov	x3, #0x0                   	// #0
 134:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 138:	ldr	x1, [x19, #136]
 13c:	cmp	x19, x1
 140:	b.eq	154 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0x154>  // b.none
 144:	add	x1, x1, #0x58
 148:	mov	x0, x21
 14c:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
 150:	ldr	x1, [x19, #136]
 154:	add	x1, x1, #0x40
 158:	mov	x0, x24
 15c:	bl	0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 160:	mov	x0, x19
 164:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 168:	ldp	x19, x20, [sp, #16]
 16c:	ldp	x21, x22, [sp, #32]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #96
 178:	ret
 17c:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 180:	add	x0, x0, #0x0
 184:	mov	w1, #0x103                 	// #259
 188:	stp	x0, xzr, [sp, #72]
 18c:	strh	w1, [sp, #88]
 190:	bl	0 <_ZN4llvm4errsEv>
 194:	add	x1, sp, #0x48
 198:	mov	x4, x0
 19c:	mov	x2, #0x0                   	// #0
 1a0:	mov	x0, x19
 1a4:	mov	x3, #0x0                   	// #0
 1a8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 1ac:	ldr	x20, [x19, #136]
 1b0:	cbnz	x20, fc <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0xfc>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 1b8:	add	x0, x0, #0x0
 1bc:	mov	w1, #0x103                 	// #259
 1c0:	stp	x0, xzr, [sp, #72]
 1c4:	strh	w1, [sp, #88]
 1c8:	bl	0 <_ZN4llvm4errsEv>
 1cc:	add	x1, sp, #0x48
 1d0:	mov	x4, x0
 1d4:	mov	x2, #0x0                   	// #0
 1d8:	mov	x0, x19
 1dc:	mov	x3, #0x0                   	// #0
 1e0:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 1e4:	b	fc <_ZN4llvm2cl5aliasC1IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0xfc>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text.startup:

0000000000000000 <_Z41__static_initialization_and_destruction_0ii.constprop.0>:
       0:	sub	sp, sp, #0xa40
       4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
       8:	adrp	x5, 0 <_ZN4llvm2cl15GeneralCategoryE>
       c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      10:	adrp	x2, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
      14:	stp	x29, x30, [sp]
      18:	mov	x29, sp
      1c:	ldr	x4, [x5]
      20:	stp	x25, x26, [sp, #64]
      24:	add	x26, x0, #0x0
      28:	add	x0, x26, #0x8e8
      2c:	stp	x19, x20, [sp, #16]
      30:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      34:	stp	x21, x22, [sp, #32]
      38:	add	x6, x26, #0x9b0
      3c:	add	x8, x26, #0xb40
      40:	stp	x23, x24, [sp, #48]
      44:	add	x7, x26, #0x938
      48:	mov	x20, #0x1                   	// #1
      4c:	stp	x27, x28, [sp, #80]
      50:	mov	w27, #0x1                   	// #1
      54:	add	x19, x26, #0xa78
      58:	ldr	x3, [x0, #8]
      5c:	stp	x8, x6, [sp, #136]
      60:	add	x28, x26, #0xdd0
      64:	ldr	x24, [x1]
      68:	adrp	x1, 0 <_ZTVN4llvm2cl6parserIbEE>
      6c:	ldr	x6, [x5]
      70:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      74:	ldr	x23, [x1]
      78:	and	x3, x3, #0x80000000
      7c:	ldr	x22, [x2]
      80:	stp	x3, xzr, [x0, #8]
      84:	adrp	x3, 0 <__dso_handle>
      88:	ldr	x9, [x5]
      8c:	add	x21, x3, #0x0
      90:	add	x5, x26, #0x968
      94:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      98:	stp	xzr, xzr, [x0, #24]
      9c:	add	x22, x22, #0x10
      a0:	add	x25, x3, #0x0
      a4:	stp	xzr, xzr, [x0, #40]
      a8:	add	x24, x24, #0x10
      ac:	add	x23, x23, #0x10
      b0:	stp	xzr, x7, [x0, #56]
      b4:	add	x7, x26, #0xd08
      b8:	mov	w3, #0x100                 	// #256
      bc:	stp	w20, w27, [x0, #72]
      c0:	mov	x2, #0xc                   	// #12
      c4:	stp	x4, x0, [sp, #104]
      c8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
      cc:	add	x1, x1, #0x0
      d0:	stp	x4, xzr, [x0, #80]
      d4:	stp	x5, x5, [x0, #96]
      d8:	str	x20, [x0, #112]
      dc:	str	wzr, [x0, #120]
      e0:	strb	wzr, [x0, #136]
      e4:	str	x24, [x0, #144]
      e8:	strh	w3, [x0, #152]
      ec:	str	x23, [x0, #160]
      f0:	stp	x9, x6, [x0, #184]
      f4:	str	x22, [x26, #2280]
      f8:	stp	x6, x9, [sp, #120]
      fc:	str	x7, [sp, #160]
     100:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     104:	ldr	x0, [sp, #112]
     108:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     10c:	add	x1, x1, #0x0
     110:	str	x1, [x0, #32]
     114:	mov	x1, #0x48                  	// #72
     118:	str	x1, [x0, #40]
     11c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     120:	ldr	x0, [sp, #112]
     124:	mov	x2, x21
     128:	mov	x1, x0
     12c:	mov	x0, x25
     130:	bl	0 <__cxa_atexit>
     134:	str	x22, [x26, #2480]
     138:	ldr	x6, [sp, #144]
     13c:	add	x10, x26, #0xa30
     140:	ldp	x3, x9, [sp, #120]
     144:	mov	w5, #0x100                 	// #256
     148:	ldr	x0, [x6, #8]
     14c:	stp	xzr, xzr, [x6, #24]
     150:	mov	x2, #0x1d                  	// #29
     154:	ldr	x4, [sp, #104]
     158:	and	x0, x0, #0x80000000
     15c:	stp	x0, xzr, [x6, #8]
     160:	add	x0, x26, #0xa00
     164:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     168:	stp	xzr, xzr, [x6, #40]
     16c:	add	x1, x1, #0x0
     170:	str	xzr, [x6, #56]
     174:	str	x0, [x6, #64]
     178:	mov	x0, x6
     17c:	stp	w27, w27, [x6, #72]
     180:	stp	x4, xzr, [x6, #80]
     184:	stp	x10, x10, [x6, #96]
     188:	str	x20, [x6, #112]
     18c:	str	wzr, [x6, #120]
     190:	strb	wzr, [x6, #136]
     194:	str	x24, [x6, #144]
     198:	strh	w5, [x6, #152]
     19c:	str	x23, [x6, #160]
     1a0:	stp	x9, x3, [x6, #184]
     1a4:	str	x6, [sp, #112]
     1a8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     1ac:	ldr	x6, [sp, #112]
     1b0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1b4:	add	x1, x1, #0x0
     1b8:	mov	x0, x6
     1bc:	str	x1, [x6, #32]
     1c0:	mov	x1, #0x5d                  	// #93
     1c4:	str	x1, [x6, #40]
     1c8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     1cc:	ldr	x6, [sp, #112]
     1d0:	mov	x2, x21
     1d4:	mov	x0, x25
     1d8:	mov	x1, x6
     1dc:	bl	0 <__cxa_atexit>
     1e0:	stp	xzr, xzr, [x19, #16]
     1e4:	adrp	x6, 0 <_ZTVN4llvm2cl6parserIiEE>
     1e8:	adrp	x0, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
     1ec:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1f0:	ldr	x6, [x6]
     1f4:	adrp	x10, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     1f8:	ldr	x0, [x0]
     1fc:	add	x6, x6, #0x10
     200:	adrp	x11, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     204:	str	x6, [x19, #160]
     208:	ldr	x6, [x19, #8]
     20c:	add	x0, x0, #0x10
     210:	ldr	x2, [x2]
     214:	str	x0, [x26, #2680]
     218:	ldr	x11, [x11]
     21c:	and	x0, x6, #0x80000000
     220:	ldr	x10, [x10]
     224:	add	x6, x26, #0xaf8
     228:	ldr	x4, [sp, #104]
     22c:	stp	x11, x10, [x19, #184]
     230:	add	x10, x26, #0xac8
     234:	add	x2, x2, #0x10
     238:	str	x0, [x19, #8]
     23c:	stp	xzr, xzr, [x19, #32]
     240:	mov	x0, x19
     244:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     248:	stp	xzr, xzr, [x19, #48]
     24c:	add	x1, x1, #0x0
     250:	str	x10, [x19, #64]
     254:	stp	w27, w27, [x19, #72]
     258:	stp	x4, xzr, [x19, #80]
     25c:	stp	x6, x6, [x19, #96]
     260:	str	x20, [x19, #112]
     264:	str	wzr, [x19, #120]
     268:	str	wzr, [x19, #136]
     26c:	str	x2, [x19, #144]
     270:	mov	x2, #0xd                   	// #13
     274:	str	wzr, [x19, #152]
     278:	strb	w27, [x19, #156]
     27c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     280:	str	wzr, [x19, #136]
     284:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     288:	add	x1, x1, #0x0
     28c:	str	x1, [x19, #32]
     290:	mov	x1, #0xd                   	// #13
     294:	str	x1, [x19, #40]
     298:	add	x1, sp, #0x8c8
     29c:	str	wzr, [x19, #152]
     2a0:	mov	x0, x19
     2a4:	strb	w27, [x19, #156]
     2a8:	str	x1, [sp, #112]
     2ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     2b0:	mov	x1, x19
     2b4:	mov	x2, x21
     2b8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2bc:	add	x0, x0, #0x0
     2c0:	bl	0 <__cxa_atexit>
     2c4:	str	x22, [x26, #2880]
     2c8:	ldp	x9, x8, [sp, #128]
     2cc:	add	x6, x26, #0xe98
     2d0:	str	x6, [sp, #144]
     2d4:	add	x3, x26, #0xbc0
     2d8:	ldr	x4, [sp, #104]
     2dc:	mov	w5, #0x100                 	// #256
     2e0:	ldr	x6, [sp, #120]
     2e4:	stp	xzr, xzr, [x8, #24]
     2e8:	mov	x2, #0xd                   	// #13
     2ec:	ldr	x0, [x8, #8]
     2f0:	stp	xzr, xzr, [x8, #40]
     2f4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     2f8:	and	x0, x0, #0x80000000
     2fc:	stp	x0, xzr, [x8, #8]
     300:	add	x0, x26, #0xb90
     304:	str	xzr, [x8, #56]
     308:	add	x1, x1, #0x0
     30c:	str	x0, [x8, #64]
     310:	mov	x0, x8
     314:	stp	w27, w27, [x8, #72]
     318:	add	x19, sp, #0x978
     31c:	stp	x4, xzr, [x8, #80]
     320:	stp	x3, x3, [x8, #96]
     324:	str	x20, [x8, #112]
     328:	str	wzr, [x8, #120]
     32c:	strb	wzr, [x8, #136]
     330:	str	x24, [x8, #144]
     334:	strh	w5, [x8, #152]
     338:	str	x23, [x8, #160]
     33c:	str	x9, [x8, #184]
     340:	str	x6, [x8, #192]
     344:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     348:	ldr	x8, [sp, #136]
     34c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     350:	add	x1, x1, #0x0
     354:	mov	x2, #0x39                  	// #57
     358:	mov	x0, x8
     35c:	stp	x1, x2, [x8, #32]
     360:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     364:	ldr	x8, [sp, #136]
     368:	mov	x2, x21
     36c:	mov	x0, x25
     370:	mov	x1, x8
     374:	bl	0 <__cxa_atexit>
     378:	str	x22, [x26, #3336]
     37c:	ldr	x7, [sp, #160]
     380:	add	x3, x26, #0xd88
     384:	ldp	x6, x9, [sp, #120]
     388:	mov	w5, #0x100                 	// #256
     38c:	ldr	x0, [x7, #8]
     390:	stp	xzr, xzr, [x7, #24]
     394:	mov	x2, #0xe                   	// #14
     398:	ldr	x4, [sp, #104]
     39c:	and	x0, x0, #0x80000000
     3a0:	stp	x0, xzr, [x7, #8]
     3a4:	add	x0, x26, #0xd58
     3a8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     3ac:	stp	xzr, xzr, [x7, #40]
     3b0:	add	x1, x1, #0x0
     3b4:	str	xzr, [x7, #56]
     3b8:	str	x0, [x7, #64]
     3bc:	mov	x0, x7
     3c0:	stp	w27, w27, [x7, #72]
     3c4:	stp	x4, xzr, [x7, #80]
     3c8:	stp	x3, x3, [x7, #96]
     3cc:	str	x20, [x7, #112]
     3d0:	str	wzr, [x7, #120]
     3d4:	strb	wzr, [x7, #136]
     3d8:	str	x24, [x7, #144]
     3dc:	strh	w5, [x7, #152]
     3e0:	str	x23, [x7, #160]
     3e4:	stp	x9, x6, [x7, #184]
     3e8:	str	x7, [sp, #136]
     3ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     3f0:	ldr	x7, [sp, #136]
     3f4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     3f8:	add	x1, x1, #0x0
     3fc:	mov	x2, #0x18                  	// #24
     400:	mov	x0, x7
     404:	stp	x1, x2, [x7, #32]
     408:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     40c:	ldr	x7, [sp, #136]
     410:	mov	x2, x21
     414:	mov	x0, x25
     418:	mov	x1, x7
     41c:	bl	0 <__cxa_atexit>
     420:	stp	xzr, xzr, [x28, #24]
     424:	add	x7, x26, #0xe20
     428:	ldp	x6, x9, [sp, #120]
     42c:	add	x3, x26, #0xe50
     430:	ldr	x0, [x28, #8]
     434:	mov	w5, #0x100                 	// #256
     438:	ldr	x4, [sp, #104]
     43c:	and	x0, x0, #0x80000000
     440:	stp	x0, xzr, [x28, #8]
     444:	mov	x2, #0x7                   	// #7
     448:	mov	x0, x28
     44c:	stp	xzr, xzr, [x28, #40]
     450:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     454:	add	x1, x1, #0x0
     458:	stp	xzr, x7, [x28, #56]
     45c:	stp	w27, w27, [x28, #72]
     460:	stp	x4, xzr, [x28, #80]
     464:	stp	x3, x3, [x28, #96]
     468:	str	x20, [x28, #112]
     46c:	str	wzr, [x28, #120]
     470:	strb	wzr, [x28, #136]
     474:	str	x24, [x28, #144]
     478:	strh	w5, [x28, #152]
     47c:	str	x23, [x28, #160]
     480:	stp	x9, x6, [x28, #184]
     484:	str	x22, [x26, #3536]
     488:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     48c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     490:	add	x1, x1, #0x0
     494:	mov	x2, #0x15                  	// #21
     498:	stp	x1, x2, [x28, #32]
     49c:	mov	x0, x28
     4a0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     4a4:	mov	x1, x28
     4a8:	mov	x2, x21
     4ac:	mov	x0, x25
     4b0:	bl	0 <__cxa_atexit>
     4b4:	ldr	x3, [sp, #112]
     4b8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4bc:	add	x1, x1, #0x0
     4c0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4c4:	add	x0, x0, #0x0
     4c8:	str	x1, [sp, #2424]
     4cc:	mov	x1, #0x13                  	// #19
     4d0:	add	x0, x0, #0xa40
     4d4:	mov	x2, x19
     4d8:	str	x0, [sp, #136]
     4dc:	str	x28, [sp, #2248]
     4e0:	str	x1, [sp, #2432]
     4e4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4e8:	add	x1, x1, #0x0
     4ec:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     4f0:	ldr	x0, [sp, #136]
     4f4:	mov	x2, x21
     4f8:	mov	x1, x0
     4fc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     500:	add	x0, x0, #0x0
     504:	bl	0 <__cxa_atexit>
     508:	ldr	x6, [sp, #144]
     50c:	add	x5, x26, #0xc08
     510:	ldp	x3, x9, [sp, #120]
     514:	str	x22, [x26, #3736]
     518:	ldr	x0, [x6, #8]
     51c:	stp	xzr, xzr, [x6, #24]
     520:	mov	x2, #0x12                  	// #18
     524:	and	x0, x0, #0x80000000
     528:	stp	x0, xzr, [x6, #8]
     52c:	mov	w0, #0x100                 	// #256
     530:	strh	w0, [x6, #152]
     534:	add	x0, x26, #0xee8
     538:	ldr	x28, [sp, #104]
     53c:	stp	xzr, xzr, [x6, #40]
     540:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     544:	str	xzr, [x6, #56]
     548:	add	x1, x1, #0x0
     54c:	str	x0, [x6, #64]
     550:	add	x0, x26, #0xf18
     554:	stp	w27, w27, [x6, #72]
     558:	add	x22, x19, #0x10
     55c:	stp	x28, xzr, [x6, #80]
     560:	stp	x0, x0, [x6, #96]
     564:	mov	x0, x6
     568:	str	x20, [x6, #112]
     56c:	str	wzr, [x6, #120]
     570:	strb	wzr, [x6, #136]
     574:	str	x24, [x6, #144]
     578:	str	x23, [x6, #160]
     57c:	stp	x9, x3, [x6, #184]
     580:	str	x6, [sp, #120]
     584:	str	x5, [sp, #136]
     588:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     58c:	ldr	x6, [sp, #120]
     590:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     594:	add	x1, x1, #0x0
     598:	mov	x2, #0x20                  	// #32
     59c:	mov	x0, x6
     5a0:	stp	x1, x2, [x6, #32]
     5a4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     5a8:	ldr	x6, [sp, #120]
     5ac:	mov	x2, x21
     5b0:	mov	x0, x25
     5b4:	mov	x1, x6
     5b8:	bl	0 <__cxa_atexit>
     5bc:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     5c0:	add	x8, x26, #0xc58
     5c4:	ldr	x5, [sp, #136]
     5c8:	add	x1, x26, #0xca0
     5cc:	ldr	x3, [x0]
     5d0:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     5d4:	stp	xzr, xzr, [x5, #24]
     5d8:	add	x3, x3, #0x10
     5dc:	ldr	x2, [x0]
     5e0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     5e4:	stp	xzr, xzr, [x5, #40]
     5e8:	add	x2, x2, #0x10
     5ec:	ldr	x6, [x0]
     5f0:	stp	xzr, x8, [x5, #56]
     5f4:	add	x8, x26, #0xcc8
     5f8:	ldr	x0, [x5, #8]
     5fc:	add	x6, x6, #0x10
     600:	stp	w27, w27, [x5, #72]
     604:	and	x0, x0, #0x80000000
     608:	stp	x0, xzr, [x5, #8]
     60c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     610:	stp	x28, xzr, [x5, #80]
     614:	ldr	x7, [x0]
     618:	add	x0, x26, #0xc88
     61c:	stp	x0, x0, [x5, #96]
     620:	mov	x0, x5
     624:	str	x20, [x5, #112]
     628:	str	wzr, [x5, #120]
     62c:	stp	x1, xzr, [x5, #136]
     630:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     634:	add	x1, x1, #0x0
     638:	strb	wzr, [x5, #152]
     63c:	str	x2, [x5, #168]
     640:	mov	x2, #0xa                   	// #10
     644:	str	x8, [x5, #176]
     648:	str	xzr, [x5, #184]
     64c:	strb	wzr, [x5, #192]
     650:	strb	wzr, [x5, #208]
     654:	str	x6, [x5, #216]
     658:	str	x7, [x5, #248]
     65c:	str	x3, [x26, #3080]
     660:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     664:	str	x5, [sp, #120]
     668:	ldr	x3, [x3]
     66c:	str	x3, [x5, #240]
     670:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     674:	str	x22, [sp, #2424]
     678:	ldr	x5, [sp, #120]
     67c:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     680:	add	x6, x6, #0x0
     684:	mov	x8, #0x34                  	// #52
     688:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     68c:	add	x2, x0, #0x0
     690:	ldrb	w7, [x5, #10]
     694:	mov	w3, #0x0                   	// #0
     698:	stp	x6, x8, [x5, #32]
     69c:	mov	x1, x2
     6a0:	mov	x0, x19
     6a4:	bfi	w7, w27, #5, #2
     6a8:	strb	w7, [x5, #10]
     6ac:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6b0:	mov	x1, x19
     6b4:	add	x0, x26, #0xc90
     6b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     6bc:	ldr	x5, [sp, #120]
     6c0:	add	x0, x26, #0xcb8
     6c4:	mov	x1, x19
     6c8:	strb	w27, [x5, #208]
     6cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     6d0:	ldr	x0, [sp, #2424]
     6d4:	cmp	x0, x22
     6d8:	b.eq	6e0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x6e0>  // b.none
     6dc:	bl	0 <_ZdlPv>
     6e0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6e4:	add	x22, x0, #0x0
     6e8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     6ec:	add	x20, x0, #0x0
     6f0:	add	x20, x20, #0xc08
     6f4:	add	x21, x22, #0xad0
     6f8:	mov	x0, x20
     6fc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     700:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     704:	add	x5, x0, #0x0
     708:	adrp	x0, 0 <__dso_handle>
     70c:	add	x28, x0, #0x0
     710:	mov	x1, x20
     714:	mov	x0, x5
     718:	mov	x2, x28
     71c:	str	x5, [sp, #128]
     720:	bl	0 <__cxa_atexit>
     724:	mov	w26, #0x1                   	// #1
     728:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     72c:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     730:	add	x2, x22, #0xb20
     734:	add	x4, x22, #0xb90
     738:	ldr	x25, [x0]
     73c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     740:	ldr	x27, [x3]
     744:	add	x25, x25, #0x10
     748:	ldr	x24, [x0]
     74c:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     750:	stp	xzr, x2, [x21, #56]
     754:	mov	x3, #0x1                   	// #1
     758:	add	x6, x22, #0xb68
     75c:	ldr	x23, [x0]
     760:	stp	x25, x4, [x21, #168]
     764:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     768:	ldr	x0, [x21, #8]
     76c:	add	x24, x24, #0x10
     770:	ldr	x2, [sp, #104]
     774:	and	x0, x0, #0x80000000
     778:	stp	x0, xzr, [x21, #8]
     77c:	add	x0, x22, #0xb50
     780:	add	x23, x23, #0x10
     784:	stp	xzr, xzr, [x21, #24]
     788:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     78c:	add	x1, x1, #0x0
     790:	stp	xzr, xzr, [x21, #40]
     794:	add	x20, x22, #0xbd0
     798:	stp	w3, w26, [x21, #72]
     79c:	str	x2, [x21, #80]
     7a0:	mov	x2, #0x5                   	// #5
     7a4:	str	xzr, [x21, #88]
     7a8:	stp	x0, x0, [x21, #96]
     7ac:	mov	x0, x21
     7b0:	str	x3, [x21, #112]
     7b4:	str	wzr, [x21, #120]
     7b8:	stp	x6, xzr, [x21, #136]
     7bc:	strb	wzr, [x21, #152]
     7c0:	str	xzr, [x21, #184]
     7c4:	strb	wzr, [x21, #192]
     7c8:	strb	wzr, [x21, #208]
     7cc:	str	x24, [x21, #216]
     7d0:	str	x27, [x21, #248]
     7d4:	str	x23, [x22, #2768]
     7d8:	ldr	x4, [x4]
     7dc:	str	x4, [x21, #240]
     7e0:	str	x4, [sp, #120]
     7e4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     7e8:	mov	x1, #0x31                  	// #49
     7ec:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     7f0:	add	x0, x0, #0x0
     7f4:	stp	x0, x1, [x21, #32]
     7f8:	mov	x0, x21
     7fc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     800:	ldr	x5, [sp, #128]
     804:	mov	x1, x21
     808:	mov	x2, x28
     80c:	add	x21, x19, #0x10
     810:	mov	x0, x5
     814:	bl	0 <__cxa_atexit>
     818:	stp	xzr, xzr, [x20, #24]
     81c:	add	x7, x22, #0xc68
     820:	ldr	x0, [x20, #8]
     824:	add	x6, x22, #0xc90
     828:	ldr	x3, [sp, #104]
     82c:	add	x5, x22, #0xc50
     830:	ldr	x4, [sp, #120]
     834:	add	x2, x22, #0xc20
     838:	and	x0, x0, #0x80000000
     83c:	stp	x0, xzr, [x20, #8]
     840:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     844:	stp	xzr, xzr, [x20, #40]
     848:	add	x1, x1, #0x0
     84c:	mov	x0, x20
     850:	stp	xzr, x2, [x20, #56]
     854:	mov	x2, #0x4                   	// #4
     858:	stp	w26, w26, [x20, #72]
     85c:	stp	x3, xzr, [x20, #80]
     860:	mov	x3, #0x1                   	// #1
     864:	stp	x5, x5, [x20, #96]
     868:	str	x3, [x20, #112]
     86c:	str	wzr, [x20, #120]
     870:	stp	x7, xzr, [x20, #136]
     874:	strb	wzr, [x20, #152]
     878:	stp	x25, x6, [x20, #168]
     87c:	str	xzr, [x20, #184]
     880:	strb	wzr, [x20, #192]
     884:	strb	wzr, [x20, #208]
     888:	str	x24, [x20, #216]
     88c:	stp	x4, x27, [x20, #240]
     890:	str	x23, [x22, #3024]
     894:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     898:	str	x21, [sp, #2424]
     89c:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8a0:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8a4:	add	x5, x5, #0x0
     8a8:	add	x4, x4, #0x0
     8ac:	mov	x7, #0x33                  	// #51
     8b0:	mov	x6, #0x8                   	// #8
     8b4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8b8:	add	x2, x0, #0x0
     8bc:	stp	x5, x7, [x20, #32]
     8c0:	mov	w3, #0x0                   	// #0
     8c4:	mov	x1, x2
     8c8:	stp	x4, x6, [x20, #48]
     8cc:	mov	x0, x19
     8d0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     8d4:	mov	x1, x19
     8d8:	add	x0, x22, #0xc58
     8dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     8e0:	strb	w26, [x20, #208]
     8e4:	add	x0, x22, #0xc80
     8e8:	mov	x1, x19
     8ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     8f0:	ldr	x0, [sp, #2424]
     8f4:	cmp	x0, x21
     8f8:	b.eq	900 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x900>  // b.none
     8fc:	bl	0 <_ZdlPv>
     900:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     904:	add	x23, x0, #0x0
     908:	add	x20, x23, #0xcd0
     90c:	add	x21, x23, #0xbd0
     910:	adrp	x0, 0 <__dso_handle>
     914:	add	x24, x0, #0x0
     918:	mov	x0, x21
     91c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     920:	mov	x1, x21
     924:	mov	x2, x24
     928:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     92c:	add	x0, x0, #0x0
     930:	bl	0 <__cxa_atexit>
     934:	add	x25, sp, #0x1e0
     938:	ldr	x5, [x20, #8]
     93c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     940:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     944:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     948:	ldr	x4, [x0]
     94c:	and	x5, x5, #0x80000000
     950:	ldr	x3, [x3]
     954:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     958:	orr	x5, x5, #0x10000
     95c:	stp	x5, xzr, [x20, #8]
     960:	add	x9, x23, #0xd50
     964:	ldr	x7, [x7]
     968:	add	x11, x23, #0xd20
     96c:	ldr	x6, [x6]
     970:	add	x3, x3, #0x10
     974:	ldr	x5, [sp, #104]
     978:	add	x4, x4, #0x10
     97c:	mov	x8, #0x1                   	// #1
     980:	mov	w10, #0x1                   	// #1
     984:	stp	xzr, xzr, [x20, #24]
     988:	mov	x0, x20
     98c:	mov	x2, #0x5                   	// #5
     990:	stp	xzr, xzr, [x20, #40]
     994:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     998:	add	x1, x1, #0x0
     99c:	stp	xzr, x11, [x20, #56]
     9a0:	add	x21, sp, #0x120
     9a4:	add	x22, sp, #0xf0
     9a8:	stp	w8, w10, [x20, #72]
     9ac:	str	x5, [x20, #80]
     9b0:	stp	xzr, x9, [x20, #88]
     9b4:	stp	x9, x8, [x20, #104]
     9b8:	str	wzr, [x20, #120]
     9bc:	stp	xzr, xzr, [x20, #136]
     9c0:	str	x25, [sp, #136]
     9c4:	stp	xzr, xzr, [x20, #152]
     9c8:	stp	xzr, xzr, [x20, #168]
     9cc:	str	x4, [x20, #184]
     9d0:	stp	x6, x7, [x20, #208]
     9d4:	str	x3, [x23, #3280]
     9d8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     9dc:	ldrb	w3, [x20, #11]
     9e0:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     9e4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     9e8:	add	x2, x2, #0x0
     9ec:	orr	w3, w3, #0x2
     9f0:	add	x1, x1, #0x0
     9f4:	mov	x5, #0x34                  	// #52
     9f8:	mov	x4, #0xe                   	// #14
     9fc:	strb	w3, [x20, #11]
     a00:	mov	x0, x20
     a04:	stp	x2, x5, [x20, #32]
     a08:	stp	x1, x4, [x20, #48]
     a0c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     a10:	mov	x1, x20
     a14:	mov	x2, x24
     a18:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a1c:	add	x0, x0, #0x0
     a20:	bl	0 <__cxa_atexit>
     a24:	add	x20, sp, #0x150
     a28:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a2c:	add	x0, x0, #0x0
     a30:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     a34:	add	x1, x1, #0x0
     a38:	str	x1, [sp, #2248]
     a3c:	mov	x1, #0x17                  	// #23
     a40:	ldp	x2, x3, [x0, #56]
     a44:	stp	x2, x3, [sp, #448]
     a48:	mov	x4, x21
     a4c:	ldp	x2, x3, [x0, #96]
     a50:	stp	x2, x3, [sp, #400]
     a54:	mov	x8, x19
     a58:	ldp	x6, x7, [x0]
     a5c:	stp	x6, x7, [sp, #480]
     a60:	ldp	x2, x3, [x0, #136]
     a64:	stp	x2, x3, [sp, #352]
     a68:	ldp	x2, x3, [x0, #16]
     a6c:	stp	x2, x3, [sp, #496]
     a70:	ldp	x2, x3, [x0, #40]
     a74:	stp	x2, x3, [sp, #432]
     a78:	ldr	x6, [x0, #72]
     a7c:	str	x6, [sp, #464]
     a80:	ldp	x2, x3, [x0, #80]
     a84:	stp	x2, x3, [sp, #384]
     a88:	ldr	x6, [x0, #112]
     a8c:	str	x6, [sp, #416]
     a90:	ldr	x6, [x0, #32]
     a94:	str	x6, [sp, #512]
     a98:	ldp	x2, x3, [x0, #120]
     a9c:	stp	x2, x3, [sp, #336]
     aa0:	str	x1, [sp, #2256]
     aa4:	ldr	x5, [x0, #152]
     aa8:	str	x5, [sp, #368]
     aac:	ldp	x10, x11, [x0, #160]
     ab0:	mov	x5, x22
     ab4:	ldp	x2, x3, [x0, #176]
     ab8:	ldr	x12, [x0, #192]
     abc:	ldp	x6, x7, [x0, #216]
     ac0:	ldr	x9, [x0, #232]
     ac4:	ldp	x0, x1, [x0, #200]
     ac8:	stp	x10, x11, [sp, #288]
     acc:	add	x10, sp, #0x1b0
     ad0:	stp	x0, x1, [sp, #240]
     ad4:	add	x0, sp, #0x180
     ad8:	mov	x11, x0
     adc:	mov	x1, x10
     ae0:	mov	x0, x25
     ae4:	stp	x11, x10, [sp, #120]
     ae8:	stp	x6, x7, [sp, #256]
     aec:	str	x9, [sp, #272]
     af0:	stp	x2, x3, [sp, #304]
     af4:	mov	x2, x11
     af8:	mov	x3, x20
     afc:	str	x12, [sp, #320]
     b00:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b04:	ldr	x2, [sp, #112]
     b08:	add	x0, x23, #0x580
     b0c:	mov	x3, x19
     b10:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b14:	add	x1, x1, #0x0
     b18:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b1c:	ldr	x0, [sp, #2424]
     b20:	add	x1, x19, #0x10
     b24:	cmp	x0, x1
     b28:	b.eq	b30 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xb30>  // b.none
     b2c:	bl	0 <free>
     b30:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b34:	add	x1, x0, #0x0
     b38:	add	x1, x1, #0x580
     b3c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b40:	adrp	x2, 0 <__dso_handle>
     b44:	add	x0, x0, #0x0
     b48:	add	x2, x2, #0x0
     b4c:	bl	0 <__cxa_atexit>
     b50:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b54:	add	x1, x0, #0x0
     b58:	add	x2, x1, #0x118
     b5c:	add	x3, sp, #0x890
     b60:	add	x23, x19, #0x10
     b64:	add	x10, sp, #0x828
     b68:	ldr	x5, [x1, #272]
     b6c:	str	x5, [sp, #2280]
     b70:	ldp	x6, x7, [x2]
     b74:	stp	x6, x7, [x3, #96]
     b78:	add	x11, sp, #0x850
     b7c:	ldp	x8, x9, [x2, #16]
     b80:	add	x2, sp, #0x890
     b84:	stp	x8, x9, [x3, #112]
     b88:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     b8c:	add	x0, x0, #0x0
     b90:	ldr	x3, [x1, #312]
     b94:	str	x3, [sp, #2320]
     b98:	stp	x6, x7, [x2, #16]
     b9c:	add	x0, x0, #0xf60
     ba0:	stp	x8, x9, [x2, #32]
     ba4:	ldp	x6, x7, [x2, #88]
     ba8:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     bac:	add	x2, x2, #0x0
     bb0:	str	x2, [sp, #2128]
     bb4:	add	x2, sp, #0x890
     bb8:	str	x5, [sp, #2200]
     bbc:	ldp	x4, x5, [x1, #256]
     bc0:	stp	x11, x10, [sp, #208]
     bc4:	stp	x4, x5, [x2, #-8]
     bc8:	stp	x4, x5, [x2, #72]
     bcc:	add	x2, sp, #0xa90
     bd0:	str	wzr, [sp, #2048]
     bd4:	stp	x4, x5, [x2, #-248]
     bd8:	mov	x4, #0x16                  	// #22
     bdc:	mov	x2, x11
     be0:	str	x4, [sp, #2136]
     be4:	add	x4, sp, #0x800
     be8:	str	x4, [sp, #2088]
     bec:	add	x4, sp, #0xa90
     bf0:	str	x23, [sp, #2424]
     bf4:	str	x3, [sp, #2240]
     bf8:	mov	x3, x10
     bfc:	stp	x6, x7, [x4, #-232]
     c00:	add	x4, sp, #0x890
     c04:	add	x6, sp, #0xa90
     c08:	ldp	x4, x5, [x4, #104]
     c0c:	stp	x4, x5, [x6, #-216]
     c10:	add	x4, sp, #0x890
     c14:	ldp	x4, x5, [x4, #120]
     c18:	stp	x4, x5, [x6, #-200]
     c1c:	mov	x6, #0x2                   	// #2
     c20:	ldp	x4, x5, [x1, #240]
     c24:	add	x1, sp, #0x890
     c28:	movk	x6, #0x4, lsl #32
     c2c:	stp	x4, x5, [x1, #-24]
     c30:	stp	x4, x5, [x1, #56]
     c34:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c38:	add	x1, x1, #0x0
     c3c:	str	x6, [sp, #2432]
     c40:	add	x6, sp, #0x890
     c44:	stp	x4, x5, [x6, #248]
     c48:	mov	x4, x19
     c4c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c50:	ldr	x0, [sp, #2424]
     c54:	cmp	x0, x23
     c58:	b.eq	c60 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xc60>  // b.none
     c5c:	bl	0 <free>
     c60:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c64:	add	x1, x0, #0x0
     c68:	add	x1, x1, #0xf60
     c6c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c70:	adrp	x2, 0 <__dso_handle>
     c74:	add	x0, x0, #0x0
     c78:	add	x2, x2, #0x0
     c7c:	bl	0 <__cxa_atexit>
     c80:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c84:	add	x0, x0, #0x0
     c88:	add	x3, x0, #0x1b8
     c8c:	add	x9, x0, #0x168
     c90:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     c94:	add	x1, x1, #0x0
     c98:	str	x1, [sp, #1488]
     c9c:	mov	x1, #0x11                  	// #17
     ca0:	ldp	x4, x5, [x3]
     ca4:	stp	x4, x5, [sp, #160]
     ca8:	add	x28, sp, #0xa90
     cac:	ldp	x4, x5, [x0, #416]
     cb0:	stp	x4, x5, [sp, #144]
     cb4:	ldp	x4, x5, [x3, #16]
     cb8:	stp	x4, x5, [sp, #176]
     cbc:	add	x5, sp, #0x890
     cc0:	str	x1, [sp, #1496]
     cc4:	add	x1, sp, #0x890
     cc8:	ldp	x26, x27, [x9]
     ccc:	stp	x26, x27, [x5, #-104]
     cd0:	ldp	x10, x11, [x9, #16]
     cd4:	stp	x10, x11, [x5, #-88]
     cd8:	ldp	x8, x9, [sp, #144]
     cdc:	stp	x8, x9, [x5, #-48]
     ce0:	ldp	x2, x3, [sp, #160]
     ce4:	stp	x2, x3, [x5, #-24]
     ce8:	ldp	x2, x3, [x0, #320]
     cec:	stp	x2, x3, [x5, #-144]
     cf0:	ldp	x12, x13, [x0, #336]
     cf4:	stp	x12, x13, [x1, #-128]
     cf8:	ldr	x25, [x0, #352]
     cfc:	str	x25, [sp, #2080]
     d00:	ldr	x24, [x0, #392]
     d04:	str	x24, [sp, #2120]
     d08:	ldp	x8, x9, [x0, #400]
     d0c:	stp	x8, x9, [x5, #-64]
     d10:	ldr	x18, [x0, #432]
     d14:	str	x18, [sp, #2160]
     d18:	ldr	x7, [sp, #112]
     d1c:	ldr	x17, [x0, #472]
     d20:	add	x23, x7, #0x10
     d24:	ldp	x14, x15, [x0, #496]
     d28:	mov	x1, x23
     d2c:	ldr	x16, [x0, #512]
     d30:	ldp	x4, x5, [x0, #480]
     d34:	add	x0, sp, #0x890
     d38:	stp	x4, x5, [x28, #-120]
     d3c:	ldp	x4, x5, [sp, #176]
     d40:	stp	x4, x5, [x0, #-8]
     d44:	ldp	x4, x5, [x28, #-120]
     d48:	stp	x4, x5, [x0, #16]
     d4c:	stp	x14, x15, [x0, #32]
     d50:	stp	x2, x3, [x0, #232]
     d54:	mov	x0, #0x400000000           	// #17179869184
     d58:	mov	x3, #0x28                  	// #40
     d5c:	str	x0, [sp, #2256]
     d60:	add	x0, sp, #0x890
     d64:	stp	x8, x9, [x28, #-200]
     d68:	mov	x2, #0x5                   	// #5
     d6c:	stp	x12, x13, [x0, #248]
     d70:	mov	x0, x7
     d74:	ldp	x6, x7, [sp, #160]
     d78:	stp	x6, x7, [x28, #-160]
     d7c:	ldp	x8, x9, [sp, #144]
     d80:	stp	x26, x27, [x28, #-240]
     d84:	ldp	x6, x7, [sp, #176]
     d88:	stp	x10, x11, [x28, #-224]
     d8c:	stp	x8, x9, [x28, #-184]
     d90:	stp	x6, x7, [x28, #-144]
     d94:	stp	x14, x15, [x28, #-104]
     d98:	str	x17, [sp, #2200]
     d9c:	str	x16, [sp, #2240]
     da0:	str	x23, [sp, #2248]
     da4:	str	x25, [sp, #2456]
     da8:	str	x24, [sp, #2496]
     dac:	str	x18, [sp, #2536]
     db0:	str	x17, [sp, #2576]
     db4:	str	x16, [sp, #2616]
     db8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     dbc:	ldr	w4, [sp, #2256]
     dc0:	mov	w0, #0x28                  	// #40
     dc4:	ldr	x3, [sp, #2248]
     dc8:	mov	x1, x19
     dcc:	mov	x2, #0xc8                  	// #200
     dd0:	umaddl	x0, w4, w0, x3
     dd4:	bl	0 <memcpy>
     dd8:	ldr	w1, [sp, #2256]
     ddc:	ldr	w2, [sp, #2260]
     de0:	mov	w0, w1
     de4:	add	x0, x0, #0x5
     de8:	cmp	x0, x2
     dec:	b.hi	251c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x251c>  // b.pmore
     df0:	ldr	x3, [sp, #112]
     df4:	add	w2, w1, #0x5
     df8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     dfc:	add	x0, x0, #0x0
     e00:	add	x0, x0, #0x7e0
     e04:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e08:	add	x1, x1, #0x0
     e0c:	str	w2, [sp, #2256]
     e10:	add	x2, sp, #0x5d0
     e14:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e18:	ldr	x0, [sp, #2248]
     e1c:	cmp	x0, x23
     e20:	b.eq	e28 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xe28>  // b.none
     e24:	bl	0 <free>
     e28:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e2c:	add	x1, x0, #0x0
     e30:	add	x1, x1, #0x7e0
     e34:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e38:	adrp	x2, 0 <__dso_handle>
     e3c:	add	x0, x0, #0x0
     e40:	add	x2, x2, #0x0
     e44:	bl	0 <__cxa_atexit>
     e48:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e4c:	add	x0, x0, #0x0
     e50:	add	x15, x0, #0x230
     e54:	add	x3, x0, #0x208
     e58:	add	x17, sp, #0x690
     e5c:	add	x9, x0, #0x258
     e60:	ldr	x16, [x3, #32]
     e64:	str	x16, [sp, #512]
     e68:	ldp	x12, x13, [x15]
     e6c:	stp	x12, x13, [sp, #432]
     e70:	add	x2, x0, #0x280
     e74:	ldp	x10, x11, [x3]
     e78:	stp	x10, x11, [sp, #480]
     e7c:	add	x1, x0, #0x2a8
     e80:	ldp	x6, x7, [x3, #16]
     e84:	stp	x6, x7, [sp, #496]
     e88:	add	x0, x0, #0x2d0
     e8c:	stp	x12, x13, [x17, #-192]
     e90:	add	x12, sp, #0x890
     e94:	mov	x5, x22
     e98:	adrp	x14, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     e9c:	add	x14, x14, #0x0
     ea0:	stp	x6, x7, [x12, #-128]
     ea4:	mov	x4, x21
     ea8:	mov	x3, x20
     eac:	ldp	x6, x7, [x9]
     eb0:	stp	x6, x7, [sp, #144]
     eb4:	add	x28, sp, #0x878
     eb8:	ldp	x22, x23, [x15, #16]
     ebc:	stp	x22, x23, [x17, #-176]
     ec0:	mov	x8, x19
     ec4:	ldp	x6, x7, [x2, #16]
     ec8:	stp	x10, x11, [x12, #-144]
     ecc:	ldr	x18, [x15, #32]
     ed0:	mov	x15, #0xf                   	// #15
     ed4:	str	x18, [sp, #1520]
     ed8:	str	x16, [sp, #2080]
     edc:	str	wzr, [sp, #2168]
     ee0:	str	x28, [sp, #2208]
     ee4:	str	x14, [sp, #2248]
     ee8:	str	x15, [sp, #2256]
     eec:	ldp	x12, x13, [x1]
     ef0:	ldp	x16, x17, [x0]
     ef4:	ldp	x20, x21, [x2]
     ef8:	ldp	x10, x11, [x1, #16]
     efc:	ldp	x14, x15, [x0, #16]
     f00:	ldp	x24, x25, [x9, #16]
     f04:	ldr	x27, [x1, #32]
     f08:	ldr	x9, [x9, #32]
     f0c:	ldr	x26, [x2, #32]
     f10:	ldr	x30, [x0, #32]
     f14:	stp	x6, x7, [sp, #352]
     f18:	ldp	x2, x1, [sp, #120]
     f1c:	stp	x16, x17, [sp, #240]
     f20:	ldp	x6, x7, [sp, #144]
     f24:	stp	x14, x15, [sp, #256]
     f28:	ldr	x0, [sp, #136]
     f2c:	str	x30, [sp, #272]
     f30:	stp	x12, x13, [sp, #288]
     f34:	stp	x10, x11, [sp, #304]
     f38:	str	x27, [sp, #320]
     f3c:	stp	x20, x21, [sp, #336]
     f40:	str	x26, [sp, #368]
     f44:	stp	x6, x7, [sp, #384]
     f48:	stp	x24, x25, [sp, #400]
     f4c:	str	x9, [sp, #416]
     f50:	stp	x22, x23, [sp, #448]
     f54:	add	x22, sp, #0x8a0
     f58:	str	x18, [sp, #464]
     f5c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f60:	ldr	x2, [sp, #112]
     f64:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f68:	add	x0, x0, #0x0
     f6c:	mov	x3, x22
     f70:	add	x0, x0, #0x368
     f74:	mov	x4, x19
     f78:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f7c:	add	x1, x1, #0x0
     f80:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f84:	ldr	x0, [sp, #2424]
     f88:	add	x1, x19, #0x10
     f8c:	cmp	x0, x1
     f90:	b.eq	f98 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0xf98>  // b.none
     f94:	bl	0 <free>
     f98:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     f9c:	add	x1, x0, #0x0
     fa0:	add	x1, x1, #0x368
     fa4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fa8:	adrp	x2, 0 <__dso_handle>
     fac:	add	x0, x0, #0x0
     fb0:	add	x2, x2, #0x0
     fb4:	bl	0 <__cxa_atexit>
     fb8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fbc:	add	x0, x0, #0x0
     fc0:	add	x2, x0, #0x2f8
     fc4:	add	x1, x0, #0x320
     fc8:	add	x0, x0, #0x348
     fcc:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
     fd0:	add	x3, x3, #0x0
     fd4:	mov	x8, x19
     fd8:	ldp	x4, x5, [x2]
     fdc:	stp	x4, x5, [sp, #480]
     fe0:	ldp	x4, x5, [x2, #16]
     fe4:	stp	x4, x5, [sp, #496]
     fe8:	ldp	x4, x5, [x1]
     fec:	stp	x4, x5, [sp, #432]
     ff0:	ldp	x6, x7, [x0]
     ff4:	stp	x6, x7, [sp, #384]
     ff8:	ldp	x4, x5, [x1, #16]
     ffc:	stp	x4, x5, [sp, #448]
    1000:	ldr	x1, [x1, #32]
    1004:	str	x1, [sp, #464]
    1008:	ldr	x2, [x2, #32]
    100c:	str	x2, [sp, #512]
    1010:	ldp	x6, x7, [x0, #16]
    1014:	mov	x4, #0x40                  	// #64
    1018:	ldp	x2, x1, [sp, #120]
    101c:	stp	x6, x7, [sp, #400]
    1020:	ldr	x0, [x0, #32]
    1024:	str	x0, [sp, #416]
    1028:	ldr	x0, [sp, #136]
    102c:	str	wzr, [sp, #2168]
    1030:	str	x28, [sp, #2208]
    1034:	str	x3, [sp, #2248]
    1038:	str	x4, [sp, #2256]
    103c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1040:	ldr	x3, [sp, #112]
    1044:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1048:	add	x0, x0, #0x0
    104c:	mov	x4, x19
    1050:	add	x0, x0, #0xdb0
    1054:	mov	x2, x22
    1058:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    105c:	add	x1, x1, #0x0
    1060:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1064:	ldr	x0, [sp, #2424]
    1068:	add	x1, x19, #0x10
    106c:	cmp	x0, x1
    1070:	b.eq	1078 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x1078>  // b.none
    1074:	bl	0 <free>
    1078:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    107c:	add	x1, x0, #0x0
    1080:	add	x1, x1, #0xdb0
    1084:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1088:	adrp	x2, 0 <__dso_handle>
    108c:	add	x0, x0, #0x0
    1090:	add	x2, x2, #0x0
    1094:	bl	0 <__cxa_atexit>
    1098:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    109c:	add	x0, x0, #0x0
    10a0:	add	x2, x0, #0x370
    10a4:	add	x1, x0, #0x398
    10a8:	add	x0, x0, #0x3c0
    10ac:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    10b0:	add	x3, x3, #0x0
    10b4:	mov	x6, #0x2e                  	// #46
    10b8:	ldp	x4, x5, [x2]
    10bc:	stp	x4, x5, [sp, #480]
    10c0:	mov	w7, #0x2                   	// #2
    10c4:	ldp	x4, x5, [x2, #16]
    10c8:	stp	x4, x5, [sp, #496]
    10cc:	mov	x8, x19
    10d0:	ldp	x4, x5, [x1]
    10d4:	stp	x4, x5, [sp, #432]
    10d8:	ldp	x4, x5, [x1, #16]
    10dc:	stp	x4, x5, [sp, #448]
    10e0:	ldp	x4, x5, [x0]
    10e4:	stp	x4, x5, [sp, #384]
    10e8:	ldr	x1, [x1, #32]
    10ec:	str	x1, [sp, #464]
    10f0:	ldr	x2, [x2, #32]
    10f4:	str	x2, [sp, #512]
    10f8:	ldp	x4, x5, [x0, #16]
    10fc:	stp	x4, x5, [sp, #400]
    1100:	ldp	x2, x1, [sp, #120]
    1104:	str	w7, [sp, #2168]
    1108:	ldr	x0, [x0, #32]
    110c:	str	x0, [sp, #416]
    1110:	ldr	x0, [sp, #136]
    1114:	str	x28, [sp, #2208]
    1118:	str	x3, [sp, #2248]
    111c:	str	x6, [sp, #2256]
    1120:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1124:	ldr	x2, [sp, #112]
    1128:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    112c:	add	x0, x0, #0x0
    1130:	mov	x4, x19
    1134:	sub	x0, x0, #0xf0
    1138:	mov	x3, x22
    113c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1140:	add	x1, x1, #0x0
    1144:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1148:	ldr	x0, [sp, #2424]
    114c:	add	x1, x19, #0x10
    1150:	cmp	x0, x1
    1154:	b.eq	115c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x115c>  // b.none
    1158:	bl	0 <free>
    115c:	adrp	x0, 0 <__dso_handle>
    1160:	add	x27, x0, #0x0
    1164:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1168:	add	x1, x0, #0x0
    116c:	mov	x2, x27
    1170:	sub	x1, x1, #0xf0
    1174:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1178:	add	x0, x0, #0x0
    117c:	bl	0 <__cxa_atexit>
    1180:	strb	wzr, [sp, #2208]
    1184:	ldr	x25, [sp, #112]
    1188:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    118c:	add	x5, x5, #0x0
    1190:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1194:	mov	x3, x25
    1198:	mov	x6, #0x33                  	// #51
    119c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11a0:	add	x21, x0, #0x0
    11a4:	add	x23, x21, #0x328
    11a8:	add	x24, x4, #0x0
    11ac:	mov	x0, x23
    11b0:	mov	x2, x19
    11b4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11b8:	add	x1, x1, #0x0
    11bc:	str	x22, [sp, #2248]
    11c0:	add	x20, x21, #0x260
    11c4:	str	x5, [sp, #2424]
    11c8:	add	x26, x21, #0x580
    11cc:	str	x6, [sp, #2432]
    11d0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11d4:	mov	x1, x23
    11d8:	mov	x2, x27
    11dc:	mov	x0, x24
    11e0:	bl	0 <__cxa_atexit>
    11e4:	add	x6, x21, #0x3f0
    11e8:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    11ec:	add	x5, x5, #0x0
    11f0:	mov	x3, x25
    11f4:	mov	x7, #0x32                  	// #50
    11f8:	mov	x0, x20
    11fc:	mov	x2, x19
    1200:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1204:	add	x1, x1, #0x0
    1208:	str	x6, [sp, #144]
    120c:	strb	wzr, [sp, #2208]
    1210:	mov	x23, x25
    1214:	str	x22, [sp, #2248]
    1218:	mov	x25, #0x1                   	// #1
    121c:	str	x5, [sp, #2424]
    1220:	str	x7, [sp, #2432]
    1224:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1228:	mov	x1, x20
    122c:	mov	x2, x27
    1230:	mov	x0, x24
    1234:	bl	0 <__cxa_atexit>
    1238:	ldr	x6, [sp, #144]
    123c:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1240:	add	x5, x5, #0x0
    1244:	mov	x7, #0x30                  	// #48
    1248:	mov	x3, x23
    124c:	mov	x0, x6
    1250:	mov	x2, x19
    1254:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1258:	add	x1, x1, #0x0
    125c:	str	x23, [sp, #112]
    1260:	strb	wzr, [sp, #2208]
    1264:	mov	w20, #0x100                 	// #256
    1268:	str	x22, [sp, #2248]
    126c:	add	x23, x21, #0x4b8
    1270:	str	x5, [sp, #2424]
    1274:	str	x7, [sp, #2432]
    1278:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    127c:	ldr	x6, [sp, #144]
    1280:	mov	x2, x27
    1284:	mov	x0, x24
    1288:	mov	x1, x6
    128c:	bl	0 <__cxa_atexit>
    1290:	stp	xzr, xzr, [x26, #24]
    1294:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1298:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    129c:	add	x11, x21, #0x5d0
    12a0:	ldr	x6, [x0]
    12a4:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    12a8:	ldr	x7, [x4]
    12ac:	add	x6, x6, #0x10
    12b0:	ldr	x5, [x0]
    12b4:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    12b8:	ldr	x4, [sp, #104]
    12bc:	add	x5, x5, #0x10
    12c0:	ldr	x3, [x0]
    12c4:	mov	w10, #0x1                   	// #1
    12c8:	ldr	x0, [x26, #8]
    12cc:	add	x3, x3, #0x10
    12d0:	stp	xzr, xzr, [x26, #40]
    12d4:	mov	x2, #0x1e                  	// #30
    12d8:	and	x0, x0, #0x80000000
    12dc:	stp	x0, xzr, [x26, #8]
    12e0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12e4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    12e8:	ldr	x8, [x0]
    12ec:	stp	xzr, x11, [x26, #56]
    12f0:	add	x11, x21, #0x600
    12f4:	stp	w25, w10, [x26, #72]
    12f8:	add	x1, x1, #0x0
    12fc:	stp	x4, xzr, [x26, #80]
    1300:	mov	x0, x26
    1304:	stp	x11, x11, [x26, #96]
    1308:	str	x25, [x26, #112]
    130c:	str	wzr, [x26, #120]
    1310:	strb	wzr, [x26, #136]
    1314:	str	x6, [x26, #144]
    1318:	strh	w20, [x26, #152]
    131c:	str	x5, [x26, #160]
    1320:	str	x8, [sp, #176]
    1324:	str	x8, [x26, #184]
    1328:	str	x7, [x26, #192]
    132c:	stp	x5, x6, [sp, #192]
    1330:	str	x7, [sp, #160]
    1334:	str	x3, [x21, #1408]
    1338:	str	x3, [sp, #144]
    133c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1340:	strb	wzr, [x26, #136]
    1344:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1348:	add	x1, x1, #0x0
    134c:	str	x1, [x26, #32]
    1350:	mov	x1, #0x47                  	// #71
    1354:	str	x1, [x26, #40]
    1358:	mov	x0, x26
    135c:	strh	w20, [x26, #152]
    1360:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1364:	mov	x2, x27
    1368:	mov	x1, x26
    136c:	mov	x0, x24
    1370:	bl	0 <__cxa_atexit>
    1374:	ldr	x0, [x23, #8]
    1378:	add	x11, x21, #0x538
    137c:	ldp	x5, x6, [sp, #192]
    1380:	and	x0, x0, #0x80000000
    1384:	ldr	x4, [sp, #104]
    1388:	mov	w10, #0x1                   	// #1
    138c:	ldr	x3, [sp, #144]
    1390:	stp	x0, xzr, [x23, #8]
    1394:	add	x0, x21, #0x508
    1398:	ldr	x7, [sp, #160]
    139c:	stp	xzr, xzr, [x23, #24]
    13a0:	mov	x2, #0x1a                  	// #26
    13a4:	ldr	x8, [sp, #176]
    13a8:	stp	xzr, xzr, [x23, #40]
    13ac:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13b0:	str	xzr, [x23, #56]
    13b4:	add	x1, x1, #0x0
    13b8:	str	x0, [x23, #64]
    13bc:	mov	x0, x23
    13c0:	stp	w10, w10, [x23, #72]
    13c4:	stp	x4, xzr, [x23, #80]
    13c8:	stp	x11, x11, [x23, #96]
    13cc:	str	x25, [x23, #112]
    13d0:	str	wzr, [x23, #120]
    13d4:	strb	wzr, [x23, #136]
    13d8:	str	x6, [x23, #144]
    13dc:	strh	w20, [x23, #152]
    13e0:	str	x5, [x23, #160]
    13e4:	stp	x8, x7, [x23, #184]
    13e8:	str	x3, [x21, #1208]
    13ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    13f0:	strb	wzr, [x23, #136]
    13f4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    13f8:	add	x1, x1, #0x0
    13fc:	mov	x2, #0x46                  	// #70
    1400:	stp	x1, x2, [x23, #32]
    1404:	mov	x0, x23
    1408:	strh	w20, [x23, #152]
    140c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1410:	mov	x2, x27
    1414:	mov	x1, x23
    1418:	mov	x0, x24
    141c:	bl	0 <__cxa_atexit>
    1420:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1424:	add	x3, x0, #0x0
    1428:	add	x12, x3, #0x410
    142c:	add	x15, x3, #0x3e8
    1430:	add	x3, x3, #0x438
    1434:	adrp	x9, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1438:	ldp	x2, x1, [sp, #120]
    143c:	add	x9, x9, #0x0
    1440:	ldp	x4, x5, [x12]
    1444:	stp	x4, x5, [sp, #432]
    1448:	mov	x13, #0x3e                  	// #62
    144c:	ldp	x6, x7, [x3]
    1450:	stp	x6, x7, [sp, #384]
    1454:	mov	x8, x19
    1458:	ldp	x4, x5, [x12, #16]
    145c:	stp	x4, x5, [sp, #448]
    1460:	ldp	x10, x11, [x15]
    1464:	stp	x10, x11, [sp, #480]
    1468:	ldp	x4, x5, [x3, #16]
    146c:	stp	x4, x5, [sp, #400]
    1470:	ldp	x6, x7, [x15, #16]
    1474:	stp	x6, x7, [sp, #496]
    1478:	ldr	x4, [x12, #32]
    147c:	str	x4, [sp, #464]
    1480:	ldr	x3, [x3, #32]
    1484:	str	x3, [sp, #416]
    1488:	ldr	x14, [x15, #32]
    148c:	str	x14, [sp, #512]
    1490:	ldr	x0, [sp, #136]
    1494:	str	wzr, [sp, #2168]
    1498:	str	x28, [sp, #2208]
    149c:	str	x9, [sp, #2248]
    14a0:	str	x13, [sp, #2256]
    14a4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14a8:	ldr	x2, [sp, #112]
    14ac:	add	x0, x21, #0x648
    14b0:	mov	x4, x19
    14b4:	mov	x3, x22
    14b8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14bc:	add	x1, x1, #0x0
    14c0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14c4:	ldr	x0, [sp, #2424]
    14c8:	add	x1, x19, #0x10
    14cc:	cmp	x0, x1
    14d0:	b.eq	14d8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x14d8>  // b.none
    14d4:	bl	0 <free>
    14d8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14dc:	add	x21, x0, #0x0
    14e0:	adrp	x0, 0 <__dso_handle>
    14e4:	add	x23, x0, #0x0
    14e8:	add	x1, x21, #0x648
    14ec:	mov	x2, x23
    14f0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    14f4:	add	x0, x0, #0x0
    14f8:	bl	0 <__cxa_atexit>
    14fc:	add	x20, x21, #0x8a8
    1500:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1504:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    1508:	adrp	x1, 0 <_ZTVN4llvm2cl6parserIbEE>
    150c:	add	x5, x21, #0x8f8
    1510:	ldr	x3, [x3]
    1514:	str	x3, [x20, #192]
    1518:	ldr	x2, [x0]
    151c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1520:	ldr	x4, [x20, #8]
    1524:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1528:	ldr	x0, [x0]
    152c:	and	x4, x4, #0x80000000
    1530:	ldr	x1, [x1]
    1534:	stp	xzr, x5, [x20, #56]
    1538:	add	x2, x2, #0x10
    153c:	ldr	x3, [x3]
    1540:	stp	x4, xzr, [x20, #8]
    1544:	add	x4, x21, #0x928
    1548:	ldr	x5, [sp, #104]
    154c:	add	x0, x0, #0x10
    1550:	add	x1, x1, #0x10
    1554:	mov	w27, #0x1                   	// #1
    1558:	mov	w26, #0x100                 	// #256
    155c:	stp	xzr, xzr, [x20, #24]
    1560:	stp	xzr, xzr, [x20, #40]
    1564:	str	w27, [x20, #76]
    1568:	str	x5, [x20, #80]
    156c:	str	xzr, [x20, #88]
    1570:	stp	x4, x4, [x20, #96]
    1574:	mov	x4, #0x1                   	// #1
    1578:	str	w4, [x20, #72]
    157c:	str	x4, [x20, #112]
    1580:	str	wzr, [x20, #120]
    1584:	strb	wzr, [x20, #136]
    1588:	str	x0, [x20, #144]
    158c:	mov	x0, x20
    1590:	strh	w26, [x20, #152]
    1594:	str	x1, [x20, #160]
    1598:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    159c:	str	x3, [x20, #184]
    15a0:	add	x1, x1, #0x0
    15a4:	str	x2, [x21, #2216]
    15a8:	mov	x2, #0x26                  	// #38
    15ac:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    15b0:	strb	wzr, [x20, #136]
    15b4:	ldrb	w1, [x20, #10]
    15b8:	mov	x2, #0x3c                  	// #60
    15bc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15c0:	add	x0, x0, #0x0
    15c4:	stp	x0, x2, [x20, #32]
    15c8:	mov	x0, x20
    15cc:	bfi	w1, w27, #5, #2
    15d0:	strb	w1, [x20, #10]
    15d4:	strh	w26, [x20, #152]
    15d8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    15dc:	mov	x2, x23
    15e0:	mov	x1, x20
    15e4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15e8:	add	x0, x0, #0x0
    15ec:	bl	0 <__cxa_atexit>
    15f0:	str	wzr, [sp, #2168]
    15f4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    15f8:	add	x3, x0, #0x0
    15fc:	add	x1, x3, #0x460
    1600:	add	x0, x3, #0x488
    1604:	add	x3, x3, #0x4b0
    1608:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    160c:	ldr	x2, [sp, #120]
    1610:	add	x6, x6, #0x0
    1614:	ldp	x4, x5, [x1]
    1618:	stp	x4, x5, [sp, #480]
    161c:	mov	x7, #0x15                  	// #21
    1620:	ldp	x4, x5, [x1, #16]
    1624:	stp	x4, x5, [sp, #496]
    1628:	mov	x8, x19
    162c:	ldp	x4, x5, [x0]
    1630:	stp	x4, x5, [sp, #432]
    1634:	ldp	x4, x5, [x0, #16]
    1638:	stp	x4, x5, [sp, #448]
    163c:	ldp	x4, x5, [x3]
    1640:	stp	x4, x5, [sp, #384]
    1644:	ldr	x0, [x0, #32]
    1648:	str	x0, [sp, #464]
    164c:	ldr	x1, [x1, #32]
    1650:	str	x1, [sp, #512]
    1654:	ldp	x4, x5, [x3, #16]
    1658:	stp	x4, x5, [sp, #400]
    165c:	ldp	x1, x0, [sp, #128]
    1660:	str	x28, [sp, #2208]
    1664:	ldr	x3, [x3, #32]
    1668:	str	x3, [sp, #416]
    166c:	str	x6, [sp, #2248]
    1670:	str	x7, [sp, #2256]
    1674:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1678:	ldr	x2, [sp, #112]
    167c:	add	x0, x21, #0x970
    1680:	mov	x4, x19
    1684:	mov	x3, x22
    1688:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    168c:	add	x1, x1, #0x0
    1690:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1694:	ldr	x0, [sp, #2424]
    1698:	add	x1, x19, #0x10
    169c:	cmp	x0, x1
    16a0:	b.eq	16a8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x16a8>  // b.none
    16a4:	bl	0 <free>
    16a8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16ac:	add	x20, x0, #0x0
    16b0:	add	x1, x20, #0x970
    16b4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16b8:	adrp	x2, 0 <__dso_handle>
    16bc:	add	x0, x0, #0x0
    16c0:	add	x2, x2, #0x0
    16c4:	bl	0 <__cxa_atexit>
    16c8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    16cc:	add	x0, x0, #0x0
    16d0:	add	x1, x0, #0x4d8
    16d4:	add	x2, x0, #0x500
    16d8:	add	x0, x0, #0x528
    16dc:	mov	x8, x19
    16e0:	str	x28, [sp, #2208]
    16e4:	ldp	x4, x5, [x1]
    16e8:	stp	x4, x5, [sp, #480]
    16ec:	ldp	x4, x5, [x1, #16]
    16f0:	stp	x4, x5, [sp, #496]
    16f4:	ldp	x4, x5, [x2]
    16f8:	stp	x4, x5, [sp, #432]
    16fc:	ldp	x4, x5, [x2, #16]
    1700:	stp	x4, x5, [sp, #448]
    1704:	ldr	x2, [x2, #32]
    1708:	str	x2, [sp, #464]
    170c:	ldp	x2, x3, [x0]
    1710:	stp	x2, x3, [sp, #384]
    1714:	ldp	x2, x3, [x0, #16]
    1718:	stp	x2, x3, [sp, #400]
    171c:	ldr	x1, [x1, #32]
    1720:	str	x1, [sp, #512]
    1724:	ldr	x0, [x0, #32]
    1728:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    172c:	add	x1, x1, #0x0
    1730:	str	x0, [sp, #416]
    1734:	mov	w0, #0x1                   	// #1
    1738:	str	w0, [sp, #2168]
    173c:	str	x1, [sp, #2248]
    1740:	mov	x3, #0x2b                  	// #43
    1744:	ldr	x2, [sp, #120]
    1748:	str	x3, [sp, #2256]
    174c:	ldr	x1, [sp, #128]
    1750:	ldr	x0, [sp, #136]
    1754:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1758:	ldr	x2, [sp, #112]
    175c:	mov	x0, x20
    1760:	mov	x4, x19
    1764:	mov	x3, x22
    1768:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    176c:	add	x1, x1, #0x0
    1770:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1774:	ldr	x0, [sp, #2424]
    1778:	add	x1, x19, #0x10
    177c:	cmp	x0, x1
    1780:	b.eq	1788 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x1788>  // b.none
    1784:	bl	0 <free>
    1788:	adrp	x0, 0 <__dso_handle>
    178c:	add	x5, x0, #0x0
    1790:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1794:	add	x28, x0, #0x0
    1798:	mov	x24, x5
    179c:	mov	x2, x5
    17a0:	mov	x1, x28
    17a4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17a8:	add	x0, x0, #0x0
    17ac:	bl	0 <__cxa_atexit>
    17b0:	ldr	x3, [sp, #112]
    17b4:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17b8:	add	x4, x4, #0x0
    17bc:	mov	x6, #0x35                  	// #53
    17c0:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17c4:	add	x26, x28, #0xc98
    17c8:	mov	x0, x26
    17cc:	add	x25, x5, #0x0
    17d0:	mov	x2, x19
    17d4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17d8:	add	x1, x1, #0x0
    17dc:	strb	wzr, [sp, #2208]
    17e0:	str	x22, [sp, #2248]
    17e4:	add	x27, x28, #0xbd0
    17e8:	str	x4, [sp, #2424]
    17ec:	mov	w20, #0x1                   	// #1
    17f0:	str	x6, [sp, #2432]
    17f4:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    17f8:	mov	x1, x26
    17fc:	mov	x2, x24
    1800:	mov	x0, x25
    1804:	bl	0 <__cxa_atexit>
    1808:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    180c:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1810:	add	x9, x28, #0xc50
    1814:	mov	x7, #0x1                   	// #1
    1818:	ldr	x8, [x0]
    181c:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1820:	ldr	x10, [x4]
    1824:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1828:	ldr	x6, [x0]
    182c:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    1830:	ldr	x11, [x4]
    1834:	add	x4, x28, #0xc20
    1838:	ldr	x3, [x0]
    183c:	stp	xzr, x4, [x27, #56]
    1840:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1844:	ldr	x0, [x27, #8]
    1848:	add	x4, x4, #0x0
    184c:	ldr	x5, [sp, #104]
    1850:	add	x8, x8, #0x10
    1854:	add	x3, x3, #0x10
    1858:	add	x6, x6, #0x10
    185c:	stp	xzr, x9, [x27, #88]
    1860:	and	x0, x0, #0x80000000
    1864:	mov	x21, x4
    1868:	stp	x9, x7, [x27, #104]
    186c:	add	x9, x4, #0x170
    1870:	mov	x2, #0xb                   	// #11
    1874:	stp	x0, xzr, [x27, #8]
    1878:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    187c:	mov	x0, x27
    1880:	stp	xzr, xzr, [x27, #24]
    1884:	add	x1, x1, #0x0
    1888:	add	x23, x28, #0xe28
    188c:	stp	xzr, xzr, [x27, #40]
    1890:	add	x26, x28, #0xd60
    1894:	stp	w20, w20, [x27, #72]
    1898:	str	x5, [x27, #80]
    189c:	str	wzr, [x27, #120]
    18a0:	strb	wzr, [x27, #136]
    18a4:	str	x6, [x27, #144]
    18a8:	mov	w6, #0x100                 	// #256
    18ac:	strh	w6, [x27, #152]
    18b0:	str	x3, [x27, #160]
    18b4:	str	x11, [x27, #184]
    18b8:	str	x10, [x27, #192]
    18bc:	str	x8, [x28, #3024]
    18c0:	str	x9, [sp, #144]
    18c4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    18c8:	strb	wzr, [x27, #136]
    18cc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    18d0:	add	x1, x1, #0x0
    18d4:	mov	x2, #0x40                  	// #64
    18d8:	stp	x1, x2, [x27, #32]
    18dc:	mov	w1, #0x100                 	// #256
    18e0:	strh	w1, [x27, #152]
    18e4:	mov	x0, x27
    18e8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    18ec:	mov	x1, x27
    18f0:	mov	x2, x24
    18f4:	mov	x0, x25
    18f8:	bl	0 <__cxa_atexit>
    18fc:	ldr	x9, [sp, #144]
    1900:	mov	x2, #0x15                  	// #21
    1904:	ldr	x27, [sp, #112]
    1908:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    190c:	add	x1, x1, #0x0
    1910:	mov	x0, x9
    1914:	mov	x3, x27
    1918:	str	x9, [sp, #112]
    191c:	strb	wzr, [sp, #2208]
    1920:	str	x22, [sp, #2248]
    1924:	str	x1, [sp, #2424]
    1928:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    192c:	add	x1, x1, #0x0
    1930:	str	x2, [sp, #2432]
    1934:	mov	x2, x19
    1938:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    193c:	ldr	x9, [sp, #112]
    1940:	mov	x2, x24
    1944:	mov	x0, x25
    1948:	mov	x1, x9
    194c:	bl	0 <__cxa_atexit>
    1950:	str	x27, [sp, #112]
    1954:	mov	x3, x27
    1958:	mov	x8, #0x1a                  	// #26
    195c:	adrp	x2, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1960:	add	x2, x2, #0x0
    1964:	mov	x0, x23
    1968:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    196c:	add	x1, x1, #0x0
    1970:	strb	w20, [sp, #2208]
    1974:	str	x22, [sp, #2248]
    1978:	add	x27, x21, #0x238
    197c:	str	x2, [sp, #2424]
    1980:	mov	x2, x19
    1984:	str	x8, [sp, #2432]
    1988:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    198c:	mov	x1, x23
    1990:	mov	x2, x24
    1994:	mov	x0, x25
    1998:	bl	0 <__cxa_atexit>
    199c:	adrp	x2, 0 <_ZTVN4llvm2cl6parserIjEE>
    19a0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    19a4:	ldr	x8, [x26, #8]
    19a8:	mov	x7, #0x1                   	// #1
    19ac:	ldr	x6, [x2]
    19b0:	and	x8, x8, #0x80000000
    19b4:	ldr	x3, [x0]
    19b8:	add	x6, x6, #0x10
    19bc:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19c0:	str	x6, [x26, #160]
    19c4:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19c8:	add	x3, x3, #0x10
    19cc:	ldr	x0, [x0]
    19d0:	str	x3, [x28, #3424]
    19d4:	ldr	x3, [x6]
    19d8:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    19dc:	add	x0, x0, #0x10
    19e0:	str	x3, [x26, #192]
    19e4:	ldr	x3, [x6]
    19e8:	str	x0, [x26, #144]
    19ec:	ldr	x5, [sp, #104]
    19f0:	add	x0, x28, #0xdb0
    19f4:	stp	x8, xzr, [x26, #8]
    19f8:	mov	x2, #0xf                   	// #15
    19fc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a00:	stp	xzr, xzr, [x26, #24]
    1a04:	add	x1, x1, #0x0
    1a08:	add	x23, x21, #0x300
    1a0c:	stp	xzr, xzr, [x26, #40]
    1a10:	str	xzr, [x26, #56]
    1a14:	str	x0, [x26, #64]
    1a18:	add	x0, x28, #0xde0
    1a1c:	stp	w20, w20, [x26, #72]
    1a20:	stp	x5, xzr, [x26, #80]
    1a24:	stp	x0, x0, [x26, #96]
    1a28:	mov	x0, x26
    1a2c:	str	x7, [x26, #112]
    1a30:	str	wzr, [x26, #120]
    1a34:	str	wzr, [x26, #136]
    1a38:	str	wzr, [x26, #152]
    1a3c:	strb	w20, [x26, #156]
    1a40:	str	x3, [x26, #184]
    1a44:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1a48:	str	wzr, [x26, #136]
    1a4c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a50:	add	x1, x1, #0x0
    1a54:	mov	x2, #0x20                  	// #32
    1a58:	stp	x1, x2, [x26, #32]
    1a5c:	mov	x0, x26
    1a60:	str	wzr, [x26, #152]
    1a64:	strb	w20, [x26, #156]
    1a68:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1a6c:	mov	x1, x26
    1a70:	mov	x2, x24
    1a74:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a78:	add	x0, x0, #0x0
    1a7c:	bl	0 <__cxa_atexit>
    1a80:	strb	wzr, [sp, #2208]
    1a84:	ldr	x3, [sp, #112]
    1a88:	mov	x2, #0x2e                  	// #46
    1a8c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1a90:	add	x1, x1, #0x0
    1a94:	mov	x0, x27
    1a98:	str	x22, [sp, #2248]
    1a9c:	str	x1, [sp, #2424]
    1aa0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1aa4:	add	x1, x1, #0x0
    1aa8:	str	x2, [sp, #2432]
    1aac:	mov	x2, x19
    1ab0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ab4:	mov	x2, x24
    1ab8:	mov	x1, x27
    1abc:	mov	x0, x25
    1ac0:	bl	0 <__cxa_atexit>
    1ac4:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1ac8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1acc:	ldr	x4, [sp, #104]
    1ad0:	add	x11, x21, #0x350
    1ad4:	ldr	x6, [x0]
    1ad8:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    1adc:	ldr	x7, [x1]
    1ae0:	add	x10, x21, #0x398
    1ae4:	ldr	x5, [x0]
    1ae8:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1aec:	add	x9, x21, #0x3c0
    1af0:	add	x8, x21, #0x380
    1af4:	ldr	x3, [x0]
    1af8:	add	x6, x6, #0x10
    1afc:	ldr	x0, [x23, #8]
    1b00:	add	x3, x3, #0x10
    1b04:	str	x3, [x23, #216]
    1b08:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b0c:	and	x0, x0, #0x80000000
    1b10:	stp	x0, xzr, [x23, #8]
    1b14:	add	x5, x5, #0x10
    1b18:	stp	xzr, xzr, [x23, #24]
    1b1c:	mov	x0, x23
    1b20:	mov	x2, #0x9                   	// #9
    1b24:	stp	xzr, xzr, [x23, #40]
    1b28:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b2c:	add	x1, x1, #0x0
    1b30:	stp	xzr, x11, [x23, #56]
    1b34:	add	x26, x19, #0x10
    1b38:	stp	w20, w20, [x23, #72]
    1b3c:	stp	x4, xzr, [x23, #80]
    1b40:	mov	x4, #0x1                   	// #1
    1b44:	stp	x8, x8, [x23, #96]
    1b48:	str	x4, [x23, #112]
    1b4c:	str	wzr, [x23, #120]
    1b50:	stp	x10, xzr, [x23, #136]
    1b54:	strb	wzr, [x23, #152]
    1b58:	stp	x6, x9, [x23, #168]
    1b5c:	str	xzr, [x23, #184]
    1b60:	strb	wzr, [x23, #192]
    1b64:	strb	wzr, [x23, #208]
    1b68:	str	x7, [x23, #248]
    1b6c:	str	x5, [x21, #768]
    1b70:	ldr	x3, [x3]
    1b74:	str	x3, [x23, #240]
    1b78:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1b7c:	str	x26, [sp, #2424]
    1b80:	ldrb	w6, [x23, #10]
    1b84:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b88:	add	x5, x5, #0x0
    1b8c:	mov	x7, #0x3b                  	// #59
    1b90:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1b94:	add	x2, x0, #0x0
    1b98:	bfi	w6, w20, #5, #2
    1b9c:	strb	w6, [x23, #10]
    1ba0:	stp	x5, x7, [x23, #32]
    1ba4:	mov	w3, #0x0                   	// #0
    1ba8:	mov	x1, x2
    1bac:	mov	x0, x19
    1bb0:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1bb4:	mov	x1, x19
    1bb8:	add	x0, x21, #0x388
    1bbc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1bc0:	strb	w20, [x23, #208]
    1bc4:	add	x0, x21, #0x3b0
    1bc8:	mov	x1, x19
    1bcc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1bd0:	ldr	x0, [sp, #2424]
    1bd4:	cmp	x0, x26
    1bd8:	b.eq	1be0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x1be0>  // b.none
    1bdc:	bl	0 <_ZdlPv>
    1be0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1be4:	adrp	x1, 0 <__dso_handle>
    1be8:	add	x24, x0, #0x0
    1bec:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1bf0:	add	x25, x0, #0x0
    1bf4:	add	x27, x1, #0x0
    1bf8:	add	x25, x25, #0x300
    1bfc:	add	x26, x24, #0xef0
    1c00:	mov	x0, x25
    1c04:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1c08:	mov	x1, x25
    1c0c:	mov	x2, x27
    1c10:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c14:	add	x0, x0, #0x0
    1c18:	bl	0 <__cxa_atexit>
    1c1c:	mov	w21, #0x1                   	// #1
    1c20:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c24:	add	x11, x24, #0xf40
    1c28:	ldr	x4, [x26, #8]
    1c2c:	add	x10, x24, #0xf70
    1c30:	ldr	x23, [x0]
    1c34:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    1c38:	and	x4, x4, #0x80000000
    1c3c:	stp	x4, xzr, [x26, #8]
    1c40:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c44:	ldr	x28, [x0]
    1c48:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    1c4c:	add	x8, x23, #0x10
    1c50:	add	x23, x4, #0x0
    1c54:	ldr	x5, [x0]
    1c58:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c5c:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c60:	add	x7, x4, #0x0
    1c64:	ldr	x3, [x0]
    1c68:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1c6c:	mov	x25, x7
    1c70:	add	x20, x7, #0x48
    1c74:	ldr	x6, [x0]
    1c78:	add	x9, x28, #0x10
    1c7c:	sub	x28, x7, #0x80
    1c80:	mov	x7, #0x1                   	// #1
    1c84:	ldr	x4, [sp, #104]
    1c88:	add	x5, x5, #0x10
    1c8c:	stp	xzr, xzr, [x26, #24]
    1c90:	mov	x0, x26
    1c94:	mov	x2, #0x9                   	// #9
    1c98:	stp	xzr, xzr, [x26, #40]
    1c9c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ca0:	add	x1, x1, #0x0
    1ca4:	stp	xzr, x11, [x26, #56]
    1ca8:	str	w21, [x26, #72]
    1cac:	str	w21, [x26, #76]
    1cb0:	str	x4, [x26, #80]
    1cb4:	stp	xzr, x10, [x26, #88]
    1cb8:	str	x10, [x26, #104]
    1cbc:	str	x7, [x26, #112]
    1cc0:	mov	w7, #0x100                 	// #256
    1cc4:	str	wzr, [x26, #120]
    1cc8:	strb	wzr, [x26, #136]
    1ccc:	str	x8, [x26, #144]
    1cd0:	str	x8, [sp, #144]
    1cd4:	strh	w7, [x26, #152]
    1cd8:	str	x9, [x26, #160]
    1cdc:	str	x9, [sp, #176]
    1ce0:	str	x6, [x26, #184]
    1ce4:	stp	x3, x6, [sp, #192]
    1ce8:	str	x3, [x26, #192]
    1cec:	str	x5, [x24, #3824]
    1cf0:	str	x5, [sp, #160]
    1cf4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1cf8:	strb	wzr, [x26, #136]
    1cfc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d00:	add	x1, x1, #0x0
    1d04:	str	x1, [x26, #32]
    1d08:	mov	x1, #0x22                  	// #34
    1d0c:	str	x1, [x26, #40]
    1d10:	mov	w1, #0x100                 	// #256
    1d14:	strh	w1, [x26, #152]
    1d18:	mov	x0, x26
    1d1c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1d20:	mov	x1, x26
    1d24:	mov	x2, x27
    1d28:	mov	x0, x23
    1d2c:	bl	0 <__cxa_atexit>
    1d30:	ldr	x3, [sp, #112]
    1d34:	mov	x2, #0x3e                  	// #62
    1d38:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d3c:	add	x1, x1, #0x0
    1d40:	mov	x0, x28
    1d44:	strb	wzr, [sp, #2208]
    1d48:	str	x22, [sp, #2248]
    1d4c:	add	x26, x25, #0x1d8
    1d50:	str	x1, [sp, #2424]
    1d54:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d58:	add	x1, x1, #0x0
    1d5c:	str	x2, [sp, #2432]
    1d60:	mov	x2, x19
    1d64:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1d68:	mov	x1, x28
    1d6c:	mov	x2, x27
    1d70:	mov	x0, x23
    1d74:	bl	0 <__cxa_atexit>
    1d78:	ldr	x0, [x20, #8]
    1d7c:	add	x5, x24, #0xfb8
    1d80:	ldp	x7, x6, [sp, #192]
    1d84:	str	x5, [sp, #224]
    1d88:	ldr	x4, [sp, #104]
    1d8c:	add	x3, x25, #0xc8
    1d90:	ldr	x8, [sp, #144]
    1d94:	and	x0, x0, #0x80000000
    1d98:	ldr	x5, [sp, #160]
    1d9c:	mov	x10, #0x1                   	// #1
    1da0:	ldr	x9, [sp, #176]
    1da4:	stp	x0, xzr, [x20, #8]
    1da8:	add	x0, x25, #0x98
    1dac:	stp	xzr, xzr, [x20, #24]
    1db0:	mov	x2, #0xd                   	// #13
    1db4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1db8:	stp	xzr, xzr, [x20, #40]
    1dbc:	add	x1, x1, #0x0
    1dc0:	add	x28, x25, #0x110
    1dc4:	str	xzr, [x20, #56]
    1dc8:	str	x0, [x20, #64]
    1dcc:	mov	x0, x20
    1dd0:	str	x5, [x25, #72]
    1dd4:	stp	w21, w21, [x20, #72]
    1dd8:	stp	x4, xzr, [x20, #80]
    1ddc:	stp	x3, x3, [x20, #96]
    1de0:	str	x10, [x20, #112]
    1de4:	mov	w10, #0x100                 	// #256
    1de8:	str	wzr, [x20, #120]
    1dec:	strb	wzr, [x20, #136]
    1df0:	str	x8, [x20, #144]
    1df4:	strh	w10, [x20, #152]
    1df8:	str	x9, [x20, #160]
    1dfc:	stp	x6, x7, [x20, #184]
    1e00:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1e04:	strb	wzr, [x20, #136]
    1e08:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e0c:	add	x1, x1, #0x0
    1e10:	str	x1, [x20, #32]
    1e14:	mov	x1, #0x20                  	// #32
    1e18:	str	x1, [x20, #40]
    1e1c:	mov	w1, #0x100                 	// #256
    1e20:	strh	w1, [x20, #152]
    1e24:	mov	x0, x20
    1e28:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1e2c:	mov	x1, x20
    1e30:	mov	x2, x27
    1e34:	mov	x0, x23
    1e38:	bl	0 <__cxa_atexit>
    1e3c:	ldr	x5, [sp, #224]
    1e40:	add	x3, x24, #0xff8
    1e44:	ldp	x7, x6, [sp, #192]
    1e48:	add	x10, x5, #0x50
    1e4c:	ldr	x0, [x5, #8]
    1e50:	stp	xzr, xzr, [x5, #24]
    1e54:	mov	x2, #0x11                  	// #17
    1e58:	and	x0, x0, #0x80000000
    1e5c:	stp	x0, xzr, [x5, #8]
    1e60:	mov	x0, x5
    1e64:	stp	xzr, xzr, [x5, #40]
    1e68:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1e6c:	add	x1, x1, #0x0
    1e70:	stp	xzr, x10, [x5, #56]
    1e74:	add	x10, x5, #0x80
    1e78:	add	x20, x25, #0x2a0
    1e7c:	str	w21, [x5, #72]
    1e80:	strb	wzr, [x5, #136]
    1e84:	ldr	x4, [sp, #104]
    1e88:	stp	x10, x10, [x3, #32]
    1e8c:	mov	x10, #0x1                   	// #1
    1e90:	ldr	x8, [sp, #144]
    1e94:	stp	x4, xzr, [x3, #16]
    1e98:	ldr	x5, [sp, #160]
    1e9c:	str	x5, [x24, #4024]
    1ea0:	ldr	x9, [sp, #176]
    1ea4:	str	w21, [x24, #4100]
    1ea8:	str	x10, [x24, #4136]
    1eac:	mov	w10, #0x100                 	// #256
    1eb0:	str	wzr, [x24, #4144]
    1eb4:	str	x8, [x24, #4168]
    1eb8:	strh	w10, [x24, #4176]
    1ebc:	str	x9, [x24, #4184]
    1ec0:	str	x6, [x24, #4208]
    1ec4:	str	x7, [x24, #4216]
    1ec8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1ecc:	ldr	x5, [sp, #224]
    1ed0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1ed4:	add	x1, x1, #0x0
    1ed8:	mov	x0, x5
    1edc:	str	x1, [x5, #32]
    1ee0:	mov	x1, #0x25                  	// #37
    1ee4:	str	x1, [x5, #40]
    1ee8:	mov	w1, #0x100                 	// #256
    1eec:	strb	wzr, [x5, #136]
    1ef0:	strh	w1, [x24, #4176]
    1ef4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1ef8:	ldr	x5, [sp, #224]
    1efc:	mov	x2, x27
    1f00:	mov	x0, x23
    1f04:	mov	x1, x5
    1f08:	bl	0 <__cxa_atexit>
    1f0c:	stp	xzr, xzr, [x26, #24]
    1f10:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    1f14:	adrp	x11, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f18:	mov	x4, #0x1                   	// #1
    1f1c:	ldr	x5, [x0]
    1f20:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f24:	ldr	x14, [x11]
    1f28:	adrp	x11, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f2c:	ldr	x10, [x0]
    1f30:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIjEE>
    1f34:	ldr	x12, [x11]
    1f38:	add	x13, x25, #0x258
    1f3c:	ldr	x6, [x0]
    1f40:	add	x18, x19, #0x10
    1f44:	ldr	x0, [x26, #8]
    1f48:	add	x10, x10, #0x10
    1f4c:	add	x5, x5, #0x10
    1f50:	add	x6, x6, #0x10
    1f54:	str	x4, [x26, #112]
    1f58:	add	x4, sp, #0x228
    1f5c:	and	x0, x0, #0x80000000
    1f60:	stp	x0, xzr, [x26, #8]
    1f64:	add	x0, x25, #0x228
    1f68:	ldr	x24, [sp, #104]
    1f6c:	stp	xzr, xzr, [x26, #40]
    1f70:	mov	x2, #0x8                   	// #8
    1f74:	str	xzr, [x26, #56]
    1f78:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1f7c:	str	x0, [x26, #64]
    1f80:	add	x1, x1, #0x0
    1f84:	stp	w21, w21, [x26, #72]
    1f88:	mov	x0, x26
    1f8c:	stp	x24, xzr, [x26, #80]
    1f90:	stp	x13, x13, [x26, #96]
    1f94:	str	wzr, [x26, #120]
    1f98:	str	wzr, [x26, #136]
    1f9c:	str	x10, [x26, #144]
    1fa0:	str	wzr, [x26, #152]
    1fa4:	strb	w21, [x26, #156]
    1fa8:	str	x6, [x26, #160]
    1fac:	stp	x12, x14, [x26, #184]
    1fb0:	stp	x4, x18, [sp, #224]
    1fb4:	str	x5, [x25, #472]
    1fb8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1fbc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fc0:	add	x1, x1, #0x0
    1fc4:	mov	x2, #0x21                  	// #33
    1fc8:	stp	x1, x2, [x26, #32]
    1fcc:	mov	x0, x26
    1fd0:	str	wzr, [x26, #136]
    1fd4:	str	wzr, [x26, #152]
    1fd8:	strb	w21, [x26, #156]
    1fdc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1fe0:	mov	x1, x26
    1fe4:	mov	x2, x27
    1fe8:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    1fec:	add	x0, x0, #0x0
    1ff0:	bl	0 <__cxa_atexit>
    1ff4:	strb	wzr, [sp, #2208]
    1ff8:	ldr	x3, [sp, #112]
    1ffc:	adrp	x5, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2000:	add	x5, x5, #0x0
    2004:	mov	x6, #0x16                  	// #22
    2008:	mov	x0, x20
    200c:	mov	x2, x19
    2010:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2014:	add	x1, x1, #0x0
    2018:	str	x22, [sp, #2248]
    201c:	str	x5, [sp, #2424]
    2020:	str	x6, [sp, #2432]
    2024:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2028:	mov	x2, x27
    202c:	mov	x1, x20
    2030:	mov	x0, x23
    2034:	bl	0 <__cxa_atexit>
    2038:	ldr	x3, [x28, #8]
    203c:	add	x6, x25, #0x160
    2040:	add	x5, x25, #0x190
    2044:	stp	xzr, x6, [x28, #56]
    2048:	and	x3, x3, #0x80000000
    204c:	stp	x5, x5, [x28, #96]
    2050:	mov	x10, #0x1                   	// #1
    2054:	mov	x0, x28
    2058:	ldr	x8, [sp, #144]
    205c:	stp	x3, xzr, [x28, #8]
    2060:	mov	x2, #0x14                  	// #20
    2064:	ldr	x5, [sp, #160]
    2068:	stp	xzr, xzr, [x28, #24]
    206c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2070:	ldr	x9, [sp, #176]
    2074:	stp	xzr, xzr, [x28, #40]
    2078:	add	x1, x1, #0x0
    207c:	ldr	x7, [sp, #192]
    2080:	stp	w21, w21, [x28, #72]
    2084:	ldr	x6, [sp, #200]
    2088:	stp	x24, xzr, [x28, #80]
    208c:	str	x10, [x28, #112]
    2090:	str	wzr, [x28, #120]
    2094:	strb	wzr, [x28, #136]
    2098:	str	x8, [x28, #144]
    209c:	mov	w8, #0x100                 	// #256
    20a0:	strh	w8, [x28, #152]
    20a4:	str	x9, [x28, #160]
    20a8:	str	x6, [x28, #184]
    20ac:	str	x7, [x28, #192]
    20b0:	str	x5, [x25, #272]
    20b4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    20b8:	strb	w21, [x28, #136]
    20bc:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20c0:	add	x1, x1, #0x0
    20c4:	mov	x5, #0x22                  	// #34
    20c8:	mov	w2, #0x101                 	// #257
    20cc:	stp	x1, x5, [x28, #32]
    20d0:	mov	x0, x28
    20d4:	strh	w2, [x28, #152]
    20d8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    20dc:	mov	x2, x27
    20e0:	mov	x1, x28
    20e4:	mov	x0, x23
    20e8:	bl	0 <__cxa_atexit>
    20ec:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    20f0:	add	x3, x0, #0x0
    20f4:	add	x26, x3, #0x550
    20f8:	add	x25, x3, #0x578
    20fc:	add	x24, x3, #0x5a0
    2100:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2104:	add	x3, x3, #0x5c8
    2108:	add	x0, x0, #0x0
    210c:	add	x18, sp, #0x890
    2110:	str	x0, [sp, #552]
    2114:	add	x0, sp, #0x890
    2118:	str	w21, [sp, #540]
    211c:	ldp	x6, x7, [x3]
    2120:	add	x1, sp, #0x21c
    2124:	ldp	x16, x17, [x26]
    2128:	mov	x2, #0x2a                  	// #42
    212c:	ldp	x12, x13, [x25]
    2130:	stp	x16, x17, [x0, #-104]
    2134:	ldp	x22, x23, [x24]
    2138:	stp	x12, x13, [x0, #-64]
    213c:	ldp	x4, x5, [x3, #16]
    2140:	stp	x22, x23, [x18, #-24]
    2144:	ldp	x10, x11, [x25, #16]
    2148:	stp	x10, x11, [x18, #-48]
    214c:	ldp	x8, x9, [x24, #16]
    2150:	stp	x8, x9, [x18, #-8]
    2154:	ldp	x14, x15, [x26, #16]
    2158:	stp	x14, x15, [x0, #-88]
    215c:	add	x0, sp, #0x988
    2160:	ldr	x3, [x3, #32]
    2164:	stp	x6, x7, [x18, #16]
    2168:	ldr	x21, [x26, #32]
    216c:	stp	x4, x5, [x18, #32]
    2170:	ldr	x24, [x24, #32]
    2174:	stp	x16, x17, [x18, #56]
    2178:	ldr	x25, [x25, #32]
    217c:	stp	x14, x15, [x18, #72]
    2180:	str	x1, [sp, #544]
    2184:	str	x2, [sp, #560]
    2188:	mov	x2, #0xa0                  	// #160
    218c:	str	x21, [sp, #2120]
    2190:	str	x25, [sp, #2160]
    2194:	str	x24, [sp, #2200]
    2198:	str	x3, [sp, #2240]
    219c:	str	x21, [sp, #2280]
    21a0:	ldr	x1, [sp, #112]
    21a4:	stp	x12, x13, [x18, #96]
    21a8:	stp	x10, x11, [x18, #112]
    21ac:	stp	x22, x23, [x18, #136]
    21b0:	stp	x8, x9, [x18, #152]
    21b4:	stp	x6, x7, [x18, #176]
    21b8:	stp	x4, x5, [x18, #192]
    21bc:	ldr	x18, [sp, #232]
    21c0:	str	x25, [sp, #2320]
    21c4:	str	x24, [sp, #2360]
    21c8:	mov	x21, x18
    21cc:	str	x3, [sp, #2400]
    21d0:	str	x18, [sp, #2424]
    21d4:	bl	0 <memcpy>
    21d8:	ldr	x2, [sp, #224]
    21dc:	mov	x5, #0x400000004           	// #17179869188
    21e0:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21e4:	add	x0, x0, #0x0
    21e8:	add	x0, x0, #0xc0
    21ec:	mov	x4, x19
    21f0:	add	x3, sp, #0x220
    21f4:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    21f8:	add	x1, x1, #0x0
    21fc:	str	x5, [sp, #2432]
    2200:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2204:	ldr	x0, [sp, #2424]
    2208:	cmp	x0, x21
    220c:	b.eq	2214 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2214>  // b.none
    2210:	bl	0 <free>
    2214:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2218:	add	x21, x0, #0x0
    221c:	add	x1, x21, #0xc0
    2220:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2224:	adrp	x2, 0 <__dso_handle>
    2228:	add	x0, x0, #0x0
    222c:	add	x2, x2, #0x0
    2230:	bl	0 <__cxa_atexit>
    2234:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2238:	add	x3, x0, #0x0
    223c:	add	x5, x3, #0x5f0
    2240:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2244:	add	x6, x6, #0x0
    2248:	str	x6, [sp, #2128]
    224c:	add	x6, sp, #0x890
    2250:	add	x9, sp, #0x890
    2254:	ldp	x10, x11, [x5]
    2258:	stp	x10, x11, [sp, #480]
    225c:	add	x4, x3, #0x618
    2260:	ldr	x7, [sp, #224]
    2264:	stp	x10, x11, [x6, #56]
    2268:	add	x3, x3, #0x640
    226c:	str	x7, [sp, #2088]
    2270:	mov	x8, x19
    2274:	ldp	x6, x7, [x5, #16]
    2278:	stp	x6, x7, [sp, #496]
    227c:	ldur	x5, [x3, #-48]
    2280:	str	x5, [sp, #512]
    2284:	stp	x6, x7, [x9, #72]
    2288:	mov	x6, #0x29                  	// #41
    228c:	str	x6, [sp, #2136]
    2290:	ldp	x6, x7, [x4]
    2294:	stp	x6, x7, [sp, #432]
    2298:	stp	x6, x7, [x9, #16]
    229c:	ldp	x6, x7, [x4, #16]
    22a0:	stp	x6, x7, [sp, #448]
    22a4:	ldur	x4, [x3, #-8]
    22a8:	str	x4, [sp, #464]
    22ac:	stp	x6, x7, [x9, #32]
    22b0:	ldr	x6, [x3, #32]
    22b4:	str	x6, [sp, #416]
    22b8:	str	x6, [sp, #2200]
    22bc:	ldp	x6, x7, [x3]
    22c0:	stp	x6, x7, [sp, #384]
    22c4:	stp	x6, x7, [x9, #-24]
    22c8:	ldp	x6, x7, [x3, #16]
    22cc:	stp	x6, x7, [sp, #400]
    22d0:	ldp	x2, x1, [sp, #120]
    22d4:	str	wzr, [sp, #552]
    22d8:	ldr	x0, [sp, #136]
    22dc:	stp	x6, x7, [x9, #-8]
    22e0:	str	x4, [sp, #2240]
    22e4:	str	x5, [sp, #2280]
    22e8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22ec:	ldp	x2, x3, [sp, #208]
    22f0:	add	x0, x21, #0x320
    22f4:	mov	x4, x19
    22f8:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    22fc:	add	x1, x1, #0x0
    2300:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2304:	ldr	x0, [sp, #2424]
    2308:	add	x1, x19, #0x10
    230c:	cmp	x0, x1
    2310:	b.eq	2318 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2318>  // b.none
    2314:	bl	0 <free>
    2318:	adrp	x0, 0 <__dso_handle>
    231c:	add	x24, x0, #0x0
    2320:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2324:	add	x1, x0, #0x0
    2328:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    232c:	mov	x2, x24
    2330:	add	x23, x0, #0x0
    2334:	add	x1, x1, #0x320
    2338:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    233c:	add	x0, x0, #0x0
    2340:	bl	0 <__cxa_atexit>
    2344:	add	x26, x23, #0x690
    2348:	ldp	x3, x28, [sp, #208]
    234c:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2350:	add	x4, x4, #0x0
    2354:	mov	x5, #0x2d                  	// #45
    2358:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    235c:	mov	x2, x19
    2360:	add	x25, x0, #0x0
    2364:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2368:	mov	x0, x26
    236c:	add	x1, x1, #0x0
    2370:	strb	wzr, [sp, #2088]
    2374:	add	x22, x23, #0x5c8
    2378:	str	x28, [sp, #2128]
    237c:	mov	w21, #0x100                 	// #256
    2380:	str	x4, [sp, #2424]
    2384:	mov	x20, #0x22                  	// #34
    2388:	str	x5, [sp, #2432]
    238c:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2390:	mov	x1, x26
    2394:	mov	x2, x24
    2398:	mov	x0, x25
    239c:	bl	0 <__cxa_atexit>
    23a0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    23a4:	adrp	x6, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23a8:	adrp	x7, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23ac:	mov	w10, #0x1                   	// #1
    23b0:	ldr	x3, [x0]
    23b4:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    23b8:	mov	x8, #0x1                   	// #1
    23bc:	stp	w8, w10, [x22, #72]
    23c0:	ldr	x5, [x0]
    23c4:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    23c8:	ldr	x6, [x6]
    23cc:	add	x9, x23, #0x648
    23d0:	ldr	x4, [x0]
    23d4:	add	x11, x23, #0x618
    23d8:	ldr	x0, [x22, #8]
    23dc:	add	x3, x3, #0x10
    23e0:	ldr	x7, [x7]
    23e4:	add	x5, x5, #0x10
    23e8:	ldr	x10, [sp, #104]
    23ec:	add	x4, x4, #0x10
    23f0:	and	x0, x0, #0x80000000
    23f4:	stp	x0, xzr, [x22, #8]
    23f8:	mov	x2, #0x7                   	// #7
    23fc:	stp	xzr, xzr, [x22, #24]
    2400:	mov	x0, x22
    2404:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2408:	stp	xzr, xzr, [x22, #40]
    240c:	add	x1, x1, #0x0
    2410:	add	x27, x23, #0x758
    2414:	stp	xzr, x11, [x22, #56]
    2418:	add	x26, x23, #0x820
    241c:	str	x10, [x22, #80]
    2420:	stp	xzr, x9, [x22, #88]
    2424:	stp	x9, x8, [x22, #104]
    2428:	str	wzr, [x22, #120]
    242c:	strb	wzr, [x22, #136]
    2430:	str	x5, [x22, #144]
    2434:	strh	w21, [x22, #152]
    2438:	str	x4, [x22, #160]
    243c:	stp	x7, x6, [x22, #184]
    2440:	str	x3, [x23, #1480]
    2444:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2448:	strb	wzr, [x22, #136]
    244c:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2450:	add	x1, x1, #0x0
    2454:	stp	x1, x20, [x22, #32]
    2458:	mov	x0, x22
    245c:	strh	w21, [x22, #152]
    2460:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2464:	mov	x2, x24
    2468:	mov	x1, x22
    246c:	mov	x0, x25
    2470:	bl	0 <__cxa_atexit>
    2474:	ldr	x21, [sp, #208]
    2478:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    247c:	add	x4, x4, #0x0
    2480:	mov	x5, #0x2e                  	// #46
    2484:	mov	x3, x21
    2488:	mov	x0, x27
    248c:	mov	x2, x19
    2490:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2494:	add	x1, x1, #0x0
    2498:	strb	wzr, [sp, #2088]
    249c:	str	x28, [sp, #2128]
    24a0:	str	x4, [sp, #2424]
    24a4:	str	x5, [sp, #2432]
    24a8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24ac:	mov	x2, x24
    24b0:	mov	x1, x27
    24b4:	mov	x0, x25
    24b8:	bl	0 <__cxa_atexit>
    24bc:	adrp	x4, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24c0:	add	x4, x4, #0x0
    24c4:	mov	x3, x21
    24c8:	mov	x2, x19
    24cc:	mov	x0, x26
    24d0:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24d4:	add	x1, x1, #0x0
    24d8:	strb	wzr, [sp, #2088]
    24dc:	str	x28, [sp, #2128]
    24e0:	str	x4, [sp, #2424]
    24e4:	str	x20, [sp, #2432]
    24e8:	bl	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    24ec:	mov	x2, x24
    24f0:	mov	x1, x26
    24f4:	mov	x0, x25
    24f8:	bl	0 <__cxa_atexit>
    24fc:	ldp	x29, x30, [sp]
    2500:	ldp	x19, x20, [sp, #16]
    2504:	ldp	x21, x22, [sp, #32]
    2508:	ldp	x23, x24, [sp, #48]
    250c:	ldp	x25, x26, [sp, #64]
    2510:	ldp	x27, x28, [sp, #80]
    2514:	add	sp, sp, #0xa40
    2518:	ret
    251c:	adrp	x3, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2520:	adrp	x1, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2524:	adrp	x0, 0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>
    2528:	add	x3, x3, #0x0
    252c:	add	x1, x1, #0x0
    2530:	add	x0, x0, #0x0
    2534:	mov	w2, #0x43                  	// #67
    2538:	bl	0 <__assert_fail>
    253c:	nop

0000000000002540 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>:
    2540:	b	0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x1, x19, #0x50
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	mov	x1, #0xc8                  	// #200
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x1, x19, #0x50
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	mov	x1, #0xc8                  	// #200
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl5aliasD0Ev:

0000000000000000 <_ZN4llvm2cl5aliasD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	ldr	x1, [x0, #96]
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #104]
  18:	cmp	x1, x0
  1c:	b.eq	24 <_ZN4llvm2cl5aliasD0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	ldr	x0, [x19, #64]
  28:	add	x1, x19, #0x50
  2c:	cmp	x0, x1
  30:	b.eq	38 <_ZN4llvm2cl5aliasD0Ev+0x38>  // b.none
  34:	bl	0 <free>
  38:	mov	x0, x19
  3c:	mov	x1, #0x90                  	// #144
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #224
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	adrp	x1, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>
  3c:	add	x2, x19, #0xc0
  40:	ldr	x0, [x19, #176]
  44:	ldr	x1, [x1]
  48:	cmp	x0, x2
  4c:	add	x1, x1, #0x10
  50:	str	x1, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x1, x19, #0x98
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	ldp	x1, x0, [x19, #96]
  74:	cmp	x1, x0
  78:	b.eq	80 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #64]
  84:	add	x1, x19, #0x50
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	mov	x0, x19
  98:	mov	x1, #0x100                 	// #256
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	adrp	x2, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
   8:	mov	x1, x0
   c:	mov	x29, sp
  10:	ldr	x2, [x2]
  14:	str	x19, [sp, #16]
  18:	mov	x19, x0
  1c:	add	x2, x2, #0x10
  20:	str	x2, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldp	x1, x0, [x19, #96]
  3c:	cmp	x1, x0
  40:	b.eq	48 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x48>  // b.none
  44:	bl	0 <free>
  48:	ldr	x0, [x19, #64]
  4c:	add	x1, x19, #0x50
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	mov	x1, #0xc8                  	// #200
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	b	0 <_ZdlPvm>

Disassembly of section .text._ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0x1fffffffffffffff    	// #2305843009213693951
   8:	mov	x29, sp
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x23, x1
  18:	ldp	x24, x21, [x0]
  1c:	stp	x19, x20, [sp, #16]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x21, x24
  2c:	cmp	x3, x1, asr #2
  30:	b.eq	10c <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x10c>  // b.none
  34:	mov	x19, x0
  38:	mov	x22, x2
  3c:	asr	x0, x1, #2
  40:	sub	x26, x23, x24
  44:	cbz	x0, 104 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x104>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x25, #0x7ffffffffffffffc    	// #9223372036854775804
  50:	lsl	x0, x0, #1
  54:	b.ls	dc <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xdc>  // b.plast
  58:	mov	x0, x25
  5c:	bl	0 <_Znwm>
  60:	mov	x20, x0
  64:	add	x25, x0, x25
  68:	ldr	w0, [x22]
  6c:	add	x22, x26, #0x4
  70:	str	w0, [x20, x26]
  74:	sub	x21, x21, x23
  78:	add	x22, x20, x22
  7c:	cmp	x26, #0x0
  80:	add	x27, x22, x21
  84:	b.gt	b8 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xb8>
  88:	cmp	x21, #0x0
  8c:	b.gt	ec <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xec>
  90:	cbnz	x24, d0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xd0>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldp	x23, x24, [sp, #48]
  9c:	stp	x20, x27, [x19]
  a0:	str	x25, [x19, #16]
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x25, x26, [sp, #64]
  ac:	ldr	x27, [sp, #80]
  b0:	ldp	x29, x30, [sp], #96
  b4:	ret
  b8:	mov	x2, x26
  bc:	mov	x1, x24
  c0:	mov	x0, x20
  c4:	bl	0 <memmove>
  c8:	cmp	x21, #0x0
  cc:	b.gt	ec <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xec>
  d0:	mov	x0, x24
  d4:	bl	0 <_ZdlPv>
  d8:	b	94 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x94>
  dc:	cbnz	x0, 118 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x118>
  e0:	mov	x25, #0x0                   	// #0
  e4:	mov	x20, #0x0                   	// #0
  e8:	b	68 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x68>
  ec:	mov	x2, x21
  f0:	mov	x1, x23
  f4:	mov	x0, x22
  f8:	bl	0 <memcpy>
  fc:	cbz	x24, 94 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x94>
 100:	b	d0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xd0>
 104:	mov	x25, #0x4                   	// #4
 108:	b	58 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x58>
 10c:	adrp	x0, 0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt20__throw_length_errorPKc>
 118:	cmp	x0, x3
 11c:	csel	x0, x0, x3, ls  // ls = plast
 120:	lsl	x25, x0, #2
 124:	b	58 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x58>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x4, #0x3ffffffffffffff     	// #288230376151711743
   8:	mov	x29, sp
   c:	stp	x23, x24, [sp, #48]
  10:	ldp	x23, x24, [x0]
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x20, x1
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x25, x26, [sp, #64]
  24:	sub	x1, x24, x23
  28:	str	x27, [sp, #80]
  2c:	cmp	x4, x1, asr #5
  30:	b.eq	1d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1d8>  // b.none
  34:	mov	x22, x0
  38:	mov	x26, x2
  3c:	asr	x0, x1, #5
  40:	sub	x27, x20, x23
  44:	cbz	x0, 1c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1c0>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x19, #0x7fffffffffffffe0    	// #9223372036854775776
  50:	lsl	x0, x0, #1
  54:	b.ls	1ac <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1ac>  // b.plast
  58:	mov	x0, x19
  5c:	bl	0 <_Znwm>
  60:	mov	x21, x0
  64:	add	x19, x0, x19
  68:	add	x25, x0, #0x20
  6c:	ldp	x1, x2, [x26]
  70:	add	x0, x21, x27
  74:	add	x4, x0, #0x10
  78:	str	x4, [x21, x27]
  7c:	mov	w3, #0x0                   	// #0
  80:	add	x2, x1, x2
  84:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  88:	cmp	x20, x23
  8c:	b.eq	104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>  // b.none
  90:	mov	x2, x21
  94:	mov	x4, x23
  98:	b	c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>
  9c:	str	x6, [x2]
  a0:	add	x4, x4, #0x20
  a4:	add	x2, x2, #0x20
  a8:	ldur	x0, [x4, #-16]
  ac:	stur	x0, [x2, #-16]
  b0:	ldur	x1, [x4, #-24]
  b4:	stur	x1, [x2, #-24]
  b8:	cmp	x20, x4
  bc:	b.eq	f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>  // b.none
  c0:	mov	x5, x4
  c4:	add	x1, x2, #0x10
  c8:	str	x1, [x2]
  cc:	ldr	x6, [x5], #16
  d0:	cmp	x6, x5
  d4:	b.ne	9c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x9c>  // b.any
  d8:	ldp	x0, x1, [x4, #16]
  dc:	stp	x0, x1, [x2, #16]
  e0:	add	x4, x4, #0x20
  e4:	ldur	x1, [x4, #-24]
  e8:	str	x1, [x2, #8]
  ec:	cmp	x20, x4
  f0:	add	x2, x2, #0x20
  f4:	b.ne	c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>  // b.any
  f8:	sub	x25, x20, x23
  fc:	add	x25, x25, #0x20
 100:	add	x25, x21, x25
 104:	cmp	x20, x24
 108:	b.eq	17c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x17c>  // b.none
 10c:	mov	x3, x20
 110:	mov	x2, x25
 114:	b	13c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x13c>
 118:	ldr	x1, [x3, #16]
 11c:	str	x1, [x2, #16]
 120:	ldr	x1, [x3, #8]
 124:	str	x5, [x2]
 128:	str	x1, [x2, #8]
 12c:	add	x3, x3, #0x20
 130:	cmp	x3, x24
 134:	add	x2, x2, #0x20
 138:	b.eq	174 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x174>  // b.none
 13c:	mov	x4, x3
 140:	add	x1, x2, #0x10
 144:	str	x1, [x2]
 148:	ldr	x5, [x4], #16
 14c:	cmp	x5, x4
 150:	b.ne	118 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x118>  // b.any
 154:	ldp	x0, x1, [x3, #16]
 158:	stp	x0, x1, [x2, #16]
 15c:	add	x3, x3, #0x20
 160:	ldur	x1, [x3, #-24]
 164:	str	x1, [x2, #8]
 168:	cmp	x3, x24
 16c:	add	x2, x2, #0x20
 170:	b.ne	13c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x13c>  // b.any
 174:	sub	x3, x3, x20
 178:	add	x25, x25, x3
 17c:	cbz	x23, 188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x188>
 180:	mov	x0, x23
 184:	bl	0 <_ZdlPv>
 188:	ldp	x23, x24, [sp, #48]
 18c:	ldr	x27, [sp, #80]
 190:	stp	x21, x25, [x22]
 194:	str	x19, [x22, #16]
 198:	ldp	x19, x20, [sp, #16]
 19c:	ldp	x21, x22, [sp, #32]
 1a0:	ldp	x25, x26, [sp, #64]
 1a4:	ldp	x29, x30, [sp], #96
 1a8:	ret
 1ac:	cbnz	x0, 1c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1c8>
 1b0:	mov	x25, #0x20                  	// #32
 1b4:	mov	x19, #0x0                   	// #0
 1b8:	mov	x21, #0x0                   	// #0
 1bc:	b	6c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x6c>
 1c0:	mov	x19, #0x20                  	// #32
 1c4:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 1c8:	cmp	x0, x4
 1cc:	csel	x0, x0, x4, ls  // ls = plast
 1d0:	lsl	x19, x0, #5
 1d4:	b	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x58>
 1d8:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1dc:	add	x0, x0, #0x0
 1e0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	add	x21, sp, #0x50
  10:	add	x22, x21, #0x10
  14:	stp	x19, x20, [sp, #16]
  18:	mov	x19, x0
  1c:	str	w1, [sp, #76]
  20:	stp	x22, xzr, [sp, #80]
  24:	strb	wzr, [sp, #96]
  28:	cbz	x4, 154 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x154>
  2c:	add	x20, sp, #0x70
  30:	mov	x1, x4
  34:	add	x2, x4, x5
  38:	mov	x0, x20
  3c:	mov	w3, #0x0                   	// #0
  40:	str	x23, [sp, #48]
  44:	add	x23, x20, #0x10
  48:	str	x23, [sp, #112]
  4c:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  50:	ldr	x0, [sp, #80]
  54:	ldr	x1, [sp, #112]
  58:	mov	x2, x0
  5c:	cmp	x1, x23
  60:	b.eq	1a4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1a4>  // b.none
  64:	cmp	x0, x22
  68:	ldp	x3, x0, [sp, #120]
  6c:	stp	x1, x3, [sp, #80]
  70:	b.eq	140 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x140>  // b.none
  74:	ldr	x1, [sp, #96]
  78:	str	x0, [sp, #96]
  7c:	cbz	x2, 144 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x144>
  80:	ldr	x23, [sp, #48]
  84:	str	x2, [sp, #112]
  88:	str	x1, [sp, #128]
  8c:	str	xzr, [sp, #120]
  90:	add	x20, x20, #0x10
  94:	strb	wzr, [x2]
  98:	ldr	x0, [sp, #112]
  9c:	cmp	x0, x20
  a0:	b.eq	a8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xa8>  // b.none
  a4:	bl	0 <_ZdlPv>
  a8:	add	x20, x19, #0x88
  ac:	ldp	x0, x1, [x20, #8]
  b0:	cmp	x0, x1
  b4:	b.eq	17c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x17c>  // b.none
  b8:	add	x1, x0, #0x10
  bc:	mov	w3, #0x0                   	// #0
  c0:	ldr	x2, [sp, #88]
  c4:	str	x1, [x0]
  c8:	ldr	x1, [sp, #80]
  cc:	add	x2, x1, x2
  d0:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  d4:	ldr	x0, [x20, #8]
  d8:	add	x0, x0, #0x20
  dc:	str	x0, [x20, #8]
  e0:	add	x0, x19, #0xa0
  e4:	ldr	w2, [sp, #76]
  e8:	strh	w2, [x19, #12]
  ec:	ldp	x1, x3, [x0, #8]
  f0:	cmp	x1, x3
  f4:	b.eq	190 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x190>  // b.none
  f8:	str	w2, [x1], #4
  fc:	str	x1, [x0, #8]
 100:	ldr	x0, [x19, #208]
 104:	cbz	x0, 19c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x19c>
 108:	ldr	x2, [x19, #216]
 10c:	add	x0, x19, #0xc0
 110:	mov	x1, x21
 114:	add	x21, x21, #0x10
 118:	blr	x2
 11c:	ldr	x0, [sp, #80]
 120:	cmp	x0, x21
 124:	b.eq	12c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x12c>  // b.none
 128:	bl	0 <_ZdlPv>
 12c:	mov	w0, #0x0                   	// #0
 130:	ldp	x19, x20, [sp, #16]
 134:	ldp	x21, x22, [sp, #32]
 138:	ldp	x29, x30, [sp], #144
 13c:	ret
 140:	str	x0, [sp, #96]
 144:	add	x2, x20, #0x10
 148:	str	x2, [sp, #112]
 14c:	ldr	x23, [sp, #48]
 150:	b	8c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x8c>
 154:	add	x20, sp, #0x70
 158:	mov	x0, x22
 15c:	add	x1, x20, #0x10
 160:	mov	x2, #0x0                   	// #0
 164:	str	x1, [sp, #112]
 168:	strb	wzr, [sp, #128]
 16c:	str	x2, [sp, #88]
 170:	strb	wzr, [x0, x2]
 174:	ldr	x2, [sp, #112]
 178:	b	8c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x8c>
 17c:	mov	x1, x0
 180:	mov	x2, x21
 184:	mov	x0, x20
 188:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 18c:	b	e0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xe0>
 190:	add	x2, sp, #0x4c
 194:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 198:	b	100 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x100>
 19c:	str	x23, [sp, #48]
 1a0:	bl	0 <_ZSt25__throw_bad_function_callv>
 1a4:	ldr	x2, [sp, #120]
 1a8:	cbnz	x2, 1b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1b4>
 1ac:	ldr	x23, [sp, #48]
 1b0:	b	16c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x16c>
 1b4:	cmp	x2, #0x1
 1b8:	b.eq	1d0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1d0>  // b.none
 1bc:	bl	0 <memcpy>
 1c0:	ldr	x23, [sp, #48]
 1c4:	ldr	x0, [sp, #80]
 1c8:	ldr	x2, [sp, #120]
 1cc:	b	16c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x16c>
 1d0:	ldrb	w1, [sp, #128]
 1d4:	strb	w1, [x0]
 1d8:	ldr	x23, [sp, #48]
 1dc:	ldr	x0, [sp, #80]
 1e0:	ldr	x2, [sp, #120]
 1e4:	b	16c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x16c>

Threads.cpp.o:     file format elf64-littleaarch64


Timer.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld5Timer4stopEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
  14:	ldp	x2, x1, [x19]
  18:	sub	x0, x0, x2
  1c:	add	x1, x1, x0
  20:	str	x1, [x19, #8]
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

0000000000000030 <_ZN3lld11ScopedTimer4stopEv>:
  30:	stp	x29, x30, [sp, #-32]!
  34:	mov	x29, sp
  38:	str	x19, [sp, #16]
  3c:	mov	x19, x0
  40:	ldr	x0, [x0]
  44:	cbz	x0, 50 <_ZN3lld11ScopedTimer4stopEv+0x20>
  48:	bl	0 <_ZN3lld5Timer4stopEv>
  4c:	str	xzr, [x19]
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	ret
  5c:	nop

0000000000000060 <_ZN3lld11ScopedTimerD1Ev>:
  60:	b	30 <_ZN3lld11ScopedTimer4stopEv>
  64:	nop

0000000000000068 <_ZNK3lld5Timer6millisEv>:
  68:	ldr	d0, [x0, #8]
  6c:	mov	x1, #0x848000000000        	// #145685290680320
  70:	movk	x1, #0x412e, lsl #48
  74:	fmov	d1, x1
  78:	scvtf	d0, d0
  7c:	fdiv	d0, d0, d1
  80:	ret
  84:	nop

0000000000000088 <_ZN3lld5Timer5startEv>:
  88:	stp	x29, x30, [sp, #-48]!
  8c:	mov	x29, sp
  90:	str	x19, [sp, #16]
  94:	mov	x19, x0
  98:	ldr	x0, [x0, #72]
  9c:	cbz	x0, a8 <_ZN3lld5Timer5startEv+0x20>
  a0:	ldr	x1, [x19, #8]
  a4:	cbz	x1, bc <_ZN3lld5Timer5startEv+0x34>
  a8:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
  ac:	str	x0, [x19]
  b0:	ldr	x19, [sp, #16]
  b4:	ldp	x29, x30, [sp], #48
  b8:	ret
  bc:	add	x0, x0, #0x10
  c0:	str	x19, [sp, #40]
  c4:	ldp	x1, x2, [x0, #8]
  c8:	cmp	x1, x2
  cc:	b.eq	ec <_ZN3lld5Timer5startEv+0x64>  // b.none
  d0:	str	x19, [x1], #8
  d4:	str	x1, [x0, #8]
  d8:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
  dc:	str	x0, [x19]
  e0:	ldr	x19, [sp, #16]
  e4:	ldp	x29, x30, [sp], #48
  e8:	ret
  ec:	add	x2, sp, #0x28
  f0:	bl	0 <_ZN3lld5Timer4stopEv>
  f4:	b	a8 <_ZN3lld5Timer5startEv+0x20>

00000000000000f8 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>:
  f8:	mov	x2, x0
  fc:	mov	x0, x1
 100:	str	x1, [x2]
 104:	b	88 <_ZN3lld5Timer5startEv>

0000000000000108 <_ZN3lld5TimerC1EN4llvm9StringRefE>:
 108:	stp	x29, x30, [sp, #-32]!
 10c:	mov	x3, x0
 110:	add	x5, x0, #0x38
 114:	mov	x29, sp
 118:	str	x19, [sp, #16]
 11c:	mov	x19, x0
 120:	str	xzr, [x3], #16
 124:	str	xzr, [x0, #16]
 128:	stp	xzr, xzr, [x3, #8]
 12c:	cbz	x1, 154 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x4c>
 130:	str	x5, [x19, #40]
 134:	add	x0, x0, #0x28
 138:	add	x2, x1, x2
 13c:	mov	w3, #0x0                   	// #0
 140:	bl	0 <_ZN3lld5Timer4stopEv>
 144:	str	xzr, [x19, #72]
 148:	ldr	x19, [sp, #16]
 14c:	ldp	x29, x30, [sp], #32
 150:	ret
 154:	stp	x5, xzr, [x0, #40]
 158:	strb	wzr, [x0, #56]
 15c:	str	xzr, [x19, #72]
 160:	ldr	x19, [sp, #16]
 164:	ldp	x29, x30, [sp], #32
 168:	ret
 16c:	nop

0000000000000170 <_ZN3lld5Timer4rootEv>:
 170:	stp	x29, x30, [sp, #-48]!
 174:	mov	x29, sp
 178:	stp	x19, x20, [sp, #16]
 17c:	adrp	x19, 0 <_ZN3lld5Timer4stopEv>
 180:	add	x20, x19, #0x0
 184:	ldarb	w0, [x20]
 188:	tbz	w0, #0, 1a0 <_ZN3lld5Timer4rootEv+0x30>
 18c:	add	x0, x19, #0x0
 190:	add	x0, x0, #0x8
 194:	ldp	x19, x20, [sp, #16]
 198:	ldp	x29, x30, [sp], #48
 19c:	ret
 1a0:	mov	x0, x20
 1a4:	bl	0 <__cxa_guard_acquire>
 1a8:	cbz	w0, 18c <_ZN3lld5Timer4rootEv+0x1c>
 1ac:	adrp	x1, 0 <_ZN3lld5Timer4stopEv>
 1b0:	add	x1, x1, #0x0
 1b4:	mov	x2, #0xf                   	// #15
 1b8:	str	x21, [sp, #32]
 1bc:	add	x21, x20, #0x8
 1c0:	mov	x0, x21
 1c4:	bl	108 <_ZN3lld5TimerC1EN4llvm9StringRefE>
 1c8:	mov	x0, x20
 1cc:	bl	0 <__cxa_guard_release>
 1d0:	mov	x1, x21
 1d4:	adrp	x2, 0 <__dso_handle>
 1d8:	adrp	x0, 0 <_ZN3lld5Timer4stopEv>
 1dc:	add	x2, x2, #0x0
 1e0:	add	x0, x0, #0x0
 1e4:	bl	0 <__cxa_atexit>
 1e8:	add	x0, x19, #0x0
 1ec:	add	x0, x0, #0x8
 1f0:	ldp	x19, x20, [sp, #16]
 1f4:	ldr	x21, [sp, #32]
 1f8:	ldp	x29, x30, [sp], #48
 1fc:	ret

0000000000000200 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_>:
 200:	stp	x29, x30, [sp, #-32]!
 204:	mov	x4, x0
 208:	mov	x29, sp
 20c:	stp	x19, x20, [sp, #16]
 210:	mov	x20, x3
 214:	mov	x19, x0
 218:	str	xzr, [x4], #16
 21c:	add	x3, x0, #0x38
 220:	str	xzr, [x0, #16]
 224:	stp	xzr, xzr, [x4, #8]
 228:	cbz	x1, 250 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x50>
 22c:	str	x3, [x19, #40]
 230:	add	x0, x0, #0x28
 234:	add	x2, x1, x2
 238:	mov	w3, #0x0                   	// #0
 23c:	bl	0 <_ZN3lld5Timer4stopEv>
 240:	str	x20, [x19, #72]
 244:	ldp	x19, x20, [sp, #16]
 248:	ldp	x29, x30, [sp], #32
 24c:	ret
 250:	stp	x3, xzr, [x0, #40]
 254:	strb	wzr, [x0, #56]
 258:	str	x20, [x19, #72]
 25c:	ldp	x19, x20, [sp, #16]
 260:	ldp	x29, x30, [sp], #32
 264:	ret

0000000000000268 <_ZNK3lld5Timer5printEidb>:
 268:	stp	x29, x30, [sp, #-352]!
 26c:	mov	x29, sp
 270:	stp	d8, d9, [sp, #96]
 274:	fmov	d9, d0
 278:	stp	x19, x20, [sp, #16]
 27c:	mov	x20, x0
 280:	add	x19, sp, #0x98
 284:	stp	x21, x22, [sp, #32]
 288:	add	x21, sp, #0x100
 28c:	add	x22, sp, #0xb8
 290:	stp	x23, x24, [sp, #48]
 294:	mov	w23, w1
 298:	add	x24, sp, #0x130
 29c:	stp	x25, x26, [sp, #64]
 2a0:	and	w25, w2, #0xff
 2a4:	str	x27, [sp, #80]
 2a8:	bl	68 <_ZNK3lld5Timer6millisEv>
 2ac:	mov	x0, #0x4059000000000000    	// #4636737291354636288
 2b0:	fmov	d8, x0
 2b4:	adrp	x4, 0 <_ZTVN4llvm19raw_svector_ostreamE>
 2b8:	add	x7, x21, #0x10
 2bc:	fmul	d8, d0, d8
 2c0:	mov	x6, #0x2000000000          	// #137438953472
 2c4:	ldr	x4, [x4]
 2c8:	mov	w5, #0x1                   	// #1
 2cc:	mov	x0, x24
 2d0:	mov	w3, #0x0                   	// #0
 2d4:	fdiv	d8, d8, d9
 2d8:	add	x4, x4, #0x10
 2dc:	mov	x2, #0x0                   	// #0
 2e0:	mov	x1, #0x0                   	// #0
 2e4:	stp	x7, x6, [sp, #256]
 2e8:	stp	x4, xzr, [sp, #304]
 2ec:	stp	xzr, xzr, [sp, #320]
 2f0:	str	w5, [sp, #336]
 2f4:	str	x21, [sp, #344]
 2f8:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
 2fc:	add	x3, x19, #0x10
 300:	lsl	w1, w23, #1
 304:	mov	x0, x19
 308:	mov	w2, #0x20                  	// #32
 30c:	sxtw	x1, w1
 310:	str	x3, [sp, #152]
 314:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 318:	ldp	x1, x2, [x20, #40]
 31c:	mov	x0, x19
 320:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 324:	mov	x1, x0
 328:	add	x2, x22, #0x10
 32c:	str	x2, [sp, #184]
 330:	ldr	x2, [x1], #16
 334:	cmp	x2, x1
 338:	b.eq	558 <_ZNK3lld5Timer5printEidb+0x2f0>  // b.none
 33c:	ldr	x3, [x0, #16]
 340:	str	x2, [sp, #184]
 344:	str	x3, [sp, #200]
 348:	ldr	x2, [x0, #8]
 34c:	str	x2, [sp, #192]
 350:	stp	x1, xzr, [x0]
 354:	add	x26, sp, #0xd8
 358:	mov	w3, #0x0                   	// #0
 35c:	strb	wzr, [x0, #16]
 360:	add	x27, x26, #0x10
 364:	mov	x0, x26
 368:	adrp	x2, 10 <_ZN3lld5Timer4stopEv+0x10>
 36c:	adrp	x1, 0 <_ZN3lld5Timer4stopEv>
 370:	add	x2, x2, #0x0
 374:	add	x1, x1, #0x0
 378:	str	x27, [sp, #216]
 37c:	bl	0 <_ZN3lld5Timer4stopEv>
 380:	ldp	x3, x4, [sp, #184]
 384:	add	x0, x22, #0x10
 388:	ldp	x1, x2, [sp, #216]
 38c:	mov	x6, #0xf                   	// #15
 390:	cmp	x3, x0
 394:	ldr	x0, [sp, #200]
 398:	add	x5, x4, x2
 39c:	csel	x0, x0, x6, ne  // ne = any
 3a0:	cmp	x5, x0
 3a4:	b.ls	3bc <_ZNK3lld5Timer5printEidb+0x154>  // b.plast
 3a8:	ldr	x0, [sp, #232]
 3ac:	cmp	x1, x27
 3b0:	csel	x0, x0, x6, ne  // ne = any
 3b4:	cmp	x5, x0
 3b8:	b.ls	520 <_ZNK3lld5Timer5printEidb+0x2b8>  // b.plast
 3bc:	mov	x0, x22
 3c0:	add	x27, sp, #0x78
 3c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 3c8:	mov	x1, x0
 3cc:	add	x2, x27, #0x10
 3d0:	str	x2, [sp, #120]
 3d4:	ldr	x2, [x1], #16
 3d8:	cmp	x2, x1
 3dc:	b.eq	54c <_ZNK3lld5Timer5printEidb+0x2e4>  // b.none
 3e0:	ldr	x3, [x0, #16]
 3e4:	str	x2, [sp, #120]
 3e8:	str	x3, [sp, #136]
 3ec:	ldr	x2, [x0, #8]
 3f0:	str	x2, [sp, #128]
 3f4:	stp	x1, xzr, [x0]
 3f8:	add	x1, x26, #0x10
 3fc:	strb	wzr, [x0, #16]
 400:	ldr	x0, [sp, #216]
 404:	cmp	x0, x1
 408:	b.eq	410 <_ZNK3lld5Timer5printEidb+0x1a8>  // b.none
 40c:	bl	0 <_ZdlPv>
 410:	ldr	x0, [sp, #184]
 414:	add	x22, x22, #0x10
 418:	cmp	x0, x22
 41c:	b.eq	424 <_ZNK3lld5Timer5printEidb+0x1bc>  // b.none
 420:	bl	0 <_ZdlPv>
 424:	ldr	x0, [sp, #152]
 428:	add	x19, x19, #0x10
 42c:	cmp	x0, x19
 430:	b.eq	438 <_ZNK3lld5Timer5printEidb+0x1d0>  // b.none
 434:	bl	0 <_ZdlPv>
 438:	mov	x0, x20
 43c:	ldr	x19, [sp, #120]
 440:	bl	68 <_ZNK3lld5Timer6millisEv>
 444:	adrp	x2, 0 <_ZN3lld5Timer4stopEv>
 448:	fcvtzs	w3, d0
 44c:	adrp	x4, 0 <_ZN3lld5Timer4stopEv>
 450:	add	x4, x4, #0x0
 454:	ldr	x2, [x2]
 458:	mov	x1, x26
 45c:	mov	x0, x24
 460:	str	d8, [sp, #232]
 464:	add	x2, x2, #0x10
 468:	stp	x2, x4, [sp, #216]
 46c:	str	w3, [sp, #240]
 470:	str	x19, [sp, #248]
 474:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
 478:	mov	w0, #0x106                 	// #262
 47c:	stp	x21, xzr, [sp, #216]
 480:	strh	w0, [sp, #232]
 484:	bl	0 <_ZN3lld12errorHandlerEv>
 488:	mov	x1, x26
 48c:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 490:	cbz	w25, 4c0 <_ZNK3lld5Timer5printEidb+0x258>
 494:	ldp	x19, x20, [x20, #16]
 498:	cmp	x19, x20
 49c:	b.eq	4c0 <_ZNK3lld5Timer5printEidb+0x258>  // b.none
 4a0:	add	w23, w23, #0x1
 4a4:	fmov	d0, d9
 4a8:	mov	w1, w23
 4ac:	ldr	x0, [x19], #8
 4b0:	mov	w2, #0x1                   	// #1
 4b4:	bl	268 <_ZNK3lld5Timer5printEidb>
 4b8:	cmp	x20, x19
 4bc:	b.ne	4a4 <_ZNK3lld5Timer5printEidb+0x23c>  // b.any
 4c0:	ldr	x0, [sp, #120]
 4c4:	add	x27, x27, #0x10
 4c8:	cmp	x0, x27
 4cc:	b.eq	4d4 <_ZNK3lld5Timer5printEidb+0x26c>  // b.none
 4d0:	bl	0 <_ZdlPv>
 4d4:	adrp	x1, 0 <_ZTVN4llvm17raw_pwrite_streamE>
 4d8:	mov	x0, x24
 4dc:	add	x21, x21, #0x10
 4e0:	ldr	x1, [x1]
 4e4:	add	x1, x1, #0x10
 4e8:	str	x1, [sp, #304]
 4ec:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
 4f0:	ldr	x0, [sp, #256]
 4f4:	cmp	x0, x21
 4f8:	b.eq	500 <_ZNK3lld5Timer5printEidb+0x298>  // b.none
 4fc:	bl	0 <free>
 500:	ldp	x19, x20, [sp, #16]
 504:	ldp	x21, x22, [sp, #32]
 508:	ldp	x23, x24, [sp, #48]
 50c:	ldp	x25, x26, [sp, #64]
 510:	ldr	x27, [sp, #80]
 514:	ldp	d8, d9, [sp, #96]
 518:	ldp	x29, x30, [sp], #352
 51c:	ret
 520:	mov	x1, #0x0                   	// #0
 524:	mov	x2, #0x0                   	// #0
 528:	mov	x0, x26
 52c:	add	x27, sp, #0x78
 530:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
 534:	mov	x1, x0
 538:	add	x2, x27, #0x10
 53c:	str	x2, [sp, #120]
 540:	ldr	x2, [x1], #16
 544:	cmp	x2, x1
 548:	b.ne	3e0 <_ZNK3lld5Timer5printEidb+0x178>  // b.any
 54c:	ldp	x2, x3, [x0, #16]
 550:	stp	x2, x3, [sp, #136]
 554:	b	3ec <_ZNK3lld5Timer5printEidb+0x184>
 558:	ldp	x2, x3, [x0, #16]
 55c:	stp	x2, x3, [sp, #200]
 560:	b	348 <_ZNK3lld5Timer5printEidb+0xe0>
 564:	nop

0000000000000568 <_ZN3lld5Timer5printEv>:
 568:	stp	x29, x30, [sp, #-112]!
 56c:	mov	x29, sp
 570:	stp	x19, x20, [sp, #16]
 574:	mov	x20, x0
 578:	bl	170 <_ZN3lld5Timer4rootEv>
 57c:	bl	68 <_ZNK3lld5Timer6millisEv>
 580:	ldp	x19, x20, [x20, #16]
 584:	cmp	x19, x20
 588:	b.eq	5b8 <_ZN3lld5Timer5printEv+0x50>  // b.none
 58c:	str	d8, [sp, #32]
 590:	fmov	d8, d0
 594:	nop
 598:	fmov	d0, d8
 59c:	mov	w2, #0x1                   	// #1
 5a0:	ldr	x0, [x19], #8
 5a4:	mov	w1, #0x1                   	// #1
 5a8:	bl	268 <_ZNK3lld5Timer5printEidb>
 5ac:	cmp	x20, x19
 5b0:	b.ne	598 <_ZN3lld5Timer5printEv+0x30>  // b.any
 5b4:	ldr	d8, [sp, #32]
 5b8:	add	x19, sp, #0x50
 5bc:	mov	w2, #0x2d                  	// #45
 5c0:	mov	x1, #0x31                  	// #49
 5c4:	mov	x0, x19
 5c8:	add	x20, sp, #0x60
 5cc:	str	x20, [sp, #80]
 5d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 5d4:	stp	x19, xzr, [sp, #56]
 5d8:	mov	w0, #0x104                 	// #260
 5dc:	strh	w0, [sp, #72]
 5e0:	bl	0 <_ZN3lld12errorHandlerEv>
 5e4:	add	x1, sp, #0x38
 5e8:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 5ec:	ldr	x0, [sp, #80]
 5f0:	cmp	x0, x20
 5f4:	b.eq	5fc <_ZN3lld5Timer5printEv+0x94>  // b.none
 5f8:	bl	0 <_ZdlPv>
 5fc:	bl	170 <_ZN3lld5Timer4rootEv>
 600:	mov	x19, x0
 604:	bl	170 <_ZN3lld5Timer4rootEv>
 608:	bl	68 <_ZNK3lld5Timer6millisEv>
 60c:	mov	x0, x19
 610:	mov	w2, #0x0                   	// #0
 614:	mov	w1, #0x0                   	// #0
 618:	bl	268 <_ZNK3lld5Timer5printEidb>
 61c:	ldp	x19, x20, [sp, #16]
 620:	ldp	x29, x30, [sp], #112
 624:	ret

Disassembly of section .text._ZN3lld5TimerD2Ev:

0000000000000000 <_ZN3lld5TimerD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	add	x1, x0, #0x38
   8:	mov	x29, sp
   c:	str	x19, [sp, #16]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #40]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN3lld5TimerD1Ev+0x24>  // b.none
  20:	bl	0 <_ZdlPv>
  24:	ldr	x0, [x19, #16]
  28:	cbz	x0, 38 <_ZN3lld5TimerD1Ev+0x38>
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPv>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJPKcidEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJPKcidEE7snprintEPcj>:
   0:	mov	x5, x0
   4:	mov	x0, x1
   8:	mov	w1, w2
   c:	ldr	w4, [x5, #24]
  10:	ldr	x2, [x5, #8]
  14:	ldr	x3, [x5, #32]
  18:	ldr	d0, [x5, #16]
  1c:	b	0 <snprintf>

Disassembly of section .text._ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x3, #0xfffffffffffffff     	// #1152921504606846975
   8:	mov	x29, sp
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	mov	x23, x1
  18:	ldp	x24, x21, [x0]
  1c:	stp	x19, x20, [sp, #16]
  20:	stp	x25, x26, [sp, #64]
  24:	str	x27, [sp, #80]
  28:	sub	x1, x21, x24
  2c:	cmp	x3, x1, asr #3
  30:	b.eq	10c <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x10c>  // b.none
  34:	mov	x19, x0
  38:	mov	x22, x2
  3c:	asr	x0, x1, #3
  40:	sub	x26, x23, x24
  44:	cbz	x0, 104 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x104>
  48:	cmp	x0, x0, lsl #1
  4c:	mov	x25, #0x7ffffffffffffff8    	// #9223372036854775800
  50:	lsl	x0, x0, #1
  54:	b.ls	dc <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xdc>  // b.plast
  58:	mov	x0, x25
  5c:	bl	0 <_Znwm>
  60:	mov	x20, x0
  64:	add	x25, x0, x25
  68:	ldr	x0, [x22]
  6c:	add	x22, x26, #0x8
  70:	str	x0, [x20, x26]
  74:	sub	x21, x21, x23
  78:	add	x22, x20, x22
  7c:	cmp	x26, #0x0
  80:	add	x27, x22, x21
  84:	b.gt	b8 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xb8>
  88:	cmp	x21, #0x0
  8c:	b.gt	ec <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xec>
  90:	cbnz	x24, d0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xd0>
  94:	ldp	x21, x22, [sp, #32]
  98:	ldp	x23, x24, [sp, #48]
  9c:	stp	x20, x27, [x19]
  a0:	str	x25, [x19, #16]
  a4:	ldp	x19, x20, [sp, #16]
  a8:	ldp	x25, x26, [sp, #64]
  ac:	ldr	x27, [sp, #80]
  b0:	ldp	x29, x30, [sp], #96
  b4:	ret
  b8:	mov	x2, x26
  bc:	mov	x1, x24
  c0:	mov	x0, x20
  c4:	bl	0 <memmove>
  c8:	cmp	x21, #0x0
  cc:	b.gt	ec <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xec>
  d0:	mov	x0, x24
  d4:	bl	0 <_ZdlPv>
  d8:	b	94 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x94>
  dc:	cbnz	x0, 118 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x118>
  e0:	mov	x25, #0x0                   	// #0
  e4:	mov	x20, #0x0                   	// #0
  e8:	b	68 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x68>
  ec:	mov	x2, x21
  f0:	mov	x1, x23
  f4:	mov	x0, x22
  f8:	bl	0 <memcpy>
  fc:	cbz	x24, 94 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x94>
 100:	b	d0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xd0>
 104:	mov	x25, #0x8                   	// #8
 108:	b	58 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x58>
 10c:	adrp	x0, 0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt20__throw_length_errorPKc>
 118:	cmp	x0, x3
 11c:	csel	x0, x0, x3, ls  // ls = plast
 120:	lsl	x25, x0, #3
 124:	b	58 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x58>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	cmp	x2, #0x0
   8:	ccmp	x1, #0x0, #0x0, ne  // ne = any
   c:	mov	x29, sp
  10:	stp	x19, x20, [sp, #16]
  14:	str	x21, [sp, #32]
  18:	b.eq	c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xc8>  // b.none
  1c:	sub	x19, x2, x1
  20:	str	x19, [sp, #56]
  24:	mov	x21, x1
  28:	mov	x20, x0
  2c:	cmp	x19, #0xf
  30:	b.hi	84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x84>  // b.pmore
  34:	cmp	x19, #0x1
  38:	ldr	x0, [x0]
  3c:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [x20]
  4c:	ldr	x19, [sp, #56]
  50:	str	x19, [x20, #8]
  54:	strb	wzr, [x0, x19]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	cbnz	x19, 9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>
  6c:	str	x19, [x20, #8]
  70:	strb	wzr, [x0, x19]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	add	x1, sp, #0x38
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x20]
  94:	ldr	x1, [sp, #56]
  98:	str	x1, [x20, #16]
  9c:	mov	x2, x19
  a0:	mov	x1, x21
  a4:	bl	0 <memcpy>
  a8:	ldr	x0, [x20]
  ac:	ldr	x19, [sp, #56]
  b0:	str	x19, [x20, #8]
  b4:	strb	wzr, [x0, x19]
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #64
  c4:	ret
  c8:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  cc:	add	x0, x0, #0x0
  d0:	bl	0 <_ZSt19__throw_logic_errorPKc>

Version.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld13getLLDVersionB5cxx11Ev>:
   0:	adrp	x1, 0 <_ZN3lld13getLLDVersionB5cxx11Ev>
   4:	add	x1, x1, #0x0
   8:	add	x2, x8, #0x10
   c:	mov	x3, #0xa                   	// #10
  10:	mov	x0, x8
  14:	stp	x2, x3, [x8]
  18:	ldr	x4, [x1]
  1c:	str	x4, [x8, #16]
  20:	ldrh	w1, [x1, #8]
  24:	strh	w1, [x8, #24]
  28:	strb	wzr, [x8, #26]
  2c:	ret
