// Seed: 1577106056
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1;
  wire id_12;
  assign id_1 = 1'b0;
  always_ff id_3 = id_11;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input tri0 id_2,
    input wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output wand id_7,
    output tri id_8,
    output wand id_9,
    input wand id_10,
    output uwire id_11,
    input tri0 id_12,
    output supply1 id_13,
    input wand id_14,
    input wand id_15,
    input supply0 id_16,
    input tri1 id_17,
    input tri1 id_18,
    input tri id_19,
    output uwire id_20,
    input wand id_21,
    input uwire id_22,
    input wand id_23
);
  wire id_25, id_26, id_27, id_28, id_29;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_27,
      id_28,
      id_27,
      id_28,
      id_26,
      id_25,
      id_26,
      id_29,
      id_25
  );
  assign id_7 = id_19;
endmodule
