#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jun  2 11:40:00 2018
# Process ID: 11232
# Current directory: C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1
# Command line: vivado.exe -log centroid.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source centroid.tcl
# Log file: C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/centroid.vds
# Journal file: C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source centroid.tcl -notrace
Command: synth_design -top centroid -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 368.805 ; gain = 99.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'centroid' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.srcs/sources_1/new/centroid.v:3]
	Parameter IMG_H bound to: 720 - type: integer 
	Parameter IMG_W bound to: 1280 - type: integer 
INFO: [Synth 8-638] synthesizing module 'c_accum_0' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/.Xil/Vivado-11232-DESKTOP-35S9QF6/realtime/c_accum_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_accum_0' (1#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/.Xil/Vivado-11232-DESKTOP-35S9QF6/realtime/c_accum_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'divider_32_20_0' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/.Xil/Vivado-11232-DESKTOP-35S9QF6/realtime/divider_32_20_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'divider_32_20_0' (2#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/.Xil/Vivado-11232-DESKTOP-35S9QF6/realtime/divider_32_20_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'centroid' (3#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.srcs/sources_1/new/centroid.v:3]
WARNING: [Synth 8-3331] design centroid has unconnected port hsync
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 421.066 ; gain = 151.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 421.066 ; gain = 151.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/.Xil/Vivado-11232-DESKTOP-35S9QF6/dcp2/accum_in_context.xdc] for cell 'm10_calc_module'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/.Xil/Vivado-11232-DESKTOP-35S9QF6/dcp2/accum_in_context.xdc] for cell 'm10_calc_module'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/.Xil/Vivado-11232-DESKTOP-35S9QF6/dcp2/accum_in_context.xdc] for cell 'm01_calc_module'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/.Xil/Vivado-11232-DESKTOP-35S9QF6/dcp2/accum_in_context.xdc] for cell 'm01_calc_module'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/.Xil/Vivado-11232-DESKTOP-35S9QF6/dcp3/divider_32_20_0_in_context.xdc] for cell 'x_center_calc'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/.Xil/Vivado-11232-DESKTOP-35S9QF6/dcp3/divider_32_20_0_in_context.xdc] for cell 'x_center_calc'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/.Xil/Vivado-11232-DESKTOP-35S9QF6/dcp3/divider_32_20_0_in_context.xdc] for cell 'y_center_calc'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/.Xil/Vivado-11232-DESKTOP-35S9QF6/dcp3/divider_32_20_0_in_context.xdc] for cell 'y_center_calc'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 747.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 747.848 ; gain = 478.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 747.848 ; gain = 478.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for m01_calc_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m10_calc_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x_center_calc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for y_center_calc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 747.848 ; gain = 478.527
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'r_y_reg' and it is trimmed from '32' to '11' bits. [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.srcs/sources_1/new/centroid.v:115]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_x_reg' and it is trimmed from '32' to '11' bits. [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.srcs/sources_1/new/centroid.v:112]
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element m00_reg was removed.  [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.srcs/sources_1/new/centroid.v:64]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 747.848 ; gain = 478.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module centroid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element m00_reg was removed.  [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.srcs/sources_1/new/centroid.v:64]
WARNING: [Synth 8-3331] design centroid has unconnected port hsync
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 747.848 ; gain = 478.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 751.293 ; gain = 481.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 751.367 ; gain = 482.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 771.523 ; gain = 502.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 771.523 ; gain = 502.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 771.523 ; gain = 502.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 771.523 ; gain = 502.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 771.523 ; gain = 502.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 771.523 ; gain = 502.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 771.523 ; gain = 502.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |c_accum_0       |         2|
|2     |divider_32_20_0 |         2|
+------+----------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |c_accum_0          |     1|
|2     |c_accum_0__1       |     1|
|3     |divider_32_20_0    |     1|
|4     |divider_32_20_0__1 |     1|
|5     |BUFG               |     1|
|6     |CARRY4             |     5|
|7     |LUT1               |     2|
|8     |LUT2               |     3|
|9     |LUT3               |     5|
|10    |LUT4               |     5|
|11    |LUT5               |     5|
|12    |LUT6               |    11|
|13    |FDRE               |    66|
|14    |IBUF               |     4|
|15    |OBUF               |    22|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   259|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 771.523 ; gain = 502.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 771.523 ; gain = 175.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 771.523 ; gain = 502.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 771.523 ; gain = 513.672
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.runs/synth_1/centroid.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file centroid_utilization_synth.rpt -pb centroid_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 771.523 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 11:40:44 2018...
