<annotationInfo>
<item  id="5" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="38" name="trunc_ln203" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln203_fu_262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="6" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1116" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1116_fu_559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="7" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_fu_562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="8" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln_fu_266_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="9" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_3" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_3_fu_274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="10" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_19" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_19_fu_565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="11" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln_fu_570_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="12" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_4" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_4_fu_580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="13" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_5" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_5_fu_584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="14" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_20" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_20_fu_278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="15" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_s" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_s_reg_1040" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="16" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln708_fu_588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="17" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_1" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln708_1_fu_591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="18" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_27" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_27_reg_1046" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="19" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_6" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_6_fu_594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="20" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_s" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_s_fu_597_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="21" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_7" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_7_fu_604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="22" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_8" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_8_fu_608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="23" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln1118_fu_612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="24" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="tmp_fu_618_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="25" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_9" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_9_fu_628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="26" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_21" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_21_fu_632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="27" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_28" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_28_fu_637_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="28" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_2" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln708_2_fu_647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="29" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_29" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_29_fu_304_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="30" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_10" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_10_fu_314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="31" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_20" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_20_fu_651_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="32" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_11" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_11_fu_658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="33" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_22" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_22_fu_662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="34" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_30" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_30_fu_667_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="38" name="sext_ln203" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln203_fu_677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="38" name="tmp_1" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="tmp_1_fu_318_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1116_1" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1116_1_fu_328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_12" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_12_fu_332_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_21" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_21_fu_336_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_13" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_13_fu_344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_23" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_23_fu_348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_31" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_31_reg_1051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_3" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln708_3_fu_681_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_32" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_32_reg_1056" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_14" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_14_fu_684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_24" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_24_fu_374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_33" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_33_reg_1061" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_15" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_15_fu_687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_34" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_34_reg_1066" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_16" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_16_fu_690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_22" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_22_fu_406_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_17" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_17_fu_414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_25" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_25_fu_418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_127" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="tmp_127_fu_424_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_4" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln708_4_fu_434_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_35" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_35_reg_1071" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="38" name="sext_ln203_1" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln203_1_fu_693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="38" name="tmp_2" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="tmp_2_fu_448_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1116_2" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1116_2_fu_458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_18" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_18_fu_463_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_23" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_23_fu_467_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_19" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_19_fu_475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_26" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_26_fu_479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_36" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_36_reg_1076" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_5" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln708_5_fu_696_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_37" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_37_reg_1081" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_20" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_20_fu_699_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="69" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="mul_ln1118_fu_125_p2" latency="0" BRAM="-1" DSP="1" FF="0" LUT="6" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_38" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_38_reg_1086" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_21" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_21_fu_702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_s" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="tmp_s_fu_515_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_22" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_22_fu_523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_27" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_27_fu_527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="75" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_128" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="tmp_128_fu_533_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_fu_543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_1_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_1_V_fu_705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_21" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_21_fu_711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_7_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_7_V_fu_715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_22" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_22_fu_721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_5_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_5_V_fu_725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_23" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_23_fu_731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_27" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_27_fu_735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_24" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_24_fu_741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_6_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_6_V_fu_745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_25" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_25_fu_751_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_26" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_26_fu_755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_fu_759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_27" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_27_fu_765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_29" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_29_fu_769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="zext_ln703_fu_775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_8_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_8_V_fu_779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_28" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_28_fu_785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_31" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_31_fu_789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_29" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_29_fu_795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_9_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_9_V_fu_799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_30" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_30_fu_805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_33" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_33_fu_809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_31" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_31_fu_815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_34" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_34_fu_819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_3" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="zext_ln703_3_fu_825_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_11_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_11_V_fu_829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_32" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_32_fu_835_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_12_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_12_V_fu_839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_33" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_33_fu_845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_13_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_13_V_fu_849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_34" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_34_fu_855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_38" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_38_fu_859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_39" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_39_fu_547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_35" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_35_fu_865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_14_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_14_V_fu_868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="112" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_36" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_36_fu_874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="113" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_41" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_41_fu_878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_37" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_37_fu_884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_15_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_15_V_fu_888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_38" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_38_fu_894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="117" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_16_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_16_V_fu_898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="118" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_39" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_39_fu_904_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="119" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_44" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_44_fu_553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="120" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_40" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_40_fu_908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="121" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_18_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_18_V_fu_911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="122" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_41" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_41_fu_917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="123" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_46" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_46_fu_921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="124" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_4" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="zext_ln703_4_fu_927_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="125" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_19_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_19_V_fu_931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="126" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_42" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 2, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln703_42_fu_937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="30" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_1_fu_158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="31" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln_fu_164_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="32" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_fu_174_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="33" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_fu_182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="34" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_fu_186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_72" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_72_fu_192_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_fu_200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_73" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_73_fu_206_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_1_fu_214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_fu_220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_fu_224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_74" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_74_fu_230_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_fu_238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_fu_244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_1_fu_250_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_fu_260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_fu_266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_fu_272_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_1_fu_280_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_fu_288_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_5_fu_296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_s" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_s_fu_302_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_75" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_75_fu_312_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_16_fu_320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_16_fu_324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_76" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_76_fu_330_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_16_fu_338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_77" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_77_fu_344_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_5_fu_352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_16_fu_358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_16_fu_362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_78" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_78_fu_368_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_16_fu_376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_16_fu_382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_5_fu_388_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_16_fu_398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_16_fu_404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_16_fu_410_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_5_fu_418_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="69" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_16_fu_426_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_6_fu_434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_15_fu_440_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_79" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_79_fu_450_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_17_fu_458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_17_fu_462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="75" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_80" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_80_fu_468_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_17_fu_476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_81" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_81_fu_482_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_6_fu_490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_17_fu_496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_17_fu_500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_82" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_82_fu_506_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_17_fu_514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_17_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_6_fu_526_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_17_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_17_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_17_fu_548_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_6_fu_556_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_17_fu_564_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_7_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_16_fu_578_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_83" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_83_fu_588_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_18_fu_596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_18_fu_600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_84" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_84_fu_606_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_18_fu_614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_85" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_85_fu_620_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_7_fu_628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_18_fu_634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_18_fu_638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_86" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_86_fu_644_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_18_fu_652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_18_fu_658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_7_fu_664_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_18_fu_674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_18_fu_680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_18_fu_686_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_7_fu_694_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_18_fu_702_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_8_fu_710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_17_fu_716_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="112" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_87" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_87_fu_726_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="113" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_19_fu_734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_19_fu_738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_88" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_88_fu_744_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_19_fu_752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="117" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_89" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_89_fu_758_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="118" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_8_fu_766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="119" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_19_fu_772_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="120" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_19_fu_776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="121" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_90" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_90_fu_782_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="122" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_19_fu_790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="123" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_19_fu_796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="124" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_8_fu_802_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="125" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_19_fu_812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="126" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_19_fu_818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="127" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_19_fu_824_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="128" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_8_fu_832_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="129" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_19_fu_840_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="130" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_9_fu_848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="131" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_18_fu_854_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="132" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_91" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_91_fu_864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="133" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_20_fu_872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="134" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_20_fu_876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="135" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_92" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_92_fu_882_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="136" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_20_fu_890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="137" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_93" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_93_fu_896_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="138" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_9_fu_904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="139" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_20_fu_910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="140" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_20_fu_914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="141" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_94" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_94_fu_920_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="142" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_20_fu_928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="143" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_20_fu_934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="144" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_9_fu_940_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="145" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_20_fu_950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="146" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_20_fu_956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="147" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_20_fu_962_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_9_fu_970_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_20_fu_978_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_11_fu_986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_19_fu_992_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_95" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_95_fu_1002_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_21_fu_1010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_21_fu_1014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_96" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_96_fu_1020_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_21_fu_1028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_97" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_97_fu_1034_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_11_fu_1042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_21_fu_1048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_21_fu_1052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_98" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_98_fu_1058_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="162" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_21_fu_1066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="163" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_21_fu_1072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="164" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_s" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_s_fu_1078_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="165" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_21_fu_1088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_21_fu_1094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="167" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_21_fu_1100_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="168" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_11_fu_1108_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_21_fu_1116_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="170" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_12_fu_1124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_20_fu_1130_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_99" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_99_fu_1140_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="173" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_22_fu_1148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="174" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_22_fu_1152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="175" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_100" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_100_fu_1158_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="176" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_22_fu_1166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="177" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_101" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_101_fu_1172_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_12_fu_1180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="179" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_22_fu_1186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="180" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_22_fu_1190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_102" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_102_fu_1196_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="182" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_22_fu_1204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_22_fu_1210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_2_fu_1216_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="185" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_22_fu_1226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="186" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_22_fu_1232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="187" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_22_fu_1238_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="188" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_12_fu_1246_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="189" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_22_fu_1254_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="190" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_13_fu_1262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="191" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_21_fu_1268_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="192" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_103" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_103_fu_1278_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="193" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_23_fu_1286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="194" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_23_fu_1290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="195" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_104" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_104_fu_1296_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="196" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_23_fu_1304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="197" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_105" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_105_fu_1310_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="198" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_13_fu_1318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="199" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_23_fu_1324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="200" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_23_fu_1328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="201" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_106" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_106_fu_1334_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="202" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_23_fu_1342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="203" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_23_fu_1348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="204" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_3_fu_1354_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="205" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_23_fu_1364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="206" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_23_fu_1370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="207" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_23_fu_1376_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="208" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_13_fu_1384_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="209" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_23_fu_1392_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="210" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_14_fu_1400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="211" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_22_fu_1406_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="212" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_107" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_107_fu_1416_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="213" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_24_fu_1424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="214" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_24_fu_1428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="215" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_108" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_108_fu_1434_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="216" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_24_fu_1442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="217" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_109" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_109_fu_1448_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="218" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_14_fu_1456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="219" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_24_fu_1462_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="220" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_24_fu_1466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_110" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_110_fu_1472_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="222" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_24_fu_1480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_24_fu_1486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="224" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_4_fu_1492_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="225" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_24_fu_1502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_24_fu_1508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="227" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_24_fu_1514_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="228" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_14_fu_1522_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_24_fu_1530_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="230" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_15_fu_1538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="231" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_23_fu_1544_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="232" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_111" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_111_fu_1554_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="233" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_25_fu_1562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="234" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_25_fu_1566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="235" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_112" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_112_fu_1572_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="236" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_25_fu_1580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="237" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_113" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_113_fu_1586_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="238" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_15_fu_1594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="239" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_25_fu_1600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="240" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_25_fu_1604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="241" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_114" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_114_fu_1610_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="242" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_25_fu_1618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="243" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_25_fu_1624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="244" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_10_fu_1630_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="245" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_25_fu_1640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="246" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_25_fu_1646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="247" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_25_fu_1652_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="248" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_15_fu_1660_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="249" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_25_fu_1668_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="250" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_fu_1676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="251" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_24_fu_1682_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="252" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_115" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_115_fu_1692_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="253" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_26_fu_1700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="254" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_26_fu_1704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="255" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_116" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_116_fu_1710_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="256" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_26_fu_1718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="257" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_117" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_117_fu_1724_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="258" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_fu_1732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="259" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_26_fu_1738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="260" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_26_fu_1742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="261" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_118" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_118_fu_1748_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="262" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_26_fu_1756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="263" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_26_fu_1762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="264" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_11_fu_1768_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="265" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_26_fu_1778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="266" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_26_fu_1784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="267" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_26_fu_1790_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="268" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_16_fu_1798_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="269" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_26_fu_1806_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="270" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_16_fu_1814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="271" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_25_fu_1820_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="272" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_119" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_119_fu_1830_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="273" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_27_fu_1838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="274" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_27_fu_1842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="275" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_120" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_120_fu_1848_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="276" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_27_fu_1856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="277" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_121" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_121_fu_1862_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="278" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_16_fu_1870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="279" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_27_fu_1876_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="280" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_27_fu_1880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="281" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_122" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_122_fu_1886_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="282" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_27_fu_1894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="283" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_27_fu_1900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="284" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_12_fu_1906_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="285" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_27_fu_1916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="286" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_27_fu_1922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="287" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_27_fu_1928_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="288" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_fu_1936_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="289" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_27_fu_1944_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="290" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_17_fu_1952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="291" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_26_fu_1958_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="292" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_123" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_123_fu_1968_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="293" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_28_fu_1976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="294" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_28_fu_1980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="295" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_124" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_124_fu_1986_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="296" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_28_fu_1994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="297" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_125" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_125_fu_2000_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="298" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_17_fu_2008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="299" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_28_fu_2014_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="300" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_28_fu_2018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="301" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_126" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_126_fu_2024_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="302" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_28_fu_2032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="303" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_28_fu_2038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="304" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_13_fu_2044_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="305" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_28_fu_2054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="306" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_28_fu_2060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="307" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_28_fu_2066_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="308" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_17_fu_2074_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="309" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_28_fu_2082_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="31" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1116_fu_10773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="32" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_fu_11578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="33" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_24" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_24_fu_11581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="34" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln_fu_11584_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_25" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_25_fu_11591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_24" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_24_fu_11595_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_26" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_26_fu_11602_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_27" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_27_fu_11606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_18" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_18_fu_11610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_20_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_20_V_fu_13740_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_fu_13747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_19" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_19_fu_11616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_fu_13751_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_21_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_21_V_fu_13758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_14_fu_13762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_8_fu_13766_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_s" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_s_fu_11622_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_28" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_28_fu_11629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_25" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_25_fu_11633_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_29" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_29_fu_11640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_30" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_30_fu_11644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_20" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_20_fu_11648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_22_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_22_V_fu_11654_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_fu_11662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_94" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_94_fu_11666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_25_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_25_V_fu_13770_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_15_fu_13777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_21" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_21_fu_11672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_s" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_s_fu_11678_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_26_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_26_V_fu_11686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_9_fu_11690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_22" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_22_fu_11694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_1" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_1_fu_13781_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_33_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_33_V_fu_13788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_10_fu_13792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_23" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_23_fu_11700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_5" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_5_fu_11706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_24" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_24_fu_11710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="69" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_34_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_34_V_fu_13796_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_18_fu_13803_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_25" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_25_fu_11715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_35_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_35_V_fu_13807_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_19" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_19_fu_13814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_26" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_26_fu_11721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="75" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_38_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_38_V_fu_11727_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_20_fu_11735_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_39_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_39_V_fu_244_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_11_fu_11739_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_7" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mul_ln1118_fu_271_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_31" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_31_fu_11747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_32" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_32_fu_11750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_33" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_33_fu_11753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_26" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_26_fu_11756_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_34" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_34_fu_11763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_105_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_105_V_fu_11767_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_35" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_35_fu_11774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_36" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_36_fu_11778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_27" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_27_fu_11782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_100_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_100_V_fu_11788_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_21" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_21_fu_11796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_115_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_115_V_fu_10778_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_37" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_37_fu_10786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_38" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_38_fu_10790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_fu_11800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_101_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_101_V_fu_11805_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_12_fu_11813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_13_fu_11817_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_28" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_28_fu_10794_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_39" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_39_fu_10802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_28" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_28_fu_10806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_102_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_102_V_fu_11821_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_14_fu_11828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_15_fu_11832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_29" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_29_fu_11836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_106_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_106_V_fu_13818_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_22" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_22_fu_13825_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_30" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_30_fu_11842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_108_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_108_V_fu_13829_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_23" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_23_fu_13836_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_31" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_31_fu_10812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_6" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_6_fu_11847_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="112" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_109_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_109_V_fu_13840_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="113" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_24" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_24_fu_13847_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_103" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_103_fu_11850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_110_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_110_V_fu_11856_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_25" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_25_fu_11864_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="117" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mul_ln1118_fu_271_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="118" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_111_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_111_V_fu_13851_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="119" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_26" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_26_fu_13859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="120" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_32" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_32_fu_11868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="121" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_113_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_113_V_fu_11874_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="122" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_27" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_27_fu_11882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="123" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_16" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_16_fu_11886_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="124" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_104" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_104_fu_11889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="125" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_117_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_117_V_fu_13863_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="126" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_28" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_28_fu_13870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="127" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_33" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_33_fu_11894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="128" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_118_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_118_V_fu_11899_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="129" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_17" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_17_fu_11907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="130" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_fu_11911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="131" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_119_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_119_V_fu_11917_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="132" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_29" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_29_fu_11925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="133" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_40" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_40_fu_11929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="134" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_3" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_3_fu_11932_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="135" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_41" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_41_fu_11939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="136" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_121_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_121_V_fu_11943_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="137" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_18_fu_11950_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="138" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_138_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_138_V_fu_11954_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="139" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_42" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_42_fu_11961_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="140" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_122_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_122_V_fu_11965_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="141" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_19" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_19_fu_11972_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="142" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_43" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_43_fu_11976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="143" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_34" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_34_fu_11980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="144" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_125_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_125_V_fu_11986_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="145" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_20_fu_11994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="146" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_44" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_44_fu_11998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="147" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_105" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_105_fu_12002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_128_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_128_V_fu_12008_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_30" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_30_fu_12016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_35" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_35_fu_12020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_2" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_2_fu_12026_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_135_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_135_V_fu_12034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_21" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_21_fu_12038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_22" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_22_fu_12042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_8" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1116_8_fu_10818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_45" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_45_fu_12046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_46" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_46_fu_13874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_155_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_155_V_fu_10823_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_47" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_47_fu_12049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_48" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_48_fu_10831_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_36" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_36_fu_10835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="162" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_140_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_140_V_fu_12052_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="163" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_31" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_31_fu_12059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="164" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_159_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_159_V_fu_12063_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="165" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_49" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_49_fu_12070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_37" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_37_fu_12074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="167" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_3" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_3_fu_12080_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="168" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_141_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_141_V_fu_12088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_23" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_23_fu_12092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="170" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_24" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_24_fu_12096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_145_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_145_V_fu_275_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_25" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_25_fu_12100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="173" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_146_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_146_V_fu_10841_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="174" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_26" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_26_fu_12104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="175" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_50" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_50_fu_10849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="176" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_38" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_38_fu_10853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="177" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_9" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_9_fu_10859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_39" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_39_fu_10863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="179" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_148_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_148_V_fu_12107_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="180" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_40" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_40_fu_12114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_10" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_10_fu_13877_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="182" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_149_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_149_V_fu_13880_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_32" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_32_fu_13887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_27" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_27_fu_12120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="185" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_41" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_41_fu_13891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="186" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_157_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_157_V_fu_13897_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="187" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_30" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_30_fu_12123_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="188" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_51" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_51_fu_12130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="189" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_42" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_42_fu_12134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="190" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_158_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_158_V_fu_12140_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="191" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_28" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_28_fu_12148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="192" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_29" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_29_fu_13905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="193" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_9" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mul_ln1118_4_fu_329_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="194" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_52" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_52_fu_12152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="195" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_53" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_53_fu_12155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="196" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_4" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_4_fu_12158_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="197" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_54" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_54_fu_12165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="198" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_106" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_106_fu_12169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="199" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_160_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_160_V_fu_12175_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="200" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_33" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_33_fu_12183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="201" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_31" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_31_fu_10874_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="202" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_55" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_55_fu_10882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="203" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_56" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_56_fu_10886_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="204" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_43" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_43_fu_10890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="205" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_161_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_161_V_fu_10896_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="206" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_34" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_34_fu_10904_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="207" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_44" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_44_fu_12187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="208" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_5_fu_12193_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="209" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_162_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_162_V_fu_12201_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="210" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_30" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_30_fu_12205_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="211" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_175_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_175_V_fu_10908_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="212" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_57" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_57_fu_10916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="213" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_45" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_45_fu_10920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="214" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_12" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_12_fu_10926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="215" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_46" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_46_fu_10930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="216" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_166_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_166_V_fu_12209_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="217" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_35" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_35_fu_12216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="218" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_47" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_47_fu_12220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="219" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_6_fu_12225_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="220" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_168_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_168_V_fu_12233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_31" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_31_fu_12237_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="222" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_48" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_48_fu_12241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_169_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_169_V_fu_12247_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="224" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_36" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_36_fu_12255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="225" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_37" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_37_fu_13908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_174_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_174_V_fu_12259_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="227" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_32" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_32_fu_12266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="228" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_33" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_33_fu_12270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_34" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_34_fu_12273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="230" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_4" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mul_ln1118_4_fu_329_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="231" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_179_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_179_V_fu_12276_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="232" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_38" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_38_fu_12284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="233" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_10" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1116_10_fu_10936_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="234" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_58" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_58_fu_10941_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="235" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_59" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_59_fu_10945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="236" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_33" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_33_fu_10949_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="237" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_60" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_60_fu_10957_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="238" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_34" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_34_fu_10961_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="239" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_61" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_61_fu_10969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="240" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_62" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_62_fu_10973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="241" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_49" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_49_fu_10977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="242" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_180_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_180_V_fu_10983_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="243" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_35" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_35_fu_10991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="244" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_197_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_197_V_fu_10995_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="245" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_63" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_63_fu_11003_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="246" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_64" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_64_fu_11007_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="247" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_50" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_50_fu_11011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="248" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_181_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_181_V_fu_11017_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="249" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_39" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_39_fu_11025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="250" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_36" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_36_fu_11029_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="251" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_65" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_65_fu_11037_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="252" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_51" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_51_fu_11041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="253" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_182_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_182_V_fu_12288_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="254" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_40" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_40_fu_12295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="255" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_107" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_107_fu_11047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="256" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_185_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_185_V_fu_12299_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="257" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_41" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_41_fu_12306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="258" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_52" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_52_fu_11053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="259" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_14" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_14_fu_11059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="260" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_53" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_53_fu_11063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="261" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_186_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_186_V_fu_12310_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="262" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_42" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_42_fu_12317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="263" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_54" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_54_fu_11069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="264" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_7_fu_11075_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="265" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_188_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_188_V_fu_11083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="266" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_36" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_36_fu_11087_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="267" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_55" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_55_fu_11091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="268" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_189_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_189_V_fu_13911_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="269" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_37" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_37_fu_13918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="270" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_108" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_108_fu_11097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="271" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_190_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_190_V_fu_13922_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="272" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_43" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_43_fu_13929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="273" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_1" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_1_fu_11103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="274" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_191_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_191_V_fu_12321_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="275" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_38" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_38_fu_12328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="276" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_56" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_56_fu_11109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="277" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_8_fu_12332_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="278" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_193_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_193_V_fu_12339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="279" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_39" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_39_fu_12343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="280" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_5" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mul_ln1118_5_fu_369_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="281" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_195_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_195_V_fu_12347_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="282" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_57" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_57_fu_11115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="283" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_17" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_17_fu_11121_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="284" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_196_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_196_V_fu_12355_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="285" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_44" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_44_fu_12362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="286" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_45" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_45_fu_12366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="287" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_40" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_40_fu_12370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="288" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_58" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_58_fu_11125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="289" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_198_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_198_V_fu_12373_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="290" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_11" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1116_11_fu_11131_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="291" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_66" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_66_fu_11136_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="292" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_67" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_67_fu_12380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="293" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_68" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_68_fu_12383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="294" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_237_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_237_V_fu_11140_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="295" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_69" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_69_fu_11148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="296" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_38" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_38_fu_11152_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="297" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_70" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_70_fu_12386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="298" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_71" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_71_fu_11160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="299" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_59" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_59_fu_11164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="300" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_9_fu_11170_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="301" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_220_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_220_V_fu_11178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="302" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_41" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_41_fu_11182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="303" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_60" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_60_fu_11186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="304" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_19" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_19_fu_12389_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="305" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_61" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_61_fu_12392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="306" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_221_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_221_V_fu_12398_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="307" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_62" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_62_fu_12406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="308" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_222_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_222_V_fu_12411_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="309" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_46" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_46_fu_12419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="310" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_63" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_63_fu_11192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="311" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_225_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_225_V_fu_12423_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="312" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_47" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_47_fu_12430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="313" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_64" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_64_fu_12434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="314" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_10_fu_13933_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="315" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_226_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_226_V_fu_13940_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="316" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_42" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_42_fu_13944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="317" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_39" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_39_fu_11198_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="318" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_72" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_72_fu_12439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="319" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_73" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_73_fu_11206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="320" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_65" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_65_fu_11210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="321" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_11_fu_11216_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="322" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_228_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_228_V_fu_11224_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="323" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_43" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_43_fu_11228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="324" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_40" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_40_fu_12442_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="325" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_74" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_74_fu_12449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="326" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_66" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_66_fu_12453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="327" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_229_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_229_V_fu_13948_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="328" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_44" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_44_fu_13955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="329" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_2" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_2_fu_11232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="330" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_230_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_230_V_fu_11238_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="331" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_6" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mul_ln1118_6_fu_217_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="332" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_234_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_234_V_fu_12459_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="333" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_48" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_48_fu_12467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="334" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_67" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_67_fu_12471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="335" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_235_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_235_V_fu_13959_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="336" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_49" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_49_fu_13966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="337" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_1" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_1_fu_12477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="338" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_236_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_236_V_fu_12483_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="339" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_50" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_50_fu_12491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="340" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_109" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_109_fu_11246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="341" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_238_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_238_V_fu_11252_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="342" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_239_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_239_V_fu_365_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="343" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_45" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_45_fu_13970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="344" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_12" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_256_V_fu_250_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="345" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_75" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_75_fu_12495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="346" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_250_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_250_V_fu_11265_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="347" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_76" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_76_fu_11273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="348" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_258_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_258_V_fu_11277_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="349" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_77" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_77_fu_11285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="350" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_78" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_78_fu_12498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="351" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_3" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_3_fu_11289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="352" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_241_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_241_V_fu_12501_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="353" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_46" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_46_fu_12508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="354" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_42" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_42_fu_12512_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="355" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_79" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_79_fu_12519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="356" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_68" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_68_fu_12523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="357" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_12_fu_13974_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="358" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_242_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_242_V_fu_13981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="359" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_47" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_47_fu_13985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="360" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_4" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_4_fu_12529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="361" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_248_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_248_V_fu_13989_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="362" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_48" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_48_fu_13996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="363" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_49" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_49_fu_11295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="364" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_50" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_50_fu_11299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="365" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_256_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_256_V_fu_250_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="366" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_51" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_51_fu_12535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="367" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_69" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_69_fu_12539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="368" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_257_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_257_V_fu_12545_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="369" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_51" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_51_fu_12553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="370" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_70" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_70_fu_12557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="371" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_259_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_259_V_fu_14000_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="372" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_52" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_52_fu_14007_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="373" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln727" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln727_fu_12563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="374" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln727_1" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln727_1_fu_12566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="375" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_261_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_261_V_fu_11303_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="376" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_52" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_52_fu_12569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="377" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_53" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_53_fu_12572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="378" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_274_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_274_V_fu_12575_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="379" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_80" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_80_fu_12582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="380" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_81" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_81_fu_12586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="381" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_82" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_82_fu_11311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="382" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_5" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_5_fu_12589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="383" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_262_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_262_V_fu_12595_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="384" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_54" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_54_fu_12603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="385" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_44" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_44_fu_12607_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="386" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_83" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_83_fu_12614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="387" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_71" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_71_fu_12618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="388" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_13_fu_14011_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="389" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_266_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_266_V_fu_14018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="390" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_55" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_55_fu_14022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="391" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_72" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_72_fu_12624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="392" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_14_fu_12630_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="393" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_268_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_268_V_fu_12638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="394" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_56" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_56_fu_12642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="395" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_110" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_110_fu_12646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="396" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_270_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_270_V_fu_14026_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="397" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_53" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_53_fu_14033_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="398" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_54" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_54_fu_14037_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="399" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_73" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_73_fu_12652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="400" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_fu_12658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="401" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_74" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_74_fu_12662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="402" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_273_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_273_V_fu_14041_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="403" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_55" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_55_fu_14048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="404" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_57" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_57_fu_12668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="405" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_75" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_75_fu_11315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="406" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_276_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_276_V_fu_12672_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="407" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_56" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_56_fu_14052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="408" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_278_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_278_V_fu_12679_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="409" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_58" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_58_fu_12686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="410" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_13" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1116_13_fu_11321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="411" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_84" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_84_fu_12690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="412" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_85" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_85_fu_12693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="413" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_294_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_294_V_fu_12696_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="414" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_86" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_86_fu_12703_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="415" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_76" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_76_fu_12707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="416" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_15_fu_14055_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="417" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_280_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_280_V_fu_14062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="418" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_59" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_59_fu_14066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="419" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_2" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_2_fu_12713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="420" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_286_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_286_V_fu_14070_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="421" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_57" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_57_fu_14077_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="422" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_291_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_291_V_fu_354_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="423" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_60" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_60_fu_14081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="424" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_46" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_46_fu_12719_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="425" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_87" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_87_fu_12726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="426" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_77" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_77_fu_12730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="427" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_293_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_293_V_fu_12735_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="428" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_61" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_61_fu_12743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="429" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_62" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_62_fu_12747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="430" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_111" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_111_fu_12751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="431" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_295_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_295_V_fu_12757_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="432" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_58" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_58_fu_12765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="433" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_47" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_47_fu_11325_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="434" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_88" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_88_fu_11333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="435" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_78" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_78_fu_11337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="436" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_23" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_23_fu_11343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="437" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_79" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_79_fu_11347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="438" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_298_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_298_V_fu_12769_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="439" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_14" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1116_14_fu_11353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="440" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_89" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_89_fu_12776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="441" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_90" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_90_fu_12779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="442" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_313_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_313_V_fu_12782_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="443" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_91" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_91_fu_12789_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="444" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_80" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_80_fu_12793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="445" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_300_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_300_V_fu_12798_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="446" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_63" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_63_fu_12806_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="447" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_317_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_317_V_fu_11358_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="448" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_92" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_92_fu_12810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="449" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_93" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_93_fu_11366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="450" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_81" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_81_fu_11370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="451" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_24" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_24_fu_12813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="452" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_82" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_82_fu_12816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="453" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_302_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_302_V_fu_12822_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="454" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_59" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_59_fu_12830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="455" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_7" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mul_ln1118_7_fu_307_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="456" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_305_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_305_V_fu_12834_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="457" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_50" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_50_fu_12842_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="458" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_94" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_94_fu_12849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="459" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_83" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_83_fu_12853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="460" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_306_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_306_V_fu_14085_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="461" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_60" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_60_fu_14092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="462" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_84" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_84_fu_12859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="463" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_16" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_16_fu_14096_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="464" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_309_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_309_V_fu_14103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="465" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_64" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_64_fu_14107_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="466" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_6" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_6_fu_12864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="467" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_311_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_311_V_fu_14111_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="468" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_65" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_65_fu_14118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="469" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_66" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_66_fu_12869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="470" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_314_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_314_V_fu_11376_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="471" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_51" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_51_fu_12873_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="472" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_95" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_95_fu_12880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="473" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_85" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_85_fu_12884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="474" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_315_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_315_V_fu_12890_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="475" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_61" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_61_fu_12898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="476" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_86" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_86_fu_12902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="477" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_316_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_316_V_fu_12908_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="478" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_62" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_62_fu_12916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="479" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_15" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1116_15_fu_11384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="480" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_96" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_96_fu_11391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="481" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_97" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_97_fu_12920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="482" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_338_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_338_V_fu_11395_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="483" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_98" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_98_fu_12923_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="484" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_112" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_112_fu_12926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="485" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_320_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_320_V_fu_12932_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="486" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_63" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_63_fu_12940_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="487" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_52" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_52_fu_12944_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="488" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_99" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_99_fu_12951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="489" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_328_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_328_V_fu_12955_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="490" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_100" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_100_fu_12962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="491" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_101" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_101_fu_12966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="492" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_87" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_87_fu_12970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="493" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_321_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_321_V_fu_14122_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="494" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_102" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_102_fu_12976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="495" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_88" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_88_fu_12979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="496" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_322_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_322_V_fu_14129_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="497" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_67" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_67_fu_14136_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="498" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_89" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_89_fu_12985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="499" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_18_fu_14140_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="500" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_325_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_325_V_fu_14147_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="501" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_68" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_68_fu_14151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="502" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_69" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_69_fu_12991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="503" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_53" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_53_fu_11403_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="504" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_103" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_103_fu_11411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="505" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_90" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_90_fu_12995_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="506" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_25" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_25_fu_13000_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="507" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_91" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_91_fu_13004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="508" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_329_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_329_V_fu_14155_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="509" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_92" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_92_fu_13010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="510" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_330_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_330_V_fu_14162_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="511" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_64" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_64_fu_14169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="512" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_93" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_93_fu_13016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="513" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_331_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_331_V_fu_13022_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="514" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_65" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_65_fu_13030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="515" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_8" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mul_ln1118_8_fu_257_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="516" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_333_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_333_V_fu_13034_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="517" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_334_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_334_V_fu_256_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="518" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_70" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_70_fu_13042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="519" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_7" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_7_fu_11415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="520" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_335_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_335_V_fu_13046_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="521" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_71" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_71_fu_13053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="522" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_336_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_336_V_fu_310_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="523" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_72" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_72_fu_13057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="524" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_73" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_73_fu_11421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="525" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_104" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_104_fu_13061_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="526" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_105" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_105_fu_11425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="527" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_19" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_19_fu_11429_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="528" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_106" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_106_fu_11437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="529" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_360_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_360_V_fu_11441_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="530" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_74" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_74_fu_11449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="531" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_75" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_75_fu_14173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="532" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_95" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_95_fu_11453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="533" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_26" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_26_fu_13064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="534" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_54" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_54_fu_11459_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="535" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_107" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_107_fu_11467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="536" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_108" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_108_fu_13067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="537" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_109" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_109_fu_13070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="538" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_96" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_96_fu_13073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="539" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_361_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_361_V_fu_13079_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="540" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_97" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_97_fu_13087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="541" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_362_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_362_V_fu_13093_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="542" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_68" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_68_fu_14176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="543" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_98" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_98_fu_11471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="544" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_19" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_19_fu_13101_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="545" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_368_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_368_V_fu_13108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="546" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_76" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_76_fu_13112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="547" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_113" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_113_fu_13116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="548" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_370_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_370_V_fu_14179_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="549" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_69" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_69_fu_14186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="550" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_8" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_8_fu_13121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="551" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_371_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_371_V_fu_13126_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="552" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_77" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_77_fu_13134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="553" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_373_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_373_V_fu_13138_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="554" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_78" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_78_fu_13145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="555" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_374_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_374_V_fu_13149_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="556" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_70" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_70_fu_13156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="557" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_99" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_99_fu_11477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="558" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_27" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_27_fu_11483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="559" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_100" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_100_fu_11487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="560" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_375_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_375_V_fu_13160_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="561" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_71" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_71_fu_13167_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="562" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_379_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_379_V_fu_13171_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="563" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_16" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_395_V_fu_331_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="564" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_110" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_110_fu_13178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="565" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_111" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_111_fu_13181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="566" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_112" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_112_fu_11498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="567" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_55" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_55_fu_13184_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="568" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_113" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_113_fu_13191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="569" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_101" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_101_fu_13195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="570" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_380_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_380_V_fu_14190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="571" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_56" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_56_fu_13201_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="572" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_114" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_114_fu_13208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="573" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_9" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_9_fu_13212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="574" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_382_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_382_V_fu_13218_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="575" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_10" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_10_fu_13226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="576" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_385_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_385_V_fu_13232_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="577" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_57" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_57_fu_13240_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="578" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_115" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_115_fu_13247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="579" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_102" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_102_fu_13251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="580" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_20_fu_13257_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="581" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_386_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_386_V_fu_13265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="582" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_79" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_79_fu_13269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="583" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_3" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_3_fu_11502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="584" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_393_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_393_V_fu_11508_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="585" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_72" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_72_fu_11516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="586" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_73" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_73_fu_11520_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="587" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_395_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_395_V_fu_331_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="588" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="or_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="or_ln703_fu_14197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="589" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_100" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_100_fu_14203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="590" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_fu_14207_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="591" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_fu_13273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="592" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_3" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_3_fu_14211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="593" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_27" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_27_fu_13279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="594" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_fu_14214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="595" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_28" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_28_fu_14217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="596" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_22" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_22_fu_14223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="597" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_29" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_29_fu_11524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="598" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_4" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_4_fu_13285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="599" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_30" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_30_fu_13288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="600" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_23" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_23_fu_14227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="601" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_31" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_31_fu_14230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="602" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_24" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_24_fu_14815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="603" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_32" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_32_fu_13294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="604" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_25" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_25_fu_14236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="605" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_33" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_33_fu_14239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="606" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_26" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_26_fu_14818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="607" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_34" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_34_fu_14245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="608" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_35" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_35_fu_14251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="609" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_27" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_27_fu_14821_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="610" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_36" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_36_fu_14824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="611" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_28" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_28_fu_14830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="612" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_49" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_49_fu_14834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="613" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_29" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_29_fu_14840_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="614" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_38" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_38_fu_13300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="615" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_5_fu_14257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="616" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_39" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_39_fu_14260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="617" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_6_fu_14844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="618" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_40" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_40_fu_11530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="619" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_30" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_30_fu_13306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="620" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_41" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_41_fu_13309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="621" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_31" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_31_fu_14847_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="622" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_42" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_42_fu_14850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="623" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_43" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_43_fu_13315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="624" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_7_fu_13321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="625" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_44" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_44_fu_13325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="626" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_32" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_32_fu_14266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="627" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_36" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_36_fu_14269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="628" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_46" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_46_fu_13331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="629" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_34" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_34_fu_14273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="630" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_47" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_47_fu_14276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="631" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_48" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_48_fu_14282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="632" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_35" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_35_fu_14856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="633" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_1_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_1_V_fu_14859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="634" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_36" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_36_fu_14865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="635" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_50" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_50_fu_13337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="636" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_8_fu_13343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="637" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_51" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_51_fu_13347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="638" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_37" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_37_fu_14288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="639" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_52" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_52_fu_13353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="640" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_9_fu_14291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="641" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_53" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_53_fu_13359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="642" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_38" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_38_fu_14294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="643" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_54" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_54_fu_14297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="644" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_55" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_55_fu_14303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="645" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_39" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_39_fu_14869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="646" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_56" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_56_fu_13365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="647" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_40" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_40_fu_14309_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="648" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_57" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_57_fu_14312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="649" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_41" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_41_fu_14872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="650" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_58" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_58_fu_14318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="651" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_59" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_59_fu_13371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="652" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_10_fu_14324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="653" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_60" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_60_fu_14327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="654" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_11_fu_14875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="655" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_61" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_61_fu_14878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="656" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_42" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_42_fu_14884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="657" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_2_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_2_V_fu_14888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="658" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_43" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_43_fu_14894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="659" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_63" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_63_fu_13377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="660" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_12_fu_14333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="661" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_64" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_64_fu_14336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="662" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_65" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_65_fu_13383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="663" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_66" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_66_fu_13389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="664" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_44" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_44_fu_14342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="665" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_67" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_67_fu_14345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="666" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_45" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_45_fu_14898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="667" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_68" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_68_fu_13395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="668" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_69" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_69_fu_13401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="669" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_46" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_46_fu_14351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="670" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_70" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_70_fu_13407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="671" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_13_fu_14354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="672" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_71" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_71_fu_14357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="673" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_14_fu_14363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="674" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_72" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_72_fu_14367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="675" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_47" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_47_fu_14901_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="676" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_5_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_5_V_fu_14904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="677" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_48" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_48_fu_14910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="678" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_74" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_74_fu_14373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="679" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_75" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_75_fu_13413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="680" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_76" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_76_fu_13419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="681" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_49" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_49_fu_14379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="682" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_77" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_77_fu_14382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="683" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_50" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_50_fu_14914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="684" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_78" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_78_fu_14388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="685" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_51" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_51_fu_14394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="686" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_79" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_79_fu_14398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="687" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_52" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_52_fu_14917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="688" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_80" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_80_fu_14404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="689" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_81" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_81_fu_14409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="690" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_53" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_53_fu_14920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="691" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_82" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_82_fu_14923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="692" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_54" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_54_fu_14929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="693" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_6_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_6_V_fu_14933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="694" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_55" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_55_fu_14939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="695" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_84" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_84_fu_13425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="696" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_56" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_56_fu_14415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="697" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_85" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_85_fu_14418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="698" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_57" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_57_fu_14424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="699" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_86" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_86_fu_11536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="700" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_15_fu_13431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="701" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_87" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_87_fu_13434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="702" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_16" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_16_fu_14428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="703" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_88" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_88_fu_14431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="704" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_58" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_58_fu_14943_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="705" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_89" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_89_fu_13440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="706" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_17" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_17_fu_14437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="707" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_90" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_90_fu_14440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="708" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_91" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_91_fu_13446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="709" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_92" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_92_fu_13452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="710" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_18_fu_14446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="711" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_93" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_93_fu_14449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="712" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_19" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_19_fu_14946_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="713" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_8_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_8_V_fu_14949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="714" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_59" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_59_fu_14955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="715" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_95" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_95_fu_14455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="716" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_60" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_60_fu_14959_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="717" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_96" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_96_fu_14461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="718" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_97" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_97_fu_14467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="719" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_61" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_61_fu_14962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="720" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_98" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_98_fu_14965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="721" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_62" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_62_fu_14971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="722" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_99" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_99_fu_14473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="723" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_63" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_63_fu_14479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="724" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_64" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_64_fu_14483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="725" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_101" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_101_fu_14487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="726" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_65" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_65_fu_14493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="727" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_102" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_102_fu_14497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="728" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_66" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_66_fu_14975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="729" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_9_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_9_V_fu_14978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="730" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_67" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_67_fu_14984_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="731" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_104" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_104_fu_13458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="732" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_105" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_105_fu_11542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="733" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_20_fu_14503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="734" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_106" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_106_fu_14506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="735" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_107" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_107_fu_14512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="736" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_68" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_68_fu_14988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="737" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_108" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_108_fu_14517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="738" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_109" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_109_fu_14523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="739" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_69" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_69_fu_14991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="740" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_110" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_110_fu_13464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="741" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_111" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_111_fu_14529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="742" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_21" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_21_fu_14994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="743" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_112" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_112_fu_14997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="744" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_10_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_10_V_fu_15003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="745" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_70" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_70_fu_15009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="746" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_114" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_114_fu_14534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="747" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_71" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_71_fu_14540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="748" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_115" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_115_fu_13470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="749" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_116" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_116_fu_13476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="750" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_72" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_72_fu_14544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="751" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_117" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_117_fu_14547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="752" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_73" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_73_fu_15013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="753" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_118" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_118_fu_14553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="754" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_22" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_22_fu_14559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="755" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_119" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_119_fu_13482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="756" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_74" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_74_fu_14563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="757" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_120" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_120_fu_14566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="758" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_75" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_75_fu_14572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="759" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_121" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_121_fu_14576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="760" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_76" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_76_fu_15016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="761" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_11_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_11_V_fu_15019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="762" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_77" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_77_fu_15025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="763" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_123" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_123_fu_13488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="764" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_78" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_78_fu_14582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="765" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_124" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_124_fu_14585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="766" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_79" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_79_fu_14591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="767" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_125" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_125_fu_11548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="768" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_23" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_23_fu_13494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="769" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_126" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_126_fu_13497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="770" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_24" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_24_fu_14595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="771" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_127" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_127_fu_14598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="772" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_80" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_80_fu_15029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="773" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_128" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_128_fu_13503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="774" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_25" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_25_fu_14604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="775" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_129" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_129_fu_14607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="776" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_130" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_130_fu_13509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="777" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_131" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_131_fu_11554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="778" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_26" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_26_fu_13515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="779" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_132" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_132_fu_13518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="780" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_81" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_81_fu_14613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="781" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_133" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_133_fu_14616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="782" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_82" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_82_fu_15032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="783" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_13_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_13_V_fu_15035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="784" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_83" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_83_fu_15041_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="785" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_135" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_135_fu_13524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="786" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_27" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_27_fu_14622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="787" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_136" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_136_fu_14625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="788" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_137" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_137_fu_13530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="789" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_138" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_138_fu_13536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="790" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_84" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_84_fu_14631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="791" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_139" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_139_fu_14634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="792" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_85" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_85_fu_15045_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="793" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_140" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_140_fu_13542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="794" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_86" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_86_fu_13547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="795" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_141" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_141_fu_13551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="796" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_87" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_87_fu_14640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="797" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_142" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_142_fu_13557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="798" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_88" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_88_fu_14643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="799" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_143" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_143_fu_14646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="800" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_144" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_144_fu_14652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="801" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_89" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_89_fu_15048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="802" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_14_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_14_V_fu_15051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="803" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_90" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_90_fu_15057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="804" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_146" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_146_fu_13563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="805" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_28" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_28_fu_14658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="806" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_147" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_147_fu_14661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="807" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_148" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_148_fu_13569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="808" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_149" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_149_fu_13575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="809" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_91" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_91_fu_14667_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="810" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_150" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_150_fu_14670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="811" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_92" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_92_fu_15061_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="812" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_151" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_151_fu_13581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="813" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_93" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_93_fu_14676_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="814" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_152" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_152_fu_14679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="815" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_153" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_153_fu_13587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="816" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_94" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_94_fu_13593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="817" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_154" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_154_fu_13597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="818" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_29" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_29_fu_13603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="819" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_155" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_155_fu_13607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="820" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_95" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_95_fu_14685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="821" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_156" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_156_fu_14688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="822" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_96" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_96_fu_15064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="823" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_15_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_15_V_fu_15067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="824" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_97" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_97_fu_15073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="825" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_158" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_158_fu_13613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="826" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_30" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_30_fu_13619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="827" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_159" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_159_fu_13623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="828" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_31" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_31_fu_14694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="829" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_160" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_160_fu_13629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="830" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_161" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_161_fu_13635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="831" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_98" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_98_fu_14697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="832" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_162" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_162_fu_14700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="833" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_99" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_99_fu_15077_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="834" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_163" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_163_fu_13641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="835" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_164" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_164_fu_14706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="836" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_165" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_165_fu_13647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="837" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_101" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_101_fu_14711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="838" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_166" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_166_fu_14714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="839" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_102" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_102_fu_15080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="840" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_16_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_16_V_fu_15083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="841" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_103" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_103_fu_15089_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="842" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_168" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_168_fu_14720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="843" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_104" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_104_fu_15093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="844" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_169" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_169_fu_13653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="845" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_32" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_32_fu_14726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="846" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_170" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_170_fu_14729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="847" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_105" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_105_fu_15096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="848" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_171" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_171_fu_15099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="849" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_172" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_172_fu_13658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="850" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_106" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_106_fu_13664_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="851" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_173" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_173_fu_13668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="852" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_107" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_107_fu_14735_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="853" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_174" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_174_fu_11560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="854" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_108" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_108_fu_14738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="855" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_175" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_175_fu_14741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="856" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_176" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_176_fu_14746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="857" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_109" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_109_fu_15105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="858" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_17_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_17_V_fu_15108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="859" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_110" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_110_fu_15114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="860" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_178" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_178_fu_13674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="861" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_111" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_111_fu_14752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="862" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_179" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_179_fu_13680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="863" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_33" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_33_fu_14755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="864" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_180" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_180_fu_14758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="865" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_181" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_181_fu_13686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="866" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_182" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_182_fu_11566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="867" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_112" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_112_fu_13692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="868" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_183" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_183_fu_13695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="869" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_113" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_113_fu_15118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="870" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_184" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_184_fu_15121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="871" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_185" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_185_fu_13701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="872" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_186" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_186_fu_11572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="873" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_114" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_114_fu_13707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="874" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_187" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_187_fu_13710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="875" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_115" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_115_fu_14764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="876" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_116" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_116_fu_14767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="877" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_34" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_34_fu_14770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="878" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_188" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_188_fu_14773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="879" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_189" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_189_fu_14779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="880" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_117" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_117_fu_15126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="881" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_18_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_18_V_fu_15129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="882" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_118" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_118_fu_15135_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="883" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_191" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_191_fu_13716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="884" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_119" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_119_fu_14785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="885" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_192" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_192_fu_13722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="886" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_193" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_193_fu_14788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="887" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_194" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_194_fu_14793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="888" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_195" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_195_fu_14799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="889" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_120" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_120_fu_14805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="890" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_196" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_196_fu_14809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="891" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_121" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_121_fu_15139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="892" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="xor_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="xor_ln703_fu_13728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="893" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_197" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_197_fu_13734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="894" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_35" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_35_fu_15142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="895" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_198" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_198_fu_15145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="896" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_19_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_19_V_fu_15151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="897" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_122" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_122_fu_15156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="34" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_fu_174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln_fu_180_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_fu_190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_fu_198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_fu_202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_9_fu_208_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_fu_216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_10_fu_222_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_fu_230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_fu_236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_fu_240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_11_fu_246_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_fu_254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_fu_260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_3_fu_266_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_fu_276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_fu_282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_fu_288_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_fu_296_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_fu_304_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_1_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_3_fu_318_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_12_fu_328_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_1_fu_336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_1_fu_340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_13_fu_346_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_1_fu_354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_14_fu_360_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_1_fu_368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_1_fu_374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_1_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_15_fu_384_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_1_fu_392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_1_fu_398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_1_fu_404_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="69" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_1_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_1_fu_420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_1_fu_426_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_1_fu_434_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_1_fu_442_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_2_fu_450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="75" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_4_fu_456_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_16_fu_466_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_2_fu_474_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_2_fu_478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_17_fu_484_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_2_fu_492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_18_fu_498_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_2_fu_506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_2_fu_512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_2_fu_516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_19_fu_522_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_2_fu_530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_2_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_2_fu_542_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_2_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_2_fu_558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_2_fu_564_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_2_fu_572_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_2_fu_580_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_3_fu_588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_5_fu_594_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_20_fu_604_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_3_fu_612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_3_fu_616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_21_fu_622_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_3_fu_630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_22_fu_636_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_3_fu_644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_3_fu_650_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_3_fu_654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_23_fu_660_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_3_fu_668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_3_fu_674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_5_fu_680_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_3_fu_690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_3_fu_696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_3_fu_702_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="112" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_4_fu_710_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="113" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_3_fu_718_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_4_fu_726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_6_fu_732_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_24_fu_742_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="117" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_4_fu_750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="118" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_4_fu_754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="119" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_25_fu_760_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="120" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_4_fu_768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="121" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_26_fu_774_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="122" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_4_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="123" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_4_fu_788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="124" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_4_fu_792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="125" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_27_fu_798_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="126" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_4_fu_806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="127" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_4_fu_812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="128" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_6_fu_818_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="129" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_4_fu_828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="130" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_4_fu_834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="131" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_4_fu_840_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="132" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_5_fu_848_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="133" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_4_fu_856_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="134" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_5_fu_864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="135" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_7_fu_870_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="136" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_28_fu_880_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="137" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_5_fu_888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="138" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_5_fu_892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="139" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_29_fu_898_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="140" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_5_fu_906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="141" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_30_fu_912_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="142" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_5_fu_920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="143" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_5_fu_926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="144" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_5_fu_930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="145" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_31_fu_936_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="146" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_5_fu_944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="147" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_5_fu_950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_8_fu_956_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_5_fu_966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_5_fu_972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_5_fu_978_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_6_fu_986_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_5_fu_994_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_6_fu_1002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_8_fu_1008_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_32" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_32_fu_1018_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_6_fu_1026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_6_fu_1030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_33" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_33_fu_1036_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_6_fu_1044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_34" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_34_fu_1050_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="162" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_6_fu_1058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="163" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_6_fu_1064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="164" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_6_fu_1068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="165" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_35" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_35_fu_1074_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_6_fu_1082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="167" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_6_fu_1088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="168" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_9_fu_1094_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_6_fu_1104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="170" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_6_fu_1110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_6_fu_1116_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_7_fu_1124_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="173" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_6_fu_1132_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="174" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_7_fu_1140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="175" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_9_fu_1146_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="176" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_36" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_36_fu_1156_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="177" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_7_fu_1164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_7_fu_1168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="179" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_37" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_37_fu_1174_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="180" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_7_fu_1182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_38" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_38_fu_1188_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="182" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_7_fu_1196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_7_fu_1202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_7_fu_1206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="185" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_39" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_39_fu_1212_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="186" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_7_fu_1220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="187" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_7_fu_1226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="188" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_s" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_s_fu_1232_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="189" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_7_fu_1242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="190" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_7_fu_1248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="191" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_7_fu_1254_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="192" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_8_fu_1262_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="193" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_7_fu_1270_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="194" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_8_fu_1278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="195" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_s" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_s_fu_1284_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="196" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_40" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_40_fu_1294_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="197" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_8_fu_1302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="198" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_8_fu_1306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="199" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_41" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_41_fu_1312_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="200" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_8_fu_1320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="201" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_42" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_42_fu_1326_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="202" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_8_fu_1334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="203" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_8_fu_1340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="204" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_8_fu_1344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="205" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_43" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_43_fu_1350_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="206" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_8_fu_1358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="207" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_8_fu_1364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="208" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_3_fu_1370_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="209" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_8_fu_1380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="210" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_8_fu_1386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="211" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_8_fu_1392_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="212" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_9_fu_1400_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="213" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_8_fu_1408_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="214" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_9_fu_1416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="215" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_1_fu_1422_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="216" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_44" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_44_fu_1432_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="217" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_9_fu_1440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="218" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_9_fu_1444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="219" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_45" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_45_fu_1450_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="220" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_9_fu_1458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_46" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_46_fu_1464_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="222" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_9_fu_1472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_9_fu_1478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="224" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_9_fu_1482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="225" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_47" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_47_fu_1488_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_9_fu_1496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="227" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_9_fu_1502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="228" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_7_fu_1508_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_9_fu_1518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="230" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_9_fu_1524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="231" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_9_fu_1530_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="232" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_10_fu_1538_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="233" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_9_fu_1546_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="234" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_10_fu_1554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="235" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_2_fu_1560_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="236" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_48" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_48_fu_1570_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="237" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_10_fu_1578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="238" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_10_fu_1582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="239" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_49" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_49_fu_1588_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="240" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_10_fu_1596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="241" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_50" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_50_fu_1602_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="242" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_10_fu_1610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="243" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_10_fu_1616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="244" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_10_fu_1620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="245" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_51" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_51_fu_1626_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="246" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_10_fu_1634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="247" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_10_fu_1640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="248" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_4_fu_1646_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="249" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_10_fu_1656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="250" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_10_fu_1662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="251" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_10_fu_1668_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="252" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_11_fu_1676_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="253" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_10_fu_1684_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="254" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_11_fu_1692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="255" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_10_fu_1698_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="256" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_52" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_52_fu_1708_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="257" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_11_fu_1716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="258" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_11_fu_1720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="259" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_53" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_53_fu_1726_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="260" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_11_fu_1734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="261" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_54" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_54_fu_1740_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="262" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_11_fu_1748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="263" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_11_fu_1754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="264" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_11_fu_1758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="265" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_55" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_55_fu_1764_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="266" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_11_fu_1772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="267" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_11_fu_1778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="268" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_10_fu_1784_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="269" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_11_fu_1794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="270" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_11_fu_1800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="271" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_11_fu_1806_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="272" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_12_fu_1814_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="273" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_11_fu_1822_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="274" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_12_fu_1830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="275" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_11_fu_1836_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="276" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_56" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_56_fu_1846_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="277" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_12_fu_1854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="278" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_12_fu_1858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="279" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_57" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_57_fu_1864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="280" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_12_fu_1872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="281" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_58" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_58_fu_1878_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="282" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_12_fu_1886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="283" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_12_fu_1892_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="284" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_12_fu_1896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="285" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_59" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_59_fu_1902_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="286" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_12_fu_1910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="287" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_12_fu_1916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="288" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_11_fu_1922_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="289" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_12_fu_1932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="290" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_12_fu_1938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="291" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_12_fu_1944_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="292" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_13_fu_1952_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="293" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_12_fu_1960_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="294" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_13_fu_1968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="295" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_12_fu_1974_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="296" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_60" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_60_fu_1984_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="297" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_13_fu_1992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="298" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_13_fu_1996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="299" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_61" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_61_fu_2002_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="300" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_13_fu_2010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="301" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_62" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_62_fu_2016_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="302" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_13_fu_2024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="303" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_13_fu_2030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="304" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_13_fu_2034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="305" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_63" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_63_fu_2040_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="306" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_13_fu_2048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="307" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_13_fu_2054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="308" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_12_fu_2060_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="309" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_13_fu_2070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="310" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_13_fu_2076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="311" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_13_fu_2082_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="312" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_14_fu_2090_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="313" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_13_fu_2098_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="314" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_14_fu_2106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="315" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_13_fu_2112_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="316" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_64" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_64_fu_2122_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="317" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_14_fu_2130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="318" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_14_fu_2134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="319" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_65" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_65_fu_2140_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="320" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_14_fu_2148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="321" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_66" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_66_fu_2154_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="322" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_14_fu_2162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="323" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_14_fu_2168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="324" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_14_fu_2172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="325" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_67" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_67_fu_2178_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="326" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_14_fu_2186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="327" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_14_fu_2192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="328" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_13_fu_2198_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="329" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_14_fu_2208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="330" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_14_fu_2214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="331" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_14_fu_2220_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="332" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_15_fu_2228_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="333" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_14_fu_2236_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="334" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_15_fu_2244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="335" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_14_fu_2250_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="336" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_68" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_68_fu_2260_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="337" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_15_fu_2268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="338" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_15_fu_2272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="339" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_69" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_69_fu_2278_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="340" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_15_fu_2286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="341" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_70" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_70_fu_2292_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="342" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_15_fu_2300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="343" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_15_fu_2306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="344" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_15_fu_2310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="345" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_71" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_71_fu_2316_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="346" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_15_fu_2324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="347" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_15_fu_2330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="348" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_14_fu_2336_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="349" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_15_fu_2346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="350" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_15_fu_2352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="351" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_15_fu_2358_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="352" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_16_fu_2366_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="353" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_15_fu_2374_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_3" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_3_fu_1020_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_fu_1027_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_fu_1031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln_fu_1037_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="mul_ln1118_fu_181_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="mul_ln1118_fu_181_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_1" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_1_fu_1045_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_fu_1053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_4" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_4_fu_443_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_1" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_1_fu_451_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_5" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_5_fu_455_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_2" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_2_fu_463_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_1" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_1_fu_467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_2" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_2_fu_1057_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_1" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_1_fu_1064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_7" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_7_fu_473_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_3" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_3_fu_481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_2" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_2_fu_485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_6_fu_491_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_2" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_2_fu_499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_8" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_8_fu_1068_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_4" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_4_fu_1075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_9" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_9_fu_1079_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_5" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_5_fu_1086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_3" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_3_fu_1090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_7_fu_1096_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_s" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_s_fu_503_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_6" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_6_fu_511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_4" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_4_fu_515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_8_fu_521_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_3" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_3_fu_529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_1" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1116_1_fu_1104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_1" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_1_fu_533_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_7" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_7_fu_541_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="69" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_2" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_2_fu_545_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_8" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_8_fu_553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_5" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_5_fu_557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_9_fu_563_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_4" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_4_fu_571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_6" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_6_fu_1107_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="75" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_9" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_9_fu_1114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_6" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_6_fu_1118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_s" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_s_fu_1124_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_fu_1132_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_2" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1116_2_fu_575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_10" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_10_fu_579_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_10" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_10_fu_587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_7" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_7_fu_591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_3" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_3_fu_597_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_1" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_1_fu_605_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_4" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_4_fu_609_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_2" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_2_fu_617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_11" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_11_fu_621_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_11" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_11_fu_629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_8" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_8_fu_633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_5_fu_639_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_5_fu_647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_10_fu_651_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_3" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_3_fu_659_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_3" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1116_3_fu_663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_1" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="tmp_1_fu_667_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_12" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_12_fu_675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_9" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_9_fu_679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_11_fu_685_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_6_fu_693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_4" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1116_4_fu_697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_12" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_12_fu_702_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_13" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_13_fu_710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_10" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_10_fu_714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_12_fu_720_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_4" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_4_fu_728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_3" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="mul_ln1118_3_fu_183_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_13_fu_1136_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_7_fu_1144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_14_fu_732_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_5_fu_740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_13" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_13_fu_744_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="112" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_14" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_14_fu_752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="113" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_11" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_11_fu_756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_15_fu_762_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_8_fu_770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_14" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_14_fu_774_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="117" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_15" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_15_fu_782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="118" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_12" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_12_fu_786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="119" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_16" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_16_fu_792_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="120" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_9_fu_800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="121" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_15" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_15_fu_804_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="122" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_16" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_16_fu_812_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="123" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_16" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_16_fu_816_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="124" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_17" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_17_fu_824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="125" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_13" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_13_fu_828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="126" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_17" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_17_fu_834_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="127" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_10_fu_842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="128" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_5" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1116_5_fu_846_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="129" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_18" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_18_fu_850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="130" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_17" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_17_fu_854_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="131" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_19" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_19_fu_862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="132" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_14" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_14_fu_866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="133" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_18_fu_1148_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="134" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_6_fu_1155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="135" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_18" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_18_fu_872_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="136" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_20" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_20_fu_880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="137" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_15" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_15_fu_884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="138" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_19" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_19_fu_1159_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="139" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_11_fu_1166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="140" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_2" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="tmp_2_fu_890_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="141" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_21" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_21_fu_898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="142" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_16" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_16_fu_902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="143" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_20_fu_908_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="144" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_12_fu_916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="145" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_6" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1116_6_fu_920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="146" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_3" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="tmp_3_fu_924_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="147" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_22" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_22_fu_932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_18" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_18_fu_936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_21" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_21_fu_1170_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_19" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_19_fu_942_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_23" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_23_fu_950_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_17" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_17_fu_954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_22" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_22_fu_960_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_7_fu_968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_fu_1177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_fu_972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_4" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_4_fu_1181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_2" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_2_fu_1184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_5_fu_1274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_3" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_3_fu_978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln703_fu_1277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="162" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_4" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_4_fu_1190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="163" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_6_fu_1196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="164" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_5_fu_1200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="165" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_7_fu_1280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_6_fu_1283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="167" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_7_fu_1289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="168" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_8_fu_1295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_3" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln703_3_fu_1206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="170" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_8_fu_984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_9_fu_1210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_9_fu_1213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="173" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_10_fu_1299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="174" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_10_fu_990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="175" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_11_fu_1219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="176" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_11_fu_996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="177" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_12_fu_1222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_12_fu_1225_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="179" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_13_fu_1231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="180" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_13_fu_1302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_1_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="acc_1_V_fu_1305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="182" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_14_fu_1311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_15_fu_1237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_15_fu_1243_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="185" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_16" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_16_fu_1002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="186" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_16" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_16_fu_1247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="187" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_17" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_17_fu_1250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="188" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_17" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_17_fu_1315_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="189" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_18_fu_1008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="190" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_1" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln703_1_fu_1256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="191" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_19" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_19_fu_1259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="192" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_2" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln703_2_fu_1318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="193" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_20_fu_1014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="194" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_18_fu_1265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="195" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_21" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_21_fu_1268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="196" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_19" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_19_fu_1321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="197" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_22" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_22_fu_1324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="198" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_2_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="acc_2_V_fu_1330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="199" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_20_fu_1336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="12" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496" contextFuncName="operator()" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="icmp_ln1496_fu_122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="13" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65" contextFuncName="operator()" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln65_fu_128_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="14" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_1" contextFuncName="operator()" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="icmp_ln1496_1_fu_133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="15" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="x_max_V" contextFuncName="operator()" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="x_max_V_fu_138_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="16" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sext_ln703" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="sext_ln703_fu_145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="17" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sext_ln703_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="sext_ln703_1_fu_148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="18" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sub_ln1193" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="sub_ln1193_fu_151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="19" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="tmp" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_fu_157_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="20" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="tmp_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_2_fu_165_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="21" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln786" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln786_fu_173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="22" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="and_ln786" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="and_ln786_fu_179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="23" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln340_3" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln340_3_fu_185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="24" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln340" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln340_fu_191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="25" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="or_ln340" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="or_ln340_fu_197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="26" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sext_ln703_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="sext_ln703_2_fu_203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="27" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sub_ln1193_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="sub_ln1193_1_fu_206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="28" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="tmp_4" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_4_fu_212_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="29" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="tmp_6" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_6_fu_220_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="30" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln786_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln786_1_fu_228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="31" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="and_ln786_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="and_ln786_1_fu_234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="32" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln340_4" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln340_4_fu_240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="33" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln340_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln340_1_fu_246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="34" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="or_ln340_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="or_ln340_1_fu_252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sext_ln703_3" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="sext_ln703_3_fu_258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sub_ln1193_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="sub_ln1193_2_fu_261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="tmp_7" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_7_fu_267_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="tmp_8" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_8_fu_275_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln786_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln786_2_fu_283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="and_ln786_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="and_ln786_2_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln340_5" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln340_5_fu_295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln340_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln340_2_fu_301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="or_ln340_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="or_ln340_2_fu_307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_activation.h" linenumber="144" name="tmp_1" contextFuncName="softmax_idx_from_real_val&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_1_fu_313_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="select_ln340" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln340_fu_323_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="select_ln388" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln388_fu_331_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="y_V" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="y_V_fu_339_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_activation.h" linenumber="255" name="zext_ln255" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="zext_ln255_fu_415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_activation.h" linenumber="144" name="tmp_3" contextFuncName="softmax_idx_from_real_val&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_3_fu_347_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="select_ln340_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln340_2_fu_357_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="select_ln388_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln388_1_fu_365_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="y_V_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="y_V_1_fu_373_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_activation.h" linenumber="255" name="zext_ln255_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="zext_ln255_1_fu_419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_activation.h" linenumber="144" name="tmp_5" contextFuncName="softmax_idx_from_real_val&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_5_fu_381_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="select_ln340_4" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln340_4_fu_391_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="select_ln388_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln388_2_fu_399_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="y_V_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="y_V_2_fu_407_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_activation.h" linenumber="255" name="zext_ln255_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="zext_ln255_2_fu_423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="add_ln703" contextFuncName="operator()" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="add_ln703_fu_427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="exp_sum_V" contextFuncName="operator()" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="exp_sum_V_fu_431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_activation.h" linenumber="144" name="y_V_3" contextFuncName="softmax_idx_from_real_val&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="y_V_3_reg_605" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_activation.h" linenumber="265" name="zext_ln265" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="zext_ln265_fu_446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="sext_ln1116" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="sext_ln1116_fu_450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="mul_ln1118" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="NN_final_mul_mul_18s_18s_26_3_1_U62" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="res_0_V_write_assign" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="ap_return_0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="mul_ln1118_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="NN_final_mul_mul_18s_18s_26_3_1_U63" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="res_1_V_write_assign" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="ap_return_1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="mul_ln1118_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="NN_final_mul_mul_18s_18s_26_3_1_U64" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="res_2_V_write_assign" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,2,5,3,0&gt;,softmax_config10&gt;" rtlName="ap_return_2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="33" filename="firmware/NN_final.cpp" linenumber="43" name="call_ret1" contextFuncName="NN_final" moduleName="NN_final" rtlName="call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"><\/item>
<item  id="48" filename="firmware/nnet_utils/nnet_dense.h" linenumber="41" name="call_ret2" contextFuncName="dense&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="NN_final" rtlName="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"><\/item>
<item  id="65" filename="firmware/NN_final.cpp" linenumber="51" name="call_ret3" contextFuncName="NN_final" moduleName="NN_final" rtlName="call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_93" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"><\/item>
<item  id="82" filename="firmware/nnet_utils/nnet_dense.h" linenumber="41" name="call_ret4" contextFuncName="dense&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="NN_final" rtlName="grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0_fu_131" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"><\/item>
<item  id="86" filename="firmware/nnet_utils/nnet_activation.h" linenumber="386" name="call_ret5" contextFuncName="softmax&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 2, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="NN_final" rtlName="grp_softmax_stable_ap_fixed_ap_fixed_16_2_5_3_0_softmax_config10_s_fu_157" latency="10" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml/Models/best_model/hls_prj"><\/item>
</annotationInfo>
