;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_SAR_Seq_Button */
ADC_SAR_Seq_Button_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000041
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_Seq_Button_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_Seq_Button_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_SAR_Seq_Button_intClock__DIV_ID EQU 0x00000041
ADC_SAR_Seq_Button_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_SAR_Seq_Button_intClock__PA_DIV_ID EQU 0x000000FF
ADC_SAR_Seq_Button_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_Button_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_Button_IRQ__INTC_MASK EQU 0x8000
ADC_SAR_Seq_Button_IRQ__INTC_NUMBER EQU 15
ADC_SAR_Seq_Button_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_SAR_Seq_Button_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_Button_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_Button_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_Button_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL8
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

/* LCD_Cntl_Port */
LCD_Cntl_Port_Sync_ctrl_reg__0__MASK EQU 0x01
LCD_Cntl_Port_Sync_ctrl_reg__0__POS EQU 0
LCD_Cntl_Port_Sync_ctrl_reg__1__MASK EQU 0x02
LCD_Cntl_Port_Sync_ctrl_reg__1__POS EQU 1
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
LCD_Cntl_Port_Sync_ctrl_reg__2__MASK EQU 0x04
LCD_Cntl_Port_Sync_ctrl_reg__2__POS EQU 2
LCD_Cntl_Port_Sync_ctrl_reg__3__MASK EQU 0x08
LCD_Cntl_Port_Sync_ctrl_reg__3__POS EQU 3
LCD_Cntl_Port_Sync_ctrl_reg__4__MASK EQU 0x10
LCD_Cntl_Port_Sync_ctrl_reg__4__POS EQU 4
LCD_Cntl_Port_Sync_ctrl_reg__5__MASK EQU 0x20
LCD_Cntl_Port_Sync_ctrl_reg__5__POS EQU 5
LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
LCD_Cntl_Port_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL2
LCD_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
LCD_Cntl_Port_Sync_ctrl_reg__MASK EQU 0x3F
LCD_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
LCD_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
LCD_Cntl_Port_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

/* PWMBacklight */
PWMBacklight_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWMBacklight_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWMBacklight_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWMBacklight_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWMBacklight_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWMBacklight_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWMBacklight_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWMBacklight_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWMBacklight_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWMBacklight_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWMBacklight_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWMBacklight_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWMBacklight_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWMBacklight_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWMBacklight_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Pin_JoyStick */
Pin_JoyStick__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_JoyStick__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_JoyStick__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_JoyStick__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_JoyStick__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_JoyStick__0__HSIOM_MASK EQU 0x0000000F
Pin_JoyStick__0__HSIOM_SHIFT EQU 0
Pin_JoyStick__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_JoyStick__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_JoyStick__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_JoyStick__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_JoyStick__0__MASK EQU 0x01
Pin_JoyStick__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_JoyStick__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_JoyStick__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_JoyStick__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_JoyStick__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_JoyStick__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_JoyStick__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_JoyStick__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_JoyStick__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_JoyStick__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_JoyStick__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_JoyStick__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_JoyStick__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_JoyStick__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_JoyStick__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_JoyStick__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_JoyStick__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_JoyStick__0__PORT EQU 3
Pin_JoyStick__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_JoyStick__0__SHIFT EQU 0
Pin_JoyStick__DR EQU CYREG_GPIO_PRT3_DR
Pin_JoyStick__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_JoyStick__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_JoyStick__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_JoyStick__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_JoyStick__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_JoyStick__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_JoyStick__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_JoyStick__MASK EQU 0x01
Pin_JoyStick__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_JoyStick__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_JoyStick__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_JoyStick__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_JoyStick__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_JoyStick__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_JoyStick__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_JoyStick__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_JoyStick__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_JoyStick__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_JoyStick__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_JoyStick__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_JoyStick__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_JoyStick__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_JoyStick__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_JoyStick__PC EQU CYREG_GPIO_PRT3_PC
Pin_JoyStick__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_JoyStick__PORT EQU 3
Pin_JoyStick__PS EQU CYREG_GPIO_PRT3_PS
Pin_JoyStick__SHIFT EQU 0

/* pinBacklight */
pinBacklight__0__DR EQU CYREG_GPIO_PRT0_DR
pinBacklight__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
pinBacklight__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
pinBacklight__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
pinBacklight__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
pinBacklight__0__HSIOM_MASK EQU 0x00000F00
pinBacklight__0__HSIOM_SHIFT EQU 8
pinBacklight__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
pinBacklight__0__INTR EQU CYREG_GPIO_PRT0_INTR
pinBacklight__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
pinBacklight__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
pinBacklight__0__MASK EQU 0x04
pinBacklight__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
pinBacklight__0__OUT_SEL_SHIFT EQU 4
pinBacklight__0__OUT_SEL_VAL EQU -1
pinBacklight__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinBacklight__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinBacklight__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinBacklight__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinBacklight__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinBacklight__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinBacklight__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinBacklight__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinBacklight__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinBacklight__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinBacklight__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinBacklight__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinBacklight__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinBacklight__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinBacklight__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinBacklight__0__PC EQU CYREG_GPIO_PRT0_PC
pinBacklight__0__PC2 EQU CYREG_GPIO_PRT0_PC2
pinBacklight__0__PORT EQU 0
pinBacklight__0__PS EQU CYREG_GPIO_PRT0_PS
pinBacklight__0__SHIFT EQU 2
pinBacklight__DR EQU CYREG_GPIO_PRT0_DR
pinBacklight__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
pinBacklight__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
pinBacklight__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
pinBacklight__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
pinBacklight__INTR EQU CYREG_GPIO_PRT0_INTR
pinBacklight__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
pinBacklight__INTSTAT EQU CYREG_GPIO_PRT0_INTR
pinBacklight__MASK EQU 0x04
pinBacklight__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinBacklight__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinBacklight__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinBacklight__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinBacklight__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinBacklight__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinBacklight__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinBacklight__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinBacklight__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinBacklight__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinBacklight__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinBacklight__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinBacklight__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinBacklight__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinBacklight__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinBacklight__PC EQU CYREG_GPIO_PRT0_PC
pinBacklight__PC2 EQU CYREG_GPIO_PRT0_PC2
pinBacklight__PORT EQU 0
pinBacklight__PS EQU CYREG_GPIO_PRT0_PS
pinBacklight__SHIFT EQU 2

/* pinDB4 */
pinDB4__0__DR EQU CYREG_GPIO_PRT1_DR
pinDB4__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pinDB4__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pinDB4__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pinDB4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
pinDB4__0__HSIOM_MASK EQU 0x0000F000
pinDB4__0__HSIOM_SHIFT EQU 12
pinDB4__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB4__0__INTR EQU CYREG_GPIO_PRT1_INTR
pinDB4__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB4__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pinDB4__0__MASK EQU 0x08
pinDB4__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
pinDB4__0__OUT_SEL_SHIFT EQU 6
pinDB4__0__OUT_SEL_VAL EQU 1
pinDB4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinDB4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinDB4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinDB4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinDB4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinDB4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinDB4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinDB4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinDB4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinDB4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinDB4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinDB4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinDB4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinDB4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinDB4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinDB4__0__PC EQU CYREG_GPIO_PRT1_PC
pinDB4__0__PC2 EQU CYREG_GPIO_PRT1_PC2
pinDB4__0__PORT EQU 1
pinDB4__0__PS EQU CYREG_GPIO_PRT1_PS
pinDB4__0__SHIFT EQU 3
pinDB4__DR EQU CYREG_GPIO_PRT1_DR
pinDB4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pinDB4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pinDB4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pinDB4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB4__INTR EQU CYREG_GPIO_PRT1_INTR
pinDB4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pinDB4__MASK EQU 0x08
pinDB4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinDB4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinDB4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinDB4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinDB4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinDB4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinDB4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinDB4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinDB4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinDB4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinDB4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinDB4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinDB4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinDB4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinDB4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinDB4__PC EQU CYREG_GPIO_PRT1_PC
pinDB4__PC2 EQU CYREG_GPIO_PRT1_PC2
pinDB4__PORT EQU 1
pinDB4__PS EQU CYREG_GPIO_PRT1_PS
pinDB4__SHIFT EQU 3

/* pinDB5 */
pinDB5__0__DR EQU CYREG_GPIO_PRT1_DR
pinDB5__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pinDB5__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pinDB5__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pinDB5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
pinDB5__0__HSIOM_MASK EQU 0x00000F00
pinDB5__0__HSIOM_SHIFT EQU 8
pinDB5__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB5__0__INTR EQU CYREG_GPIO_PRT1_INTR
pinDB5__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB5__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pinDB5__0__MASK EQU 0x04
pinDB5__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
pinDB5__0__OUT_SEL_SHIFT EQU 4
pinDB5__0__OUT_SEL_VAL EQU 0
pinDB5__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinDB5__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinDB5__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinDB5__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinDB5__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinDB5__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinDB5__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinDB5__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinDB5__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinDB5__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinDB5__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinDB5__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinDB5__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinDB5__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinDB5__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinDB5__0__PC EQU CYREG_GPIO_PRT1_PC
pinDB5__0__PC2 EQU CYREG_GPIO_PRT1_PC2
pinDB5__0__PORT EQU 1
pinDB5__0__PS EQU CYREG_GPIO_PRT1_PS
pinDB5__0__SHIFT EQU 2
pinDB5__DR EQU CYREG_GPIO_PRT1_DR
pinDB5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pinDB5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pinDB5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pinDB5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB5__INTR EQU CYREG_GPIO_PRT1_INTR
pinDB5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pinDB5__MASK EQU 0x04
pinDB5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinDB5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinDB5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinDB5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinDB5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinDB5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinDB5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinDB5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinDB5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinDB5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinDB5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinDB5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinDB5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinDB5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinDB5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinDB5__PC EQU CYREG_GPIO_PRT1_PC
pinDB5__PC2 EQU CYREG_GPIO_PRT1_PC2
pinDB5__PORT EQU 1
pinDB5__PS EQU CYREG_GPIO_PRT1_PS
pinDB5__SHIFT EQU 2

/* pinDB6 */
pinDB6__0__DR EQU CYREG_GPIO_PRT1_DR
pinDB6__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pinDB6__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pinDB6__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pinDB6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
pinDB6__0__HSIOM_MASK EQU 0x000000F0
pinDB6__0__HSIOM_SHIFT EQU 4
pinDB6__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB6__0__INTR EQU CYREG_GPIO_PRT1_INTR
pinDB6__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB6__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pinDB6__0__MASK EQU 0x02
pinDB6__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
pinDB6__0__OUT_SEL_SHIFT EQU 2
pinDB6__0__OUT_SEL_VAL EQU 3
pinDB6__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinDB6__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinDB6__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinDB6__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinDB6__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinDB6__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinDB6__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinDB6__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinDB6__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinDB6__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinDB6__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinDB6__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinDB6__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinDB6__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinDB6__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinDB6__0__PC EQU CYREG_GPIO_PRT1_PC
pinDB6__0__PC2 EQU CYREG_GPIO_PRT1_PC2
pinDB6__0__PORT EQU 1
pinDB6__0__PS EQU CYREG_GPIO_PRT1_PS
pinDB6__0__SHIFT EQU 1
pinDB6__DR EQU CYREG_GPIO_PRT1_DR
pinDB6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pinDB6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pinDB6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pinDB6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB6__INTR EQU CYREG_GPIO_PRT1_INTR
pinDB6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pinDB6__MASK EQU 0x02
pinDB6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinDB6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinDB6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinDB6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinDB6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinDB6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinDB6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinDB6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinDB6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinDB6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinDB6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinDB6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinDB6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinDB6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinDB6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinDB6__PC EQU CYREG_GPIO_PRT1_PC
pinDB6__PC2 EQU CYREG_GPIO_PRT1_PC2
pinDB6__PORT EQU 1
pinDB6__PS EQU CYREG_GPIO_PRT1_PS
pinDB6__SHIFT EQU 1

/* pinDB7 */
pinDB7__0__DR EQU CYREG_GPIO_PRT1_DR
pinDB7__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pinDB7__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pinDB7__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pinDB7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
pinDB7__0__HSIOM_MASK EQU 0x0000000F
pinDB7__0__HSIOM_SHIFT EQU 0
pinDB7__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB7__0__INTR EQU CYREG_GPIO_PRT1_INTR
pinDB7__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB7__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pinDB7__0__MASK EQU 0x01
pinDB7__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
pinDB7__0__OUT_SEL_SHIFT EQU 0
pinDB7__0__OUT_SEL_VAL EQU 2
pinDB7__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinDB7__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinDB7__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinDB7__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinDB7__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinDB7__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinDB7__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinDB7__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinDB7__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinDB7__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinDB7__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinDB7__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinDB7__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinDB7__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinDB7__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinDB7__0__PC EQU CYREG_GPIO_PRT1_PC
pinDB7__0__PC2 EQU CYREG_GPIO_PRT1_PC2
pinDB7__0__PORT EQU 1
pinDB7__0__PS EQU CYREG_GPIO_PRT1_PS
pinDB7__0__SHIFT EQU 0
pinDB7__DR EQU CYREG_GPIO_PRT1_DR
pinDB7__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pinDB7__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pinDB7__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pinDB7__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB7__INTR EQU CYREG_GPIO_PRT1_INTR
pinDB7__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinDB7__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pinDB7__MASK EQU 0x01
pinDB7__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinDB7__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinDB7__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinDB7__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinDB7__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinDB7__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinDB7__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinDB7__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinDB7__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinDB7__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinDB7__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinDB7__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinDB7__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinDB7__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinDB7__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinDB7__PC EQU CYREG_GPIO_PRT1_PC
pinDB7__PC2 EQU CYREG_GPIO_PRT1_PC2
pinDB7__PORT EQU 1
pinDB7__PS EQU CYREG_GPIO_PRT1_PS
pinDB7__SHIFT EQU 0

/* pinE */
pinE__0__DR EQU CYREG_GPIO_PRT0_DR
pinE__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
pinE__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
pinE__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
pinE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
pinE__0__HSIOM_MASK EQU 0x000F0000
pinE__0__HSIOM_SHIFT EQU 16
pinE__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
pinE__0__INTR EQU CYREG_GPIO_PRT0_INTR
pinE__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
pinE__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
pinE__0__MASK EQU 0x10
pinE__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
pinE__0__OUT_SEL_SHIFT EQU 8
pinE__0__OUT_SEL_VAL EQU 3
pinE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinE__0__PC EQU CYREG_GPIO_PRT0_PC
pinE__0__PC2 EQU CYREG_GPIO_PRT0_PC2
pinE__0__PORT EQU 0
pinE__0__PS EQU CYREG_GPIO_PRT0_PS
pinE__0__SHIFT EQU 4
pinE__DR EQU CYREG_GPIO_PRT0_DR
pinE__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
pinE__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
pinE__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
pinE__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
pinE__INTR EQU CYREG_GPIO_PRT0_INTR
pinE__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
pinE__INTSTAT EQU CYREG_GPIO_PRT0_INTR
pinE__MASK EQU 0x10
pinE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinE__PC EQU CYREG_GPIO_PRT0_PC
pinE__PC2 EQU CYREG_GPIO_PRT0_PC2
pinE__PORT EQU 0
pinE__PS EQU CYREG_GPIO_PRT0_PS
pinE__SHIFT EQU 4

/* pinPower */
pinPower__0__DR EQU CYREG_GPIO_PRT1_DR
pinPower__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pinPower__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pinPower__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pinPower__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
pinPower__0__HSIOM_MASK EQU 0x00F00000
pinPower__0__HSIOM_SHIFT EQU 20
pinPower__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinPower__0__INTR EQU CYREG_GPIO_PRT1_INTR
pinPower__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinPower__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pinPower__0__MASK EQU 0x20
pinPower__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinPower__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinPower__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinPower__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinPower__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinPower__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinPower__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinPower__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinPower__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinPower__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinPower__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinPower__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinPower__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinPower__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinPower__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinPower__0__PC EQU CYREG_GPIO_PRT1_PC
pinPower__0__PC2 EQU CYREG_GPIO_PRT1_PC2
pinPower__0__PORT EQU 1
pinPower__0__PS EQU CYREG_GPIO_PRT1_PS
pinPower__0__SHIFT EQU 5
pinPower__DR EQU CYREG_GPIO_PRT1_DR
pinPower__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pinPower__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pinPower__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pinPower__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinPower__INTR EQU CYREG_GPIO_PRT1_INTR
pinPower__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinPower__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pinPower__MASK EQU 0x20
pinPower__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinPower__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinPower__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinPower__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinPower__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinPower__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinPower__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinPower__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinPower__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinPower__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinPower__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinPower__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinPower__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinPower__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinPower__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinPower__PC EQU CYREG_GPIO_PRT1_PC
pinPower__PC2 EQU CYREG_GPIO_PRT1_PC2
pinPower__PORT EQU 1
pinPower__PS EQU CYREG_GPIO_PRT1_PS
pinPower__SHIFT EQU 5

/* pinRS */
pinRS__0__DR EQU CYREG_GPIO_PRT0_DR
pinRS__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
pinRS__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
pinRS__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
pinRS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
pinRS__0__HSIOM_MASK EQU 0x00F00000
pinRS__0__HSIOM_SHIFT EQU 20
pinRS__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
pinRS__0__INTR EQU CYREG_GPIO_PRT0_INTR
pinRS__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
pinRS__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
pinRS__0__MASK EQU 0x20
pinRS__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
pinRS__0__OUT_SEL_SHIFT EQU 10
pinRS__0__OUT_SEL_VAL EQU 0
pinRS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinRS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinRS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinRS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinRS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinRS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinRS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinRS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinRS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinRS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinRS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinRS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinRS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinRS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinRS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinRS__0__PC EQU CYREG_GPIO_PRT0_PC
pinRS__0__PC2 EQU CYREG_GPIO_PRT0_PC2
pinRS__0__PORT EQU 0
pinRS__0__PS EQU CYREG_GPIO_PRT0_PS
pinRS__0__SHIFT EQU 5
pinRS__DR EQU CYREG_GPIO_PRT0_DR
pinRS__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
pinRS__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
pinRS__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
pinRS__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
pinRS__INTR EQU CYREG_GPIO_PRT0_INTR
pinRS__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
pinRS__INTSTAT EQU CYREG_GPIO_PRT0_INTR
pinRS__MASK EQU 0x20
pinRS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
pinRS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
pinRS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
pinRS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
pinRS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
pinRS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
pinRS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
pinRS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
pinRS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
pinRS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
pinRS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
pinRS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
pinRS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
pinRS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
pinRS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
pinRS__PC EQU CYREG_GPIO_PRT0_PC
pinRS__PC2 EQU CYREG_GPIO_PRT0_PC2
pinRS__PORT EQU 0
pinRS__PS EQU CYREG_GPIO_PRT0_PS
pinRS__SHIFT EQU 5

/* pinReset */
pinReset__0__DR EQU CYREG_GPIO_PRT1_DR
pinReset__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pinReset__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pinReset__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pinReset__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
pinReset__0__HSIOM_MASK EQU 0x000F0000
pinReset__0__HSIOM_SHIFT EQU 16
pinReset__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinReset__0__INTR EQU CYREG_GPIO_PRT1_INTR
pinReset__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinReset__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pinReset__0__MASK EQU 0x10
pinReset__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinReset__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinReset__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinReset__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinReset__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinReset__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinReset__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinReset__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinReset__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinReset__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinReset__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinReset__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinReset__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinReset__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinReset__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinReset__0__PC EQU CYREG_GPIO_PRT1_PC
pinReset__0__PC2 EQU CYREG_GPIO_PRT1_PC2
pinReset__0__PORT EQU 1
pinReset__0__PS EQU CYREG_GPIO_PRT1_PS
pinReset__0__SHIFT EQU 4
pinReset__DR EQU CYREG_GPIO_PRT1_DR
pinReset__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pinReset__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pinReset__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pinReset__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinReset__INTR EQU CYREG_GPIO_PRT1_INTR
pinReset__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pinReset__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pinReset__MASK EQU 0x10
pinReset__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pinReset__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pinReset__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pinReset__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pinReset__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pinReset__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pinReset__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pinReset__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pinReset__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pinReset__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pinReset__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pinReset__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pinReset__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pinReset__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pinReset__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pinReset__PC EQU CYREG_GPIO_PRT1_PC
pinReset__PC2 EQU CYREG_GPIO_PRT1_PC2
pinReset__PORT EQU 1
pinReset__PS EQU CYREG_GPIO_PRT1_PS
pinReset__SHIFT EQU 4

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
