# do SIFO_Lab_2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:40:57 on Sep 24,2022
# vlog -work work SIFO_Lab_2.vo 
# -- Compiling module Block_2_D
# 
# Top level modules:
# 	Block_2_D
# End time: 16:40:57 on Sep 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:40:57 on Sep 24,2022
# vlog -work work B2Waveform.vwf.vt 
# -- Compiling module Block_2_D_vlg_vec_tst
# 
# Top level modules:
# 	Block_2_D_vlg_vec_tst
# End time: 16:40:57 on Sep 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Block_2_D_vlg_vec_tst 
# Start time: 16:40:57 on Sep 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.Block_2_D_vlg_vec_tst(fast)
# Loading work.Block_2_D(fast)
# Loading maxii_ver.maxii_io(fast)
# Loading maxii_ver.maxii_lcell(fast)
# Loading maxii_ver.maxii_asynch_lcell(fast)
# Loading maxii_ver.maxii_lcell_register(fast)
# Loading maxii_ver.maxii_lcell(fast__1)
# Loading maxii_ver.maxii_asynch_lcell(fast__1)
# Loading maxii_ver.maxii_lcell(fast__2)
# Loading maxii_ver.maxii_asynch_lcell(fast__2)
# Loading maxii_ver.maxii_lcell(fast__3)
# Loading maxii_ver.maxii_asynch_lcell(fast__3)
# Loading maxii_ver.maxii_lcell(fast__4)
# Loading maxii_ver.maxii_asynch_lcell(fast__4)
# Loading maxii_ver.maxii_lcell(fast__5)
# Loading maxii_ver.maxii_asynch_lcell(fast__5)
# Loading maxii_ver.maxii_lcell(fast__6)
# Loading maxii_ver.maxii_asynch_lcell(fast__6)
# Loading maxii_ver.maxii_io(fast__1)
# after#26
# ** Note: $finish    : B2Waveform.vwf.vt(49)
#    Time: 1 us  Iteration: 0  Instance: /Block_2_D_vlg_vec_tst
# End time: 16:40:58 on Sep 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
