Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Sep 21 22:16:01 2024
| Host         : TUF-F15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Test_2_wrapper_control_sets_placed.rpt
| Design       : Test_2_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   888 |
|    Minimum number of control sets                        |   888 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   728 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   888 |
| >= 0 to < 4        |   165 |
| >= 4 to < 6        |    74 |
| >= 6 to < 8        |    40 |
| >= 8 to < 10       |   141 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |    31 |
| >= 14 to < 16      |    20 |
| >= 16              |   392 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1822 |          494 |
| No           | No                    | Yes                    |             252 |           72 |
| No           | Yes                   | No                     |            1177 |          446 |
| Yes          | No                    | No                     |            3142 |          578 |
| Yes          | No                    | Yes                    |             144 |           24 |
| Yes          | Yes                   | No                     |           15131 |         3101 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                                                                                                                                    Enable Signal                                                                                                                                    |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                      | Test_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                             |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                            |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                             |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                             |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                         | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]           |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                 |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                        | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ps_addr_0[1]_i_1_n_0                                                                                                                                                                                              | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                2 |              2 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | Test_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                         |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                            |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                          |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                 |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                        | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                            |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                        | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | Test_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/state_reg                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                          |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                2 |              2 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                         | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]           |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                          |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                          |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                 |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/E[0]                                                                                                                                                                                              | Test_2_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                2 |              2 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/WBACK_ctrl/state_cnt[1]_i_1__0_n_0                                                                                                                                                                                           | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                2 |              2 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                            |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                         | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]           |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                         | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]           |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/E[0]                                                                                                                                                                                              | Test_2_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                 |                2 |              2 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/E[0]                                                                                                                                                                                              | Test_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_sequential_mem_state[1]_i_1_n_0                                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_wordsize[1]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                2 |              2 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/E[0]                                                                                                                                                                                              | Test_2_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[1]_4[0]                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/FSM_sequential_RDATA_imini_state_reg[1]_rep_2[0]                                                                                                                                                                           | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[1]_3[0]                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/FSM_sequential_RDATA_imini_state_reg[1]_rep_0[0]                                                                                                                                                                           | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                              |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                     |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i           |                2 |              3 |         1.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                           | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i           |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[1]_2[0]                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/cfg_layer_typ_reg[1]_rep__0_3[0]                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                              |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                3 |              3 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i           |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/ifm_smoother/FSM_onehot_state[2]_i_1__0_n_0                                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/ifm_smoother/in                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                           | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                          |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                           | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                          |                2 |              3 |         1.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/cfg_layer_typ_reg[1]_rep__0_1[0]                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                           | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                            | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/WBACK_ctrl/WBACK_gstate[2]_i_1_n_0                                                                                                                                                                                           | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                2 |              3 |         1.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                2 |              3 |         1.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aresetn_d_reg[0]                                                                                                                              |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                            | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                          |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/irq_state                                                                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                2 |              3 |         1.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                              |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/latched_is_lu                                                                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/instr_lui0                                                                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/cpu/decoded_rs1[0]_i_1_n_0                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                     |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                          |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/FSM_sequential_COMPS_gstate[2]_i_1_n_0                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/cfg_layer_typ_reg[1]_rep__0_2[0]                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                     |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/FSM_sequential_RDATA_imini_state_reg[1]_rep_1[0]                                                                                                                                                                           | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                            | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |              3 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                            | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                     |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                               |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              4 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              4 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              4 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              4 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/simpleuart/send_bitcnt                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/simpleuart/recv_state                                                                                                                                                                                                                              | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/o_quant_sel[3]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                        |                3 |              4 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_wstrb[3]_i_2_n_0                                                                                                                                                                                                                           | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_wstrb[3]_i_1_n_0                                                                                                                                                                               |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                        |                3 |              4 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/sel                                                                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/SS[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                     | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | Test_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                     | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                            |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                            |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                     | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_0/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_1/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_2/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                            |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | Test_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/instr_rem_i_1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/instr_mulhu_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                            |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                              | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                      |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/E[0]                                                                                                                                                                                                                                           | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              4 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/gen_wr.afull_r_reg                                                                             |                1 |              4 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                4 |              4 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                                         | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                1 |              5 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                        | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                         |                2 |              5 |         2.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                            |                1 |              5 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              5 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/instr_lhu_i_1_n_0                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                            |                1 |              5 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/latched_rd                                                                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                3 |              5 |         1.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state[2]_i_1_n_0                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                5 |              5 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                        | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                         |                2 |              5 |         2.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_rdata_q[11]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_rdata_q[19]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_rdata_q[24]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                            |                1 |              5 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                        | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                         |                1 |              5 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                        | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                         |                2 |              5 |         2.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                            |                1 |              5 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/stride_cnt[4]_i_1_n_0                                                                                                                                                                                             | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                1 |              5 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              5 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | Test_2_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | Test_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | Test_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | Test_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | Test_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | Test_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | Test_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                 |                2 |              6 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | Test_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              6 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_1[0]                                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                3 |              6 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | Test_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              6 |         1.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | Test_2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | Test_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | Test_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                4 |              6 |         1.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tdata[0]                                                                                                         |                2 |              6 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate[3]_i_1_n_0                                                                                                                                                                                           | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                5 |              7 |         1.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                            |                5 |              7 |         1.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/sel_9                                                                                                                                                                                                                                  | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued_reg_1                                                                                                                                     | Test_2_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                         |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued_reg_1                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                         |                1 |              7 |         7.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued_reg_1                                                                                                                                     | Test_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                         |                1 |              7 |         7.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              7 |         1.75 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                       | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                          |                2 |              7 |         3.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                            |                7 |              7 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                        |                2 |              7 |         3.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                            |                5 |              7 |         1.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_rdata_q[6]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                5 |              7 |         1.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                5 |              7 |         1.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_wmini_state                                                                                                                                                                                                 | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                6 |              7 |         1.17 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued_reg_1                                                                                                                                     | Test_2_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                         |                1 |              7 |         7.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                            |                6 |              7 |         1.17 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_19[1]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_20[8]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[0]_1[1]                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_18[5]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_20[1]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_19[4]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_20[5]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_19[6]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                3 |              8 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_18[3]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_18[0]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_19[7]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[0]_2[1]                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_18[2]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_20[0]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[0]_3[1]                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_19[0]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_19[3]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_20[4]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_20[7]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_18[6]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_18[4]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_19[8]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_18[8]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_19[5]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_20[6]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_19[2]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_20[3]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_18[7]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_wstrb_reg[3]_8[0]                                                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                            |                3 |              8 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/cfg_layer_typ_reg[0]_29[0]                                                                                                                                                                                        | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/cfg_layer_typ_reg[1]_rep__0[0]                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/cfg_layer_typ_reg[1]_rep__0[1]                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_wstrb_reg[3]_8[1]                                                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                1 |              8 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_wstrb_reg[3]_8[2]                                                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/FSM_onehot_state_reg[2]_1[1]                                                                                                                                                                                               | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/FSM_onehot_state_reg[2]_1[0]                                                                                                                                                                                               | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/FSM_onehot_state_reg[2]_1[2]                                                                                                                                                                                               | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[4][7]_i_1_n_0                                                                                                                                                                                             | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[16][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[17][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[13][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[20][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Test_2_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                          |                2 |              8 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[14][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[21][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                3 |              8 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[0][7]_i_1_n_0                                                                                                                                                                                             | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[10][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[1][7]_i_1_n_0                                                                                                                                                                                             | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[19][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[18][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[22][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[23][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[25][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[26][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[11][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[24][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[27][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf                                                                                                                                                                                                           | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[12][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[15][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[6][7]_i_1_n_0                                                                                                                                                                                             | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_13[0]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[8][7]_i_1_n_0                                                                                                                                                                                             | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_16[0]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_13[2]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Test_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                          |                3 |              8 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_16[1]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_16[3]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_15[0]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_15[2]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_13[1]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_13[4]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_12[2]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_12[1]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_12[0]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[30][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[3][7]_i_1_n_0                                                                                                                                                                                             | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Test_2_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                          |                2 |              8 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                          |                2 |              8 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                         |                2 |              8 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[28][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[5][7]_i_1_n_0                                                                                                                                                                                             | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[32][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[2][7]_i_1_n_0                                                                                                                                                                                             | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[7][7]_i_1_n_0                                                                                                                                                                                             | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[33][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                2 |              8 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[9][7]_i_1_n_0                                                                                                                                                                                             | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_20[2]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[29][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[34][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Test_2_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                          |                3 |              8 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf[31][7]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/iomem_ready_reg[0]                                                                                                                                                                                                         | Test_2_i/al_ultra96v2_0/inst/ifm_smoother/in                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/iomem_ready_reg[1]                                                                                                                                                                                                         | Test_2_i/al_ultra96v2_0/inst/ifm_smoother/in                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/iomem_ready_reg[2]                                                                                                                                                                                                         | Test_2_i/al_ultra96v2_0/inst/ifm_smoother/in                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/iomem_ready_reg[3]                                                                                                                                                                                                         | Test_2_i/al_ultra96v2_0/inst/ifm_smoother/in                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/iomem_ready_reg_1[2]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/iomem_ready_reg_1[3]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/iomem_ready_reg_1[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/iomem_ready_reg_1[1]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/kw_addr_0_0_reg[1][1]                                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/kw_addr_0_0_reg[1][2]                                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/kw_addr_0_0_reg[1][0]                                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg_1[1]                                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg_1[2]                                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg_1[0]                                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg_1[4]                                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg_0[0]                                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_wstrb_reg[3]_8[3]                                                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                1 |              8 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg[1]                                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg_0[1]                                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg[0]                                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg_0[2]                                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg[4]                                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg_0[4]                                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg[2]                                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                3 |              8 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_18[1]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_5[0]                                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                1 |              9 |         9.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              9 |         1.80 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                4 |              9 |         2.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                5 |              9 |         1.80 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                5 |              9 |         1.80 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                4 |              9 |         2.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                    | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                    |                2 |              9 |         4.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Test_2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                           |                1 |             10 |        10.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                           |                3 |             10 |         3.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]         |                3 |             10 |         3.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                           |                2 |             10 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Test_2_i/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                           |                2 |             10 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Test_2_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                           |                1 |             10 |        10.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                3 |             10 |         3.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |             10 |         3.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                2 |             10 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]         |                2 |             10 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Test_2_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                           |                1 |             10 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |             10 |        10.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_rdata_q[31]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             10 |         1.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                         | Test_2_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | Test_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                               |                3 |             11 |         3.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                         | Test_2_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                           |                4 |             11 |         2.75 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/decoded_imm[30]_i_1_n_0                                                                                                                                                                            |                4 |             11 |         2.75 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/WBACK_ctrl/FSM_onehot_state_reg[2]_1[0]                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               11 |             12 |         1.09 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Test_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                5 |             12 |         2.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Test_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Test_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             12 |         2.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             12 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             12 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Test_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                  | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                2 |             12 |         6.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Test_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Test_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                           |                3 |             12 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                4 |             12 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             12 |         2.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]         |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Test_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Test_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                3 |             12 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             13 |         2.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             13 |         3.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Test_2_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                5 |             13 |         2.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | Test_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                6 |             13 |         2.17 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             13 |         2.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Test_2_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                4 |             13 |         3.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Test_2_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                4 |             13 |         3.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             13 |         1.86 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                  |                5 |             13 |         2.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             13 |         3.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Test_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                5 |             13 |         2.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                          | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                    |                2 |             14 |         7.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                             | Test_2_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                4 |             14 |         3.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                          | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                    |                2 |             14 |         7.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                          | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                    |                3 |             14 |         4.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                          | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                    |                2 |             14 |         7.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                             | Test_2_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                4 |             14 |         3.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                             | Test_2_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                5 |             14 |         2.80 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                        | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                5 |             15 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                        | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                5 |             15 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                8 |             15 |         1.88 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | Test_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                5 |             15 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                4 |             15 |         3.75 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             15 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                        | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                6 |             15 |         2.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             15 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                6 |             15 |         2.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                5 |             15 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                        | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                5 |             15 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                4 |             15 |         3.75 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_16[2]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                              | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             16 |         3.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[0]_2[0]                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                              | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             16 |         3.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                              | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                6 |             16 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                           |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                               |                6 |             16 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                              | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                6 |             16 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg[3]                                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | Test_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg_1[3]                                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/read_mem_state_reg_0[3]                                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/in_x[15]_i_1_n_0                                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               10 |             16 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/in_y[15]_i_1_n_0                                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/kw_in_z                                                                                                                                                                                                           | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                7 |             16 |         2.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/kw_num_ou_z                                                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                6 |             16 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | Test_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ou_x[15]_i_1_n_0                                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                7 |             16 |         2.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[0]_1[0]                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               12 |             16 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[0]_3[0]                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_16bit_buffer[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_12[0]                                                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_15[1]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_13[3]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                8 |             18 |         2.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                7 |             18 |         2.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                8 |             18 |         2.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                7 |             18 |         2.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_9                                                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               14 |             20 |         1.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[4]_i_1_n_0                                                                                                                                                                                              | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                8 |             21 |         2.62 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             22 |         2.44 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                9 |             22 |         2.44 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             23 |         2.88 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Test_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                6 |             24 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Test_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                6 |             24 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                7 |             24 |         3.43 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Test_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                6 |             24 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_7[0]                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               11 |             24 |         2.18 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Test_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                7 |             24 |         3.43 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_21[0]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_6[0]                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               13 |             24 |         1.85 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_8[0]                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               16 |             24 |         1.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                            | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             25 |         6.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                           |                8 |             25 |         3.12 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                            | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             25 |         6.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                           |                6 |             25 |         4.17 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                            | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             25 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                            | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             25 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                           |                7 |             25 |         3.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                           |                6 |             25 |         4.17 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                             | Test_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |                8 |             26 |         3.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               21 |             27 |         1.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |               10 |             28 |         2.80 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |               11 |             28 |         2.55 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |               11 |             28 |         2.55 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |               12 |             28 |         2.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                         |                6 |             29 |         4.83 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |               16 |             30 |         1.88 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                7 |             30 |         4.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                6 |             30 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                8 |             30 |         3.75 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_addr[31]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               16 |             30 |         1.88 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ps_addr_0[31]_i_1_n_0                                                                                                                                                                                             | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               22 |             30 |         1.36 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/divisor                                                                                                                                                                                                                               | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/divisor[30]_i_1_n_0                                                                                                                                                                       |                4 |             31 |         7.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |         6.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                       |               18 |             32 |         1.78 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_2/mac_sum[31]_i_1__1_n_0                                                                                                                                                                                 | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                7 |             32 |         4.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_1/mac_sum[31]_i_1__15_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                7 |             32 |         4.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_0/mac_sum[31]_i_1__2_n_0                                                                                                                                                                                 | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               10 |             32 |         3.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_1/mac_sum[31]_i_1__3_n_0                                                                                                                                                                                 | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                6 |             32 |         5.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_2/mac_sum[31]_i_1__25_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                9 |             32 |         3.56 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_2/mac_sum[31]_i_1__4_n_0                                                                                                                                                                                 | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                9 |             32 |         3.56 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | Test_2_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                     |                9 |             32 |         3.56 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_0/mac_sum[31]_i_1__5_n_0                                                                                                                                                                                 | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                6 |             32 |         5.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | Test_2_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |               11 |             32 |         2.91 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/WBACK_ctrl/FSM_onehot_state_reg[2]_0[0]                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/read_mem_state_reg_1[0]                                                                                                                                                                                           | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_2/mac_sum[31]_i_1__7_n_0                                                                                                                                                                                 | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                9 |             32 |         3.56 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/mac_sum[31]_i_1__8_n_0                                                                                                                                                                                 | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               10 |             32 |         3.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_1/mac_sum[31]_i_1__9_n_0                                                                                                                                                                                 | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                8 |             32 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_2/mac_sum[31]_i_1__10_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                7 |             32 |         4.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | Test_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |               13 |             32 |         2.46 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                9 |             32 |         3.56 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_1/mac_0/mac_sum[31]_i_1__11_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                7 |             32 |         4.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_1/mac_1/mac_sum[31]_i_1__12_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                6 |             32 |         5.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_1/mac_2/mac_sum[31]_i_1__13_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               10 |             32 |         3.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | Test_2_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |               12 |             32 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/mac_sum[31]_i_1__14_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                9 |             32 |         3.56 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | Test_2_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                     |               13 |             32 |         2.46 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_16[0]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/dividend                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_1/mac_sum[31]_i_1__24_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                8 |             32 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/divisor                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/quotient                                                                                                                                                                                                                              | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/quotient_msk[31]_i_1_n_0                                                                                                                                                                  |                9 |             32 |         3.56 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/quotient_msk                                                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_div/quotient_msk[31]_i_1_n_0                                                                                                                                                                  |               10 |             32 |         3.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_17[0]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/pcpi_wr0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/reg_op1[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_1/quant_di_reg                                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/mem_wdata[31]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             32 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |               11 |             32 |         2.91 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/o_addr_0[31]_i_1_n_0                                                                                                                                                                                              | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               26 |             32 |         1.23 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/kw_addr_0_0[31]_i_1_n_0                                                                                                                                                                                           | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               13 |             32 |         2.46 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/b_addr_0[31]_i_1_n_0                                                                                                                                                                                              | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                7 |             32 |         4.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |               11 |             32 |         2.91 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/irq_mask                                                                                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               17 |             32 |         1.88 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_2/mac_sum[31]_i_1__22_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               10 |             32 |         3.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_0/quant_di_reg                                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/mac_sum[31]_i_1__21_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               11 |             32 |         2.91 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_0/mac_sum[31]_i_1__20_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             32 |         6.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | Test_2_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                     |               10 |             32 |         3.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | Test_2_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |               10 |             32 |         3.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_2/mac_sum[31]_i_1__19_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               10 |             32 |         3.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_1/mac_sum[31]_i_1__18_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                8 |             32 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                8 |             32 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_0/mac_sum[31]_i_1__17_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                8 |             32 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_2/quant_di_reg                                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/iomem_ready_reg_0[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0[31]_i_1_n_0                                                                                                                                                                                            | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               14 |             32 |         2.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[8][31]_i_1_n_0                                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               26 |             32 |         1.23 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[3][31]_i_1_n_0                                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               30 |             32 |         1.07 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[4][31]_i_1_n_0                                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               24 |             32 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |               14 |             32 |         2.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_2/mac_sum[31]_i_1__16_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                8 |             32 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                       |               18 |             32 |         1.78 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[7][31]_i_1_n_0                                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               28 |             32 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[21][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               21 |             32 |         1.52 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[29][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               23 |             32 |         1.39 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[31][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               27 |             32 |         1.19 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[5][31]_i_1_n_0                                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               30 |             32 |         1.07 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[28][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               26 |             32 |         1.23 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[24][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               25 |             32 |         1.28 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[26][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               24 |             32 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[2][31]_i_1_n_0                                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               28 |             32 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[32][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               22 |             32 |         1.45 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[25][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               25 |             32 |         1.28 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[27][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               25 |             32 |         1.28 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[34][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               26 |             32 |         1.23 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[20][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               28 |             32 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[9][31]_i_1_n_0                                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               28 |             32 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[33][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               25 |             32 |         1.28 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[19][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               25 |             32 |         1.28 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[6][31]_i_1_n_0                                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               27 |             32 |         1.19 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_0/mac_sum[31]_i_1__23_n_0                                                                                                                                                                                | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                5 |             32 |         6.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_3[0]                                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               22 |             32 |         1.45 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_11[0]                                                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               10 |             32 |         3.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_14[0]                                                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               20 |             32 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_8[0]                                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               11 |             32 |         2.91 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_7[0]                                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                5 |             32 |         6.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_4[0]                                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               16 |             32 |         2.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_2[0]                                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               12 |             32 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_15[0]                                                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                9 |             32 |         3.56 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[1]_rep__0_17[0]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               15 |             32 |         2.13 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | Test_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                     |               12 |             32 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_13[0]                                                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                7 |             32 |         4.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/FSM_onehot_state_reg[1]_10[0]                                                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               12 |             32 |         2.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[30][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               24 |             32 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[1][31]_i_1_n_0                                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               28 |             32 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[22][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               24 |             32 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[18][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               27 |             32 |         1.19 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[13][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               24 |             32 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[12][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               26 |             32 |         1.23 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[11][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               27 |             32 |         1.19 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[10][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               27 |             32 |         1.19 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf                                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               25 |             32 |         1.28 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[17][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               28 |             32 |         1.14 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[16][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               27 |             32 |         1.19 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[15][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               26 |             32 |         1.23 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[14][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               27 |             32 |         1.19 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[0][31]_i_1_n_0                                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               26 |             32 |         1.23 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |               10 |             32 |         3.20 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_1/mac_sum[31]_i_1__6_n_0                                                                                                                                                                                 | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                6 |             32 |         5.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                            |               14 |             32 |         2.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                            |                8 |             32 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/simpleuart/send_bitcnt                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/timer                                                                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               14 |             32 |         2.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/reg_op2[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/mac_sum[31]_i_1_n_0                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                5 |             32 |         6.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_1/mac_sum[31]_i_1__0_n_0                                                                                                                                                                                 | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |                6 |             32 |         5.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_multiplier_buf[23][31]_i_1_n_0                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               24 |             32 |         1.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                       |               18 |             32 |         1.78 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                       |               17 |             32 |         1.88 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                              | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                  |               10 |             34 |         3.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             34 |         2.12 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             34 |         6.80 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                              | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                  |               10 |             34 |         3.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                              | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                  |               10 |             34 |         3.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                              | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                  |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                6 |             34 |         5.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | Test_2_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                  |               11 |             34 |         3.09 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/i___6_n_0                                                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               18 |             35 |         1.94 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             35 |         7.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             35 |         7.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/FSM_onehot_state_reg[2]_0[0]                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               13 |             36 |         2.77 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             39 |         5.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             39 |         5.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | Test_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |               10 |             39 |         3.90 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | Test_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |               11 |             39 |         3.55 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             39 |         5.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                |                                                                                                                                                                                                                                         |                3 |             39 |        13.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             39 |         6.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                |                                                                                                                                                                                                                                         |                3 |             39 |        13.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             39 |         5.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             39 |         5.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             39 |         5.57 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                |                                                                                                                                                                                                                                         |                3 |             39 |        13.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                |                                                                                                                                                                                                                                         |                3 |             39 |        13.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             39 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             39 |         6.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             40 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             40 |         6.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             40 |         6.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             40 |         5.71 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             40 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             40 |         5.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             40 |         5.71 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             40 |         5.71 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Test_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                6 |             41 |         6.83 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Test_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                6 |             41 |         6.83 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Test_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                6 |             41 |         6.83 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Test_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                6 |             41 |         6.83 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |               13 |             42 |         3.23 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                             | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                |                5 |             42 |         8.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                             | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                |                4 |             42 |        10.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                             | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                |                6 |             42 |         7.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                8 |             42 |         5.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                             | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                |                4 |             42 |        10.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             44 |         5.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             44 |         5.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             44 |         5.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             44 |         5.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             44 |         5.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             44 |         5.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             44 |         5.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             44 |         5.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             46 |         3.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             46 |         3.83 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             46 |         2.88 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             46 |         3.83 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/dmacr_i_reg[2]                                                                                                                                                              | Test_2_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |               12 |             47 |         3.92 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/dmacr_i_reg[2]                                                                                                                                                              | Test_2_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |               11 |             47 |         4.27 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/dmacr_i_reg[2]                                                                                                                                                              | Test_2_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |               10 |             47 |         4.70 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/mul_counter[6]                                                                                                                                                                            |               23 |             47 |         2.04 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[1]_rep_0[0]                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               35 |             48 |         1.37 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                              | Test_2_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |               13 |             48 |         3.69 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_10[0]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               27 |             48 |         1.78 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_9[0]                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               23 |             48 |         2.09 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                              | Test_2_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |                9 |             48 |         5.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                              | Test_2_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |               11 |             48 |         4.36 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/instr_lui0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               20 |             48 |         2.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                6 |             52 |         8.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             53 |         6.62 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               18 |             53 |         2.94 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             53 |         6.62 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/dmacr_i_reg[2]                                                                                                                                                              | Test_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                       |               15 |             59 |         3.93 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                              | Test_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                  |               14 |             60 |         4.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/cpu_state_reg_n_0_[6]                                                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               15 |             62 |         4.13 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_2/quant_mul_result[62]_i_1__1_n_0                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               17 |             63 |         3.71 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_0/quant_mul_result[62]_i_1_n_0                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               14 |             63 |         4.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_1/quant_mul_result[62]_i_1__0_n_0                                                                                                                                                                                  | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               16 |             63 |         3.94 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i  |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               27 |             63 |         2.33 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             64 |        16.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/WBACK_ctrl/WBACK_gstate_reg[2]_0[0]                                                                                                                                                                                          | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/SR[0]                                                                                                                                                                                 |               23 |             64 |         2.78 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             64 |        16.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             64 |        16.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/count_instr                                                                                                                                                                                                                                    | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |                8 |             64 |         8.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             64 |        16.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/i___13_n_0                                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               31 |             68 |         2.19 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/E[0]                                                                                                                                                                                                              | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               29 |             68 |         2.34 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                       |               23 |             69 |         3.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |               21 |             69 |         3.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             69 |         2.88 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/FSM_sequential_COMPS_gstate_reg[0]_0[0]                                                                                                                                                                           | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               22 |             72 |         3.27 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_5[0]                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               37 |             72 |         1.95 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_2[0]                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               45 |             72 |         1.60 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_3[0]                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               38 |             72 |         1.89 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             72 |        14.40 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_4[0]                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               40 |             72 |         1.80 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_1[0]                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               44 |             72 |         1.64 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_wmini_state_reg[1]_rep_1[0]                                                                                                                                                                                 | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               31 |             72 |         2.32 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2]_0[0]                                                                                                                                                                                      | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               41 |             72 |         1.76 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/E[0]                                                                                                                                                                                                                       | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               38 |             72 |         1.89 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_wmini_state_reg[2]_0[0]                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               40 |             72 |         1.80 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                9 |             78 |         8.67 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/cpuregs/regs_reg_r1_0_31_0_13_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             80 |        16.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Test_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               10 |             91 |         9.10 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | Test_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |               26 |             91 |         3.50 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Test_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                9 |             91 |        10.11 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Test_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               10 |             91 |         9.10 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | Test_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |               28 |             91 |         3.25 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Test_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               10 |             91 |         9.10 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/FSM_onehot_state_reg[2][0]                                                                                                                                                                                        | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               22 |             96 |         4.36 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_onehot_state_reg[2][0]                                                                                                                                                                                        | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               45 |             96 |         2.13 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |            100 |        14.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |            100 |        14.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |            100 |        14.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |            100 |        14.29 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               23 |            103 |         4.48 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |            112 |        16.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                          |               47 |            150 |         3.19 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/cpu/pcpi_mul/reset_cnt_reg[2]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               36 |            166 |         4.61 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_2/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               50 |            188 |         3.76 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_2/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               47 |            188 |         4.00 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_1/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               50 |            188 |         3.76 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_2/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               45 |            188 |         4.18 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_1/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               46 |            188 |         4.09 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               38 |            188 |         4.95 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_0/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               39 |            188 |         4.82 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_1/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               48 |            188 |         3.92 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_1/mac_2/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               40 |            188 |         4.70 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_0/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               39 |            188 |         4.82 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_1/mac_0/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               41 |            188 |         4.59 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_1/mac_1/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               44 |            188 |         4.27 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               39 |            188 |         4.82 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_1/mac_0/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               42 |            188 |         4.48 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_2/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               48 |            188 |         3.92 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_2/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               51 |            188 |         3.69 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_2/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               44 |            188 |         4.27 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_2/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               42 |            188 |         4.48 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_1/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               44 |            188 |         4.27 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_1/mac_0/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               40 |            188 |         4.70 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_1/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               49 |            188 |         3.84 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_0/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               36 |            188 |         5.22 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_1/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               44 |            188 |         4.27 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_2/mac_1/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               45 |            188 |         4.18 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_0/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               35 |            188 |         5.37 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_2/mac_2/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               46 |            188 |         4.09 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Test_2_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_1/E[0]                                                                                                                                                                                                   | Test_2_i/al_ultra96v2_0/inst/soc/accel_controller/p_0_in                                                                                                                                                                                |               46 |            188 |         4.09 |
|  Test_2_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              470 |           1864 |         3.97 |
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


