// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config16_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_pp0_stage0 = 32'd16;
parameter    ap_ST_fsm_state7 = 32'd32;
parameter    ap_ST_fsm_state8 = 32'd64;
parameter    ap_ST_fsm_state9 = 32'd128;
parameter    ap_ST_fsm_state10 = 32'd256;
parameter    ap_ST_fsm_state11 = 32'd512;
parameter    ap_ST_fsm_state12 = 32'd1024;
parameter    ap_ST_fsm_state13 = 32'd2048;
parameter    ap_ST_fsm_state14 = 32'd4096;
parameter    ap_ST_fsm_state15 = 32'd8192;
parameter    ap_ST_fsm_state16 = 32'd16384;
parameter    ap_ST_fsm_state17 = 32'd32768;
parameter    ap_ST_fsm_state18 = 32'd65536;
parameter    ap_ST_fsm_state19 = 32'd131072;
parameter    ap_ST_fsm_state20 = 32'd262144;
parameter    ap_ST_fsm_state21 = 32'd524288;
parameter    ap_ST_fsm_state22 = 32'd1048576;
parameter    ap_ST_fsm_state23 = 32'd2097152;
parameter    ap_ST_fsm_state24 = 32'd4194304;
parameter    ap_ST_fsm_state25 = 32'd8388608;
parameter    ap_ST_fsm_state26 = 32'd16777216;
parameter    ap_ST_fsm_state27 = 32'd33554432;
parameter    ap_ST_fsm_state28 = 32'd67108864;
parameter    ap_ST_fsm_state29 = 32'd134217728;
parameter    ap_ST_fsm_state30 = 32'd268435456;
parameter    ap_ST_fsm_state31 = 32'd536870912;
parameter    ap_ST_fsm_state32 = 32'd1073741824;
parameter    ap_ST_fsm_state33 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [17:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [17:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [8:0] layer_in_V_9_address0;
reg    layer_in_V_9_ce0;
reg    layer_in_V_9_we0;
wire   [17:0] layer_in_V_9_q0;
reg   [31:0] sX_4;
reg   [31:0] sY_4;
reg   [31:0] pY_4;
reg   [31:0] pX_4;
wire   [8:0] w16_V_address0;
reg    w16_V_ce0;
wire   [671:0] w16_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln315_fu_1657_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state32;
reg   [17:0] acc_V_47_0_reg_979;
reg   [17:0] acc_V_46_0_reg_992;
reg   [17:0] acc_V_45_0_reg_1005;
reg   [17:0] acc_V_44_0_reg_1018;
reg   [17:0] acc_V_43_0_reg_1031;
reg   [17:0] acc_V_42_0_reg_1044;
reg   [17:0] acc_V_41_0_reg_1057;
reg   [17:0] acc_V_40_0_reg_1070;
reg   [17:0] acc_V_39_0_reg_1083;
reg   [17:0] acc_V_38_0_reg_1096;
reg   [17:0] acc_V_37_0_reg_1109;
reg   [17:0] acc_V_36_0_reg_1122;
reg   [17:0] acc_V_35_0_reg_1135;
reg   [17:0] acc_V_34_0_reg_1148;
reg   [17:0] acc_V_33_0_reg_1161;
reg   [17:0] acc_V_32_0_reg_1174;
reg   [17:0] acc_V_31_0_reg_1187;
reg   [17:0] acc_V_30_0_reg_1200;
reg   [17:0] acc_V_29_0_reg_1213;
reg   [17:0] acc_V_28_0_reg_1226;
reg   [17:0] acc_V_27_0_reg_1239;
reg   [17:0] acc_V_26_0_reg_1252;
reg   [17:0] acc_V_25_0_reg_1265;
reg   [17:0] acc_V_24_0_reg_1278;
reg   [17:0] acc_V_23_0_reg_1291;
reg   [17:0] acc_V_22_0_reg_1304;
reg   [17:0] acc_V_21_0_reg_1317;
reg   [17:0] acc_V_20_0_reg_1330;
reg   [17:0] acc_V_19_0_reg_1343;
reg   [17:0] acc_V_18_0_reg_1356;
reg   [17:0] acc_V_17_0_reg_1369;
reg   [17:0] acc_V_16_0_reg_1382;
reg   [17:0] acc_V_15_0_reg_1395;
reg   [17:0] acc_V_14_0_reg_1408;
reg   [17:0] acc_V_13_0_reg_1421;
reg   [17:0] acc_V_12_0_reg_1434;
reg   [17:0] acc_V_11_0_reg_1447;
reg   [17:0] acc_V_10_0_reg_1460;
reg   [17:0] acc_V_9_0_reg_1473;
reg   [17:0] acc_V_8_0_reg_1486;
reg   [17:0] acc_V_7_0_reg_1499;
reg   [17:0] acc_V_6_0_reg_1512;
reg   [17:0] acc_V_5_0_reg_1525;
reg   [17:0] acc_V_4_0_reg_1538;
reg   [17:0] acc_V_3_0_reg_1551;
reg   [17:0] acc_V_2_0_reg_1564;
reg   [17:0] acc_V_1_0_reg_1577;
reg   [17:0] acc_V_0_0_reg_1590;
reg   [8:0] in_index_reg_1603;
reg    ap_block_state1;
wire   [8:0] i_fu_1651_p2;
reg   [8:0] i_reg_3842;
wire    ap_CS_fsm_state2;
wire   [5:0] i1_fu_1663_p2;
reg    ap_block_state3;
reg   [31:0] sX_4_load_reg_3855;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done;
wire   [0:0] icmp_ln326_fu_1678_p2;
reg   [0:0] icmp_ln326_reg_3860;
reg   [31:0] sY_4_load_reg_3865;
wire   [0:0] icmp_ln326_13_fu_1688_p2;
reg   [0:0] icmp_ln326_13_reg_3870;
reg   [31:0] pY_4_load_reg_3875;
reg   [31:0] pX_4_load_reg_3881;
wire   [0:0] and_ln326_10_fu_1746_p2;
reg   [0:0] and_ln326_10_reg_3887;
wire   [0:0] icmp_ln324_fu_1752_p2;
reg   [0:0] icmp_ln324_reg_3891;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [8:0] ir_fu_1758_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [17:0] acc_0_V_fu_2872_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [17:0] acc_1_V_fu_2878_p2;
wire   [17:0] acc_2_V_fu_2884_p2;
wire   [17:0] acc_3_V_fu_2890_p2;
wire   [17:0] acc_4_V_fu_2896_p2;
wire   [17:0] acc_5_V_fu_2902_p2;
wire   [17:0] acc_6_V_fu_2908_p2;
wire   [17:0] acc_7_V_fu_2914_p2;
wire   [17:0] acc_8_V_fu_2920_p2;
wire   [17:0] acc_9_V_fu_2926_p2;
wire   [17:0] acc_10_V_fu_2932_p2;
wire   [17:0] acc_11_V_fu_2938_p2;
wire   [17:0] acc_12_V_fu_2944_p2;
wire   [17:0] acc_13_V_fu_2950_p2;
wire   [17:0] acc_14_V_fu_2956_p2;
wire   [17:0] acc_15_V_fu_2962_p2;
wire   [17:0] acc_16_V_fu_2968_p2;
wire   [17:0] acc_17_V_fu_2974_p2;
wire   [17:0] acc_18_V_fu_2980_p2;
wire   [17:0] acc_19_V_fu_2986_p2;
wire   [17:0] acc_20_V_fu_2992_p2;
wire   [17:0] acc_21_V_fu_2998_p2;
wire   [17:0] acc_22_V_fu_3004_p2;
wire   [17:0] acc_23_V_fu_3010_p2;
wire   [17:0] acc_24_V_fu_3016_p2;
wire   [17:0] acc_25_V_fu_3022_p2;
wire   [17:0] acc_26_V_fu_3028_p2;
wire   [17:0] acc_27_V_fu_3034_p2;
wire   [17:0] acc_28_V_fu_3040_p2;
wire   [17:0] acc_29_V_fu_3046_p2;
wire   [17:0] acc_30_V_fu_3052_p2;
wire   [17:0] acc_31_V_fu_3058_p2;
wire   [17:0] acc_32_V_fu_3064_p2;
wire   [17:0] acc_33_V_fu_3070_p2;
wire   [17:0] acc_34_V_fu_3076_p2;
wire   [17:0] acc_35_V_fu_3082_p2;
wire   [17:0] acc_36_V_fu_3088_p2;
wire   [17:0] acc_37_V_fu_3094_p2;
wire   [17:0] acc_38_V_fu_3100_p2;
wire   [17:0] acc_39_V_fu_3106_p2;
wire   [17:0] acc_40_V_fu_3112_p2;
wire   [17:0] acc_41_V_fu_3118_p2;
wire   [17:0] acc_42_V_fu_3124_p2;
wire   [17:0] acc_43_V_fu_3130_p2;
wire   [17:0] acc_44_V_fu_3136_p2;
wire   [17:0] acc_45_V_fu_3142_p2;
wire   [17:0] acc_46_V_fu_3148_p2;
wire   [17:0] acc_47_V_fu_3154_p2;
wire   [5:0] i_ic_fu_3166_p2;
reg   [5:0] i_ic_reg_4153;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln338_fu_3160_p2;
wire   [0:0] icmp_ln346_fu_3177_p2;
reg   [0:0] icmp_ln346_reg_4163;
wire   [31:0] select_ln356_fu_3244_p3;
wire   [0:0] icmp_ln350_fu_3223_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg   [5:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [17:0] tmpdata_V_q0;
reg   [5:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [17:0] layer_out_i_d0;
wire   [17:0] layer_out_i_q0;
reg   [5:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [17:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_idle;
wire   [5:0] grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_data_V_ce0;
wire   [8:0] grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_output_V_we0;
wire   [17:0] grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_output_V_d0;
reg   [8:0] i_0_i_reg_957;
wire    ap_CS_fsm_state33;
reg   [5:0] i1_0_i_reg_968;
wire   [0:0] icmp_ln313_fu_1645_p2;
wire    ap_block_pp0_stage0;
reg   [5:0] i_ic_0_i_reg_1614;
wire    ap_CS_fsm_state30;
reg   [31:0] storemerge_i_reg_1625;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln317_fu_1669_p1;
wire   [63:0] zext_ln332_fu_1764_p1;
wire   [63:0] zext_ln340_fu_3172_p1;
wire   [31:0] select_ln361_fu_3198_p3;
wire   [31:0] add_ln354_fu_3228_p2;
wire   [31:0] add_ln359_fu_3182_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire   [30:0] tmp_11_fu_1698_p4;
wire   [30:0] tmp_12_fu_1718_p4;
wire   [0:0] icmp_ln326_14_fu_1708_p2;
wire   [0:0] icmp_ln326_15_fu_1728_p2;
wire   [0:0] and_ln326_9_fu_1740_p2;
wire   [0:0] and_ln326_fu_1734_p2;
wire  signed [13:0] trunc_ln332_fu_1770_p1;
wire  signed [28:0] mul_ln1118_fu_3263_p2;
wire  signed [13:0] tmp_238_fu_1791_p4;
wire  signed [28:0] mul_ln1118_193_fu_3270_p2;
wire  signed [13:0] tmp_239_fu_1814_p4;
wire  signed [28:0] mul_ln1118_194_fu_3277_p2;
wire  signed [13:0] tmp_240_fu_1837_p4;
wire  signed [28:0] mul_ln1118_195_fu_3284_p2;
wire  signed [13:0] tmp_241_fu_1860_p4;
wire  signed [28:0] mul_ln1118_196_fu_3291_p2;
wire  signed [13:0] tmp_242_fu_1883_p4;
wire  signed [28:0] mul_ln1118_197_fu_3298_p2;
wire  signed [13:0] tmp_243_fu_1906_p4;
wire  signed [28:0] mul_ln1118_198_fu_3305_p2;
wire  signed [13:0] tmp_244_fu_1929_p4;
wire  signed [28:0] mul_ln1118_199_fu_3312_p2;
wire  signed [13:0] tmp_245_fu_1952_p4;
wire  signed [28:0] mul_ln1118_200_fu_3319_p2;
wire  signed [13:0] tmp_246_fu_1975_p4;
wire  signed [28:0] mul_ln1118_201_fu_3326_p2;
wire  signed [13:0] tmp_247_fu_1998_p4;
wire  signed [28:0] mul_ln1118_202_fu_3333_p2;
wire  signed [13:0] tmp_248_fu_2021_p4;
wire  signed [28:0] mul_ln1118_203_fu_3340_p2;
wire  signed [13:0] tmp_249_fu_2044_p4;
wire  signed [28:0] mul_ln1118_204_fu_3347_p2;
wire  signed [13:0] tmp_250_fu_2067_p4;
wire  signed [28:0] mul_ln1118_205_fu_3354_p2;
wire  signed [13:0] tmp_251_fu_2090_p4;
wire  signed [28:0] mul_ln1118_206_fu_3361_p2;
wire  signed [13:0] tmp_252_fu_2113_p4;
wire  signed [28:0] mul_ln1118_207_fu_3368_p2;
wire  signed [13:0] tmp_253_fu_2136_p4;
wire  signed [28:0] mul_ln1118_208_fu_3375_p2;
wire  signed [13:0] tmp_254_fu_2159_p4;
wire  signed [28:0] mul_ln1118_209_fu_3382_p2;
wire  signed [13:0] tmp_255_fu_2182_p4;
wire  signed [28:0] mul_ln1118_210_fu_3389_p2;
wire  signed [13:0] tmp_256_fu_2205_p4;
wire  signed [28:0] mul_ln1118_211_fu_3396_p2;
wire  signed [13:0] tmp_257_fu_2228_p4;
wire  signed [28:0] mul_ln1118_212_fu_3403_p2;
wire  signed [13:0] tmp_258_fu_2251_p4;
wire  signed [28:0] mul_ln1118_213_fu_3410_p2;
wire  signed [13:0] tmp_259_fu_2274_p4;
wire  signed [28:0] mul_ln1118_214_fu_3417_p2;
wire  signed [13:0] tmp_260_fu_2297_p4;
wire  signed [28:0] mul_ln1118_215_fu_3424_p2;
wire  signed [13:0] tmp_261_fu_2320_p4;
wire  signed [28:0] mul_ln1118_216_fu_3431_p2;
wire  signed [13:0] tmp_262_fu_2343_p4;
wire  signed [28:0] mul_ln1118_217_fu_3438_p2;
wire  signed [13:0] tmp_263_fu_2366_p4;
wire  signed [28:0] mul_ln1118_218_fu_3445_p2;
wire  signed [13:0] tmp_264_fu_2389_p4;
wire  signed [28:0] mul_ln1118_219_fu_3452_p2;
wire  signed [13:0] tmp_265_fu_2412_p4;
wire  signed [28:0] mul_ln1118_220_fu_3459_p2;
wire  signed [13:0] tmp_266_fu_2435_p4;
wire  signed [28:0] mul_ln1118_221_fu_3466_p2;
wire  signed [13:0] tmp_267_fu_2458_p4;
wire  signed [28:0] mul_ln1118_222_fu_3473_p2;
wire  signed [13:0] tmp_268_fu_2481_p4;
wire  signed [28:0] mul_ln1118_223_fu_3480_p2;
wire  signed [13:0] tmp_269_fu_2504_p4;
wire  signed [28:0] mul_ln1118_224_fu_3487_p2;
wire  signed [13:0] tmp_270_fu_2527_p4;
wire  signed [28:0] mul_ln1118_225_fu_3494_p2;
wire  signed [13:0] tmp_271_fu_2550_p4;
wire  signed [28:0] mul_ln1118_226_fu_3501_p2;
wire  signed [13:0] tmp_272_fu_2573_p4;
wire  signed [28:0] mul_ln1118_227_fu_3508_p2;
wire  signed [13:0] tmp_273_fu_2596_p4;
wire  signed [28:0] mul_ln1118_228_fu_3515_p2;
wire  signed [13:0] tmp_274_fu_2619_p4;
wire  signed [28:0] mul_ln1118_229_fu_3522_p2;
wire  signed [13:0] tmp_275_fu_2642_p4;
wire  signed [28:0] mul_ln1118_230_fu_3529_p2;
wire  signed [13:0] tmp_276_fu_2665_p4;
wire  signed [28:0] mul_ln1118_231_fu_3536_p2;
wire  signed [13:0] tmp_277_fu_2688_p4;
wire  signed [28:0] mul_ln1118_232_fu_3543_p2;
wire  signed [13:0] tmp_278_fu_2711_p4;
wire  signed [28:0] mul_ln1118_233_fu_3550_p2;
wire  signed [13:0] tmp_279_fu_2734_p4;
wire  signed [28:0] mul_ln1118_234_fu_3557_p2;
wire  signed [13:0] tmp_280_fu_2757_p4;
wire  signed [28:0] mul_ln1118_235_fu_3564_p2;
wire  signed [13:0] tmp_281_fu_2780_p4;
wire  signed [28:0] mul_ln1118_236_fu_3571_p2;
wire  signed [13:0] tmp_282_fu_2803_p4;
wire  signed [28:0] mul_ln1118_237_fu_3578_p2;
wire  signed [13:0] tmp_283_fu_2826_p4;
wire  signed [28:0] mul_ln1118_238_fu_3585_p2;
wire  signed [13:0] tmp_284_fu_2849_p4;
wire  signed [28:0] mul_ln1118_239_fu_3592_p2;
wire   [17:0] trunc_ln_fu_1782_p4;
wire   [17:0] trunc_ln708_s_fu_1805_p4;
wire   [17:0] trunc_ln708_185_fu_1828_p4;
wire   [17:0] trunc_ln708_186_fu_1851_p4;
wire   [17:0] trunc_ln708_187_fu_1874_p4;
wire   [17:0] trunc_ln708_188_fu_1897_p4;
wire   [17:0] trunc_ln708_189_fu_1920_p4;
wire   [17:0] trunc_ln708_190_fu_1943_p4;
wire   [17:0] trunc_ln708_191_fu_1966_p4;
wire   [17:0] trunc_ln708_192_fu_1989_p4;
wire   [17:0] trunc_ln708_193_fu_2012_p4;
wire   [17:0] trunc_ln708_194_fu_2035_p4;
wire   [17:0] trunc_ln708_195_fu_2058_p4;
wire   [17:0] trunc_ln708_196_fu_2081_p4;
wire   [17:0] trunc_ln708_197_fu_2104_p4;
wire   [17:0] trunc_ln708_198_fu_2127_p4;
wire   [17:0] trunc_ln708_199_fu_2150_p4;
wire   [17:0] trunc_ln708_200_fu_2173_p4;
wire   [17:0] trunc_ln708_201_fu_2196_p4;
wire   [17:0] trunc_ln708_202_fu_2219_p4;
wire   [17:0] trunc_ln708_203_fu_2242_p4;
wire   [17:0] trunc_ln708_204_fu_2265_p4;
wire   [17:0] trunc_ln708_205_fu_2288_p4;
wire   [17:0] trunc_ln708_206_fu_2311_p4;
wire   [17:0] trunc_ln708_207_fu_2334_p4;
wire   [17:0] trunc_ln708_208_fu_2357_p4;
wire   [17:0] trunc_ln708_209_fu_2380_p4;
wire   [17:0] trunc_ln708_210_fu_2403_p4;
wire   [17:0] trunc_ln708_211_fu_2426_p4;
wire   [17:0] trunc_ln708_212_fu_2449_p4;
wire   [17:0] trunc_ln708_213_fu_2472_p4;
wire   [17:0] trunc_ln708_214_fu_2495_p4;
wire   [17:0] trunc_ln708_215_fu_2518_p4;
wire   [17:0] trunc_ln708_216_fu_2541_p4;
wire   [17:0] trunc_ln708_217_fu_2564_p4;
wire   [17:0] trunc_ln708_218_fu_2587_p4;
wire   [17:0] trunc_ln708_219_fu_2610_p4;
wire   [17:0] trunc_ln708_220_fu_2633_p4;
wire   [17:0] trunc_ln708_221_fu_2656_p4;
wire   [17:0] trunc_ln708_222_fu_2679_p4;
wire   [17:0] trunc_ln708_223_fu_2702_p4;
wire   [17:0] trunc_ln708_224_fu_2725_p4;
wire   [17:0] trunc_ln708_225_fu_2748_p4;
wire   [17:0] trunc_ln708_226_fu_2771_p4;
wire   [17:0] trunc_ln708_227_fu_2794_p4;
wire   [17:0] trunc_ln708_228_fu_2817_p4;
wire   [17:0] trunc_ln708_229_fu_2840_p4;
wire   [17:0] trunc_ln708_230_fu_2863_p4;
wire   [31:0] add_ln361_fu_3193_p2;
wire   [31:0] add_ln356_fu_3239_p2;
wire  signed [17:0] mul_ln1118_fu_3263_p1;
wire  signed [28:0] sext_ln1116_cast_fu_1774_p1;
wire  signed [17:0] mul_ln1118_193_fu_3270_p1;
wire  signed [17:0] mul_ln1118_194_fu_3277_p1;
wire  signed [17:0] mul_ln1118_195_fu_3284_p1;
wire  signed [17:0] mul_ln1118_196_fu_3291_p1;
wire  signed [17:0] mul_ln1118_197_fu_3298_p1;
wire  signed [17:0] mul_ln1118_198_fu_3305_p1;
wire  signed [17:0] mul_ln1118_199_fu_3312_p1;
wire  signed [17:0] mul_ln1118_200_fu_3319_p1;
wire  signed [17:0] mul_ln1118_201_fu_3326_p1;
wire  signed [17:0] mul_ln1118_202_fu_3333_p1;
wire  signed [17:0] mul_ln1118_203_fu_3340_p1;
wire  signed [17:0] mul_ln1118_204_fu_3347_p1;
wire  signed [17:0] mul_ln1118_205_fu_3354_p1;
wire  signed [17:0] mul_ln1118_206_fu_3361_p1;
wire  signed [17:0] mul_ln1118_207_fu_3368_p1;
wire  signed [17:0] mul_ln1118_208_fu_3375_p1;
wire  signed [17:0] mul_ln1118_209_fu_3382_p1;
wire  signed [17:0] mul_ln1118_210_fu_3389_p1;
wire  signed [17:0] mul_ln1118_211_fu_3396_p1;
wire  signed [17:0] mul_ln1118_212_fu_3403_p1;
wire  signed [17:0] mul_ln1118_213_fu_3410_p1;
wire  signed [17:0] mul_ln1118_214_fu_3417_p1;
wire  signed [17:0] mul_ln1118_215_fu_3424_p1;
wire  signed [17:0] mul_ln1118_216_fu_3431_p1;
wire  signed [17:0] mul_ln1118_217_fu_3438_p1;
wire  signed [17:0] mul_ln1118_218_fu_3445_p1;
wire  signed [17:0] mul_ln1118_219_fu_3452_p1;
wire  signed [17:0] mul_ln1118_220_fu_3459_p1;
wire  signed [17:0] mul_ln1118_221_fu_3466_p1;
wire  signed [17:0] mul_ln1118_222_fu_3473_p1;
wire  signed [17:0] mul_ln1118_223_fu_3480_p1;
wire  signed [17:0] mul_ln1118_224_fu_3487_p1;
wire  signed [17:0] mul_ln1118_225_fu_3494_p1;
wire  signed [17:0] mul_ln1118_226_fu_3501_p1;
wire  signed [17:0] mul_ln1118_227_fu_3508_p1;
wire  signed [17:0] mul_ln1118_228_fu_3515_p1;
wire  signed [17:0] mul_ln1118_229_fu_3522_p1;
wire  signed [17:0] mul_ln1118_230_fu_3529_p1;
wire  signed [17:0] mul_ln1118_231_fu_3536_p1;
wire  signed [17:0] mul_ln1118_232_fu_3543_p1;
wire  signed [17:0] mul_ln1118_233_fu_3550_p1;
wire  signed [17:0] mul_ln1118_234_fu_3557_p1;
wire  signed [17:0] mul_ln1118_235_fu_3564_p1;
wire  signed [17:0] mul_ln1118_236_fu_3571_p1;
wire  signed [17:0] mul_ln1118_237_fu_3578_p1;
wire  signed [17:0] mul_ln1118_238_fu_3585_p1;
wire  signed [17:0] mul_ln1118_239_fu_3592_p1;
reg   [31:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_769;
reg    ap_condition_771;
reg    ap_condition_509;
reg    ap_condition_691;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 32'd1;
#0 sX_4 = 32'd0;
#0 sY_4 = 32'd0;
#0 pY_4 = 32'd0;
#0 pX_4 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_start_reg = 1'b0;
end

conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_laysc4 #(
    .DataWidth( 18 ),
    .AddressRange( 432 ),
    .AddressWidth( 9 ))
layer_in_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_9_address0),
    .ce0(layer_in_V_9_ce0),
    .we0(layer_in_V_9_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_output_V_d0),
    .q0(layer_in_V_9_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_w16_V #(
    .DataWidth( 672 ),
    .AddressRange( 432 ),
    .AddressWidth( 9 ))
w16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w16_V_address0),
    .ce0(w16_V_ce0),
    .q0(w16_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_tmptde #(
    .DataWidth( 18 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config12_s_laypcA #(
    .DataWidth( 18 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_output_V_d0),
    .output_V_q0(layer_in_V_9_q0)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U165(
    .din0(trunc_ln332_fu_1770_p1),
    .din1(mul_ln1118_fu_3263_p1),
    .dout(mul_ln1118_fu_3263_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U166(
    .din0(tmp_238_fu_1791_p4),
    .din1(mul_ln1118_193_fu_3270_p1),
    .dout(mul_ln1118_193_fu_3270_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U167(
    .din0(tmp_239_fu_1814_p4),
    .din1(mul_ln1118_194_fu_3277_p1),
    .dout(mul_ln1118_194_fu_3277_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U168(
    .din0(tmp_240_fu_1837_p4),
    .din1(mul_ln1118_195_fu_3284_p1),
    .dout(mul_ln1118_195_fu_3284_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U169(
    .din0(tmp_241_fu_1860_p4),
    .din1(mul_ln1118_196_fu_3291_p1),
    .dout(mul_ln1118_196_fu_3291_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U170(
    .din0(tmp_242_fu_1883_p4),
    .din1(mul_ln1118_197_fu_3298_p1),
    .dout(mul_ln1118_197_fu_3298_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U171(
    .din0(tmp_243_fu_1906_p4),
    .din1(mul_ln1118_198_fu_3305_p1),
    .dout(mul_ln1118_198_fu_3305_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U172(
    .din0(tmp_244_fu_1929_p4),
    .din1(mul_ln1118_199_fu_3312_p1),
    .dout(mul_ln1118_199_fu_3312_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U173(
    .din0(tmp_245_fu_1952_p4),
    .din1(mul_ln1118_200_fu_3319_p1),
    .dout(mul_ln1118_200_fu_3319_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U174(
    .din0(tmp_246_fu_1975_p4),
    .din1(mul_ln1118_201_fu_3326_p1),
    .dout(mul_ln1118_201_fu_3326_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U175(
    .din0(tmp_247_fu_1998_p4),
    .din1(mul_ln1118_202_fu_3333_p1),
    .dout(mul_ln1118_202_fu_3333_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U176(
    .din0(tmp_248_fu_2021_p4),
    .din1(mul_ln1118_203_fu_3340_p1),
    .dout(mul_ln1118_203_fu_3340_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U177(
    .din0(tmp_249_fu_2044_p4),
    .din1(mul_ln1118_204_fu_3347_p1),
    .dout(mul_ln1118_204_fu_3347_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U178(
    .din0(tmp_250_fu_2067_p4),
    .din1(mul_ln1118_205_fu_3354_p1),
    .dout(mul_ln1118_205_fu_3354_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U179(
    .din0(tmp_251_fu_2090_p4),
    .din1(mul_ln1118_206_fu_3361_p1),
    .dout(mul_ln1118_206_fu_3361_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U180(
    .din0(tmp_252_fu_2113_p4),
    .din1(mul_ln1118_207_fu_3368_p1),
    .dout(mul_ln1118_207_fu_3368_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U181(
    .din0(tmp_253_fu_2136_p4),
    .din1(mul_ln1118_208_fu_3375_p1),
    .dout(mul_ln1118_208_fu_3375_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U182(
    .din0(tmp_254_fu_2159_p4),
    .din1(mul_ln1118_209_fu_3382_p1),
    .dout(mul_ln1118_209_fu_3382_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U183(
    .din0(tmp_255_fu_2182_p4),
    .din1(mul_ln1118_210_fu_3389_p1),
    .dout(mul_ln1118_210_fu_3389_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U184(
    .din0(tmp_256_fu_2205_p4),
    .din1(mul_ln1118_211_fu_3396_p1),
    .dout(mul_ln1118_211_fu_3396_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U185(
    .din0(tmp_257_fu_2228_p4),
    .din1(mul_ln1118_212_fu_3403_p1),
    .dout(mul_ln1118_212_fu_3403_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U186(
    .din0(tmp_258_fu_2251_p4),
    .din1(mul_ln1118_213_fu_3410_p1),
    .dout(mul_ln1118_213_fu_3410_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U187(
    .din0(tmp_259_fu_2274_p4),
    .din1(mul_ln1118_214_fu_3417_p1),
    .dout(mul_ln1118_214_fu_3417_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U188(
    .din0(tmp_260_fu_2297_p4),
    .din1(mul_ln1118_215_fu_3424_p1),
    .dout(mul_ln1118_215_fu_3424_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U189(
    .din0(tmp_261_fu_2320_p4),
    .din1(mul_ln1118_216_fu_3431_p1),
    .dout(mul_ln1118_216_fu_3431_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U190(
    .din0(tmp_262_fu_2343_p4),
    .din1(mul_ln1118_217_fu_3438_p1),
    .dout(mul_ln1118_217_fu_3438_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U191(
    .din0(tmp_263_fu_2366_p4),
    .din1(mul_ln1118_218_fu_3445_p1),
    .dout(mul_ln1118_218_fu_3445_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U192(
    .din0(tmp_264_fu_2389_p4),
    .din1(mul_ln1118_219_fu_3452_p1),
    .dout(mul_ln1118_219_fu_3452_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U193(
    .din0(tmp_265_fu_2412_p4),
    .din1(mul_ln1118_220_fu_3459_p1),
    .dout(mul_ln1118_220_fu_3459_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U194(
    .din0(tmp_266_fu_2435_p4),
    .din1(mul_ln1118_221_fu_3466_p1),
    .dout(mul_ln1118_221_fu_3466_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U195(
    .din0(tmp_267_fu_2458_p4),
    .din1(mul_ln1118_222_fu_3473_p1),
    .dout(mul_ln1118_222_fu_3473_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U196(
    .din0(tmp_268_fu_2481_p4),
    .din1(mul_ln1118_223_fu_3480_p1),
    .dout(mul_ln1118_223_fu_3480_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U197(
    .din0(tmp_269_fu_2504_p4),
    .din1(mul_ln1118_224_fu_3487_p1),
    .dout(mul_ln1118_224_fu_3487_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U198(
    .din0(tmp_270_fu_2527_p4),
    .din1(mul_ln1118_225_fu_3494_p1),
    .dout(mul_ln1118_225_fu_3494_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U199(
    .din0(tmp_271_fu_2550_p4),
    .din1(mul_ln1118_226_fu_3501_p1),
    .dout(mul_ln1118_226_fu_3501_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U200(
    .din0(tmp_272_fu_2573_p4),
    .din1(mul_ln1118_227_fu_3508_p1),
    .dout(mul_ln1118_227_fu_3508_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U201(
    .din0(tmp_273_fu_2596_p4),
    .din1(mul_ln1118_228_fu_3515_p1),
    .dout(mul_ln1118_228_fu_3515_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U202(
    .din0(tmp_274_fu_2619_p4),
    .din1(mul_ln1118_229_fu_3522_p1),
    .dout(mul_ln1118_229_fu_3522_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U203(
    .din0(tmp_275_fu_2642_p4),
    .din1(mul_ln1118_230_fu_3529_p1),
    .dout(mul_ln1118_230_fu_3529_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U204(
    .din0(tmp_276_fu_2665_p4),
    .din1(mul_ln1118_231_fu_3536_p1),
    .dout(mul_ln1118_231_fu_3536_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U205(
    .din0(tmp_277_fu_2688_p4),
    .din1(mul_ln1118_232_fu_3543_p1),
    .dout(mul_ln1118_232_fu_3543_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U206(
    .din0(tmp_278_fu_2711_p4),
    .din1(mul_ln1118_233_fu_3550_p1),
    .dout(mul_ln1118_233_fu_3550_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U207(
    .din0(tmp_279_fu_2734_p4),
    .din1(mul_ln1118_234_fu_3557_p1),
    .dout(mul_ln1118_234_fu_3557_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U208(
    .din0(tmp_280_fu_2757_p4),
    .din1(mul_ln1118_235_fu_3564_p1),
    .dout(mul_ln1118_235_fu_3564_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U209(
    .din0(tmp_281_fu_2780_p4),
    .din1(mul_ln1118_236_fu_3571_p1),
    .dout(mul_ln1118_236_fu_3571_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U210(
    .din0(tmp_282_fu_2803_p4),
    .din1(mul_ln1118_237_fu_3578_p1),
    .dout(mul_ln1118_237_fu_3578_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U211(
    .din0(tmp_283_fu_2826_p4),
    .din1(mul_ln1118_238_fu_3585_p1),
    .dout(mul_ln1118_238_fu_3585_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U212(
    .din0(tmp_284_fu_2849_p4),
    .din1(mul_ln1118_239_fu_3592_p1),
    .dout(mul_ln1118_239_fu_3592_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln313_fu_1645_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_start_reg <= 1'b0;
    end else begin
        if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1657_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1657_p2 == 1'd1))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_0_0_reg_1590 <= acc_0_V_fu_2872_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_1590 <= 18'd11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_10_0_reg_1460 <= acc_10_V_fu_2932_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_1460 <= 18'd261850;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_11_0_reg_1447 <= acc_11_V_fu_2938_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_1447 <= 18'd261610;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_12_0_reg_1434 <= acc_12_V_fu_2944_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_1434 <= 18'd261834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_13_0_reg_1421 <= acc_13_V_fu_2950_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_1421 <= 18'd261896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_14_0_reg_1408 <= acc_14_V_fu_2956_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_1408 <= 18'd261726;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_15_0_reg_1395 <= acc_15_V_fu_2962_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_1395 <= 18'd332;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_16_0_reg_1382 <= acc_16_V_fu_2968_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_1382 <= 18'd262108;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_17_0_reg_1369 <= acc_17_V_fu_2974_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_1369 <= 18'd261782;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_18_0_reg_1356 <= acc_18_V_fu_2980_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_1356 <= 18'd261980;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_19_0_reg_1343 <= acc_19_V_fu_2986_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_1343 <= 18'd16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_1_0_reg_1577 <= acc_1_V_fu_2878_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_1577 <= 18'd38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_20_0_reg_1330 <= acc_20_V_fu_2992_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_1330 <= 18'd74;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_21_0_reg_1317 <= acc_21_V_fu_2998_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_1317 <= 18'd209;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_22_0_reg_1304 <= acc_22_V_fu_3004_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_1304 <= 18'd262045;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_23_0_reg_1291 <= acc_23_V_fu_3010_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_1291 <= 18'd262011;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_24_0_reg_1278 <= acc_24_V_fu_3016_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_1278 <= 18'd261991;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_25_0_reg_1265 <= acc_25_V_fu_3022_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_1265 <= 18'd261953;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_26_0_reg_1252 <= acc_26_V_fu_3028_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_1252 <= 18'd30;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_27_0_reg_1239 <= acc_27_V_fu_3034_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_1239 <= 18'd52;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_28_0_reg_1226 <= acc_28_V_fu_3040_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_1226 <= 18'd261564;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_29_0_reg_1213 <= acc_29_V_fu_3046_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_1213 <= 18'd261837;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_2_0_reg_1564 <= acc_2_V_fu_2884_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_1564 <= 18'd262131;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_30_0_reg_1200 <= acc_30_V_fu_3052_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_1200 <= 18'd261986;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_31_0_reg_1187 <= acc_31_V_fu_3058_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_1187 <= 18'd188;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_32_0_reg_1174 <= acc_32_V_fu_3064_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_32_0_reg_1174 <= 18'd262060;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_33_0_reg_1161 <= acc_33_V_fu_3070_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_33_0_reg_1161 <= 18'd641;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_34_0_reg_1148 <= acc_34_V_fu_3076_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_34_0_reg_1148 <= 18'd261948;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_35_0_reg_1135 <= acc_35_V_fu_3082_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_35_0_reg_1135 <= 18'd47;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_36_0_reg_1122 <= acc_36_V_fu_3088_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_36_0_reg_1122 <= 18'd261990;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_37_0_reg_1109 <= acc_37_V_fu_3094_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_37_0_reg_1109 <= 18'd261669;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_38_0_reg_1096 <= acc_38_V_fu_3100_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_38_0_reg_1096 <= 18'd261952;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_39_0_reg_1083 <= acc_39_V_fu_3106_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_39_0_reg_1083 <= 18'd261894;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_3_0_reg_1551 <= acc_3_V_fu_2890_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_1551 <= 18'd261835;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_40_0_reg_1070 <= acc_40_V_fu_3112_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_40_0_reg_1070 <= 18'd261963;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_41_0_reg_1057 <= acc_41_V_fu_3118_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_41_0_reg_1057 <= 18'd262083;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_42_0_reg_1044 <= acc_42_V_fu_3124_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_42_0_reg_1044 <= 18'd261705;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_43_0_reg_1031 <= acc_43_V_fu_3130_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_43_0_reg_1031 <= 18'd261452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_44_0_reg_1018 <= acc_44_V_fu_3136_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_44_0_reg_1018 <= 18'd279;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_45_0_reg_1005 <= acc_45_V_fu_3142_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_45_0_reg_1005 <= 18'd261870;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_46_0_reg_992 <= acc_46_V_fu_3148_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_46_0_reg_992 <= 18'd262057;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_47_0_reg_979 <= acc_47_V_fu_3154_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_47_0_reg_979 <= 18'd525;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_4_0_reg_1538 <= acc_4_V_fu_2896_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_1538 <= 18'd422;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_5_0_reg_1525 <= acc_5_V_fu_2902_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_1525 <= 18'd379;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_6_0_reg_1512 <= acc_6_V_fu_2908_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_1512 <= 18'd16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_7_0_reg_1499 <= acc_7_V_fu_2914_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_1499 <= 18'd261996;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_8_0_reg_1486 <= acc_8_V_fu_2920_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_1486 <= 18'd261805;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_3891 == 1'd0))) begin
        acc_V_9_0_reg_1473 <= acc_9_V_fu_2926_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_1473 <= 18'd261821;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1657_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1657_p2 == 1'd0))) begin
        i1_0_i_reg_968 <= i1_fu_1663_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln313_fu_1645_p2 == 1'd0))) begin
        i1_0_i_reg_968 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        i_0_i_reg_957 <= i_reg_3842;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_957 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        i_ic_0_i_reg_1614 <= i_ic_reg_4153;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        i_ic_0_i_reg_1614 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_fu_1752_p2 == 1'd0))) begin
        in_index_reg_1603 <= ir_fu_1758_p2;
    end else if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_1603 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        if ((1'b1 == ap_condition_771)) begin
            pX_4 <= 32'd0;
        end else if ((1'b1 == ap_condition_769)) begin
            pX_4 <= add_ln359_fu_3182_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        if ((1'b1 == ap_condition_691)) begin
            pY_4 <= 32'd0;
        end else if ((1'b1 == ap_condition_509)) begin
            pY_4 <= add_ln354_fu_3228_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        if ((1'b1 == ap_condition_771)) begin
            sX_4 <= 32'd0;
        end else if ((1'b1 == ap_condition_769)) begin
            sX_4 <= select_ln361_fu_3198_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        if ((1'b1 == ap_condition_691)) begin
            storemerge_i_reg_1625 <= 32'd0;
        end else if ((1'b1 == ap_condition_509)) begin
            storemerge_i_reg_1625 <= select_ln356_fu_3244_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln326_10_reg_3887 <= and_ln326_10_fu_1746_p2;
        icmp_ln326_13_reg_3870 <= icmp_ln326_13_fu_1688_p2;
        icmp_ln326_reg_3860 <= icmp_ln326_fu_1678_p2;
        pX_4_load_reg_3881 <= pX_4;
        pY_4_load_reg_3875 <= pY_4;
        sX_4_load_reg_3855 <= sX_4;
        sY_4_load_reg_3865 <= sY_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln326_10_reg_3887) & (1'b1 == ap_CS_fsm_state31))) begin
        i_ic_reg_4153 <= i_ic_fu_3166_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_3842 <= i_fu_1651_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln324_reg_3891 <= icmp_ln324_fu_1752_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln338_fu_3160_p2 == 1'd1) | (1'd0 == and_ln326_10_reg_3887)))) begin
        icmp_ln346_reg_4163 <= icmp_ln346_fu_3177_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln346_reg_4163 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        sY_4 <= storemerge_i_reg_1625;
    end
end

always @ (*) begin
    if ((icmp_ln324_fu_1752_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_1645_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1657_p2 == 1'd0))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1657_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1657_p2 == 1'd0))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_1645_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_9_address0 = zext_ln332_fu_1764_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_9_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_output_V_address0;
    end else begin
        layer_in_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_9_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_output_V_ce0;
    end else begin
        layer_in_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_9_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_output_V_we0;
    end else begin
        layer_in_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address0 = zext_ln340_fu_3172_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state31))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state30))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d0 = acc_V_46_0_reg_992;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d0 = acc_V_44_0_reg_1018;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d0 = acc_V_42_0_reg_1044;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = acc_V_40_0_reg_1070;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = acc_V_38_0_reg_1096;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = acc_V_36_0_reg_1122;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = acc_V_34_0_reg_1148;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = acc_V_32_0_reg_1174;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = acc_V_30_0_reg_1200;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = acc_V_28_0_reg_1226;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = acc_V_26_0_reg_1252;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = acc_V_24_0_reg_1278;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = acc_V_22_0_reg_1304;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = acc_V_20_0_reg_1330;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = acc_V_18_0_reg_1356;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = acc_V_16_0_reg_1382;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = acc_V_14_0_reg_1408;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = acc_V_12_0_reg_1434;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = acc_V_10_0_reg_1460;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = acc_V_8_0_reg_1486;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = acc_V_6_0_reg_1512;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = acc_V_4_0_reg_1538;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d0 = acc_V_2_0_reg_1564;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d0 = acc_V_0_0_reg_1590;
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d1 = acc_V_47_0_reg_979;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d1 = acc_V_45_0_reg_1005;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d1 = acc_V_43_0_reg_1031;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = acc_V_41_0_reg_1057;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = acc_V_39_0_reg_1083;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = acc_V_37_0_reg_1109;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = acc_V_35_0_reg_1135;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = acc_V_33_0_reg_1161;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = acc_V_31_0_reg_1187;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = acc_V_29_0_reg_1213;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = acc_V_27_0_reg_1239;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = acc_V_25_0_reg_1265;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = acc_V_23_0_reg_1291;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = acc_V_21_0_reg_1317;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = acc_V_19_0_reg_1343;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = acc_V_17_0_reg_1369;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = acc_V_15_0_reg_1395;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = acc_V_13_0_reg_1421;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = acc_V_11_0_reg_1447;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = acc_V_9_0_reg_1473;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = acc_V_7_0_reg_1499;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = acc_V_5_0_reg_1525;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d1 = acc_V_3_0_reg_1551;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d1 = acc_V_1_0_reg_1577;
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state30))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state30))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1657_p2 == 1'd0))) begin
        tmpdata_V_address0 = zext_ln317_fu_1669_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1657_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1657_p2 == 1'd0))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1657_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1657_p2 == 1'd0))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w16_V_ce0 = 1'b1;
    end else begin
        w16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln313_fu_1645_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1657_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1657_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1657_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1657_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln326_10_fu_1746_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (1'd0 == and_ln326_10_fu_1746_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_1752_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_1752_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln338_fu_3160_p2 == 1'd1) | (1'd0 == and_ln326_10_reg_3887)))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_2872_p2 = (acc_V_0_0_reg_1590 + trunc_ln_fu_1782_p4);

assign acc_10_V_fu_2932_p2 = (acc_V_10_0_reg_1460 + trunc_ln708_193_fu_2012_p4);

assign acc_11_V_fu_2938_p2 = (acc_V_11_0_reg_1447 + trunc_ln708_194_fu_2035_p4);

assign acc_12_V_fu_2944_p2 = (acc_V_12_0_reg_1434 + trunc_ln708_195_fu_2058_p4);

assign acc_13_V_fu_2950_p2 = (acc_V_13_0_reg_1421 + trunc_ln708_196_fu_2081_p4);

assign acc_14_V_fu_2956_p2 = (acc_V_14_0_reg_1408 + trunc_ln708_197_fu_2104_p4);

assign acc_15_V_fu_2962_p2 = (acc_V_15_0_reg_1395 + trunc_ln708_198_fu_2127_p4);

assign acc_16_V_fu_2968_p2 = (acc_V_16_0_reg_1382 + trunc_ln708_199_fu_2150_p4);

assign acc_17_V_fu_2974_p2 = (acc_V_17_0_reg_1369 + trunc_ln708_200_fu_2173_p4);

assign acc_18_V_fu_2980_p2 = (acc_V_18_0_reg_1356 + trunc_ln708_201_fu_2196_p4);

assign acc_19_V_fu_2986_p2 = (acc_V_19_0_reg_1343 + trunc_ln708_202_fu_2219_p4);

assign acc_1_V_fu_2878_p2 = (acc_V_1_0_reg_1577 + trunc_ln708_s_fu_1805_p4);

assign acc_20_V_fu_2992_p2 = (acc_V_20_0_reg_1330 + trunc_ln708_203_fu_2242_p4);

assign acc_21_V_fu_2998_p2 = (acc_V_21_0_reg_1317 + trunc_ln708_204_fu_2265_p4);

assign acc_22_V_fu_3004_p2 = (acc_V_22_0_reg_1304 + trunc_ln708_205_fu_2288_p4);

assign acc_23_V_fu_3010_p2 = (acc_V_23_0_reg_1291 + trunc_ln708_206_fu_2311_p4);

assign acc_24_V_fu_3016_p2 = (acc_V_24_0_reg_1278 + trunc_ln708_207_fu_2334_p4);

assign acc_25_V_fu_3022_p2 = (acc_V_25_0_reg_1265 + trunc_ln708_208_fu_2357_p4);

assign acc_26_V_fu_3028_p2 = (acc_V_26_0_reg_1252 + trunc_ln708_209_fu_2380_p4);

assign acc_27_V_fu_3034_p2 = (acc_V_27_0_reg_1239 + trunc_ln708_210_fu_2403_p4);

assign acc_28_V_fu_3040_p2 = (acc_V_28_0_reg_1226 + trunc_ln708_211_fu_2426_p4);

assign acc_29_V_fu_3046_p2 = (acc_V_29_0_reg_1213 + trunc_ln708_212_fu_2449_p4);

assign acc_2_V_fu_2884_p2 = (acc_V_2_0_reg_1564 + trunc_ln708_185_fu_1828_p4);

assign acc_30_V_fu_3052_p2 = (acc_V_30_0_reg_1200 + trunc_ln708_213_fu_2472_p4);

assign acc_31_V_fu_3058_p2 = (acc_V_31_0_reg_1187 + trunc_ln708_214_fu_2495_p4);

assign acc_32_V_fu_3064_p2 = (acc_V_32_0_reg_1174 + trunc_ln708_215_fu_2518_p4);

assign acc_33_V_fu_3070_p2 = (acc_V_33_0_reg_1161 + trunc_ln708_216_fu_2541_p4);

assign acc_34_V_fu_3076_p2 = (acc_V_34_0_reg_1148 + trunc_ln708_217_fu_2564_p4);

assign acc_35_V_fu_3082_p2 = (acc_V_35_0_reg_1135 + trunc_ln708_218_fu_2587_p4);

assign acc_36_V_fu_3088_p2 = (acc_V_36_0_reg_1122 + trunc_ln708_219_fu_2610_p4);

assign acc_37_V_fu_3094_p2 = (acc_V_37_0_reg_1109 + trunc_ln708_220_fu_2633_p4);

assign acc_38_V_fu_3100_p2 = (acc_V_38_0_reg_1096 + trunc_ln708_221_fu_2656_p4);

assign acc_39_V_fu_3106_p2 = (acc_V_39_0_reg_1083 + trunc_ln708_222_fu_2679_p4);

assign acc_3_V_fu_2890_p2 = (acc_V_3_0_reg_1551 + trunc_ln708_186_fu_1851_p4);

assign acc_40_V_fu_3112_p2 = (acc_V_40_0_reg_1070 + trunc_ln708_223_fu_2702_p4);

assign acc_41_V_fu_3118_p2 = (acc_V_41_0_reg_1057 + trunc_ln708_224_fu_2725_p4);

assign acc_42_V_fu_3124_p2 = (acc_V_42_0_reg_1044 + trunc_ln708_225_fu_2748_p4);

assign acc_43_V_fu_3130_p2 = (acc_V_43_0_reg_1031 + trunc_ln708_226_fu_2771_p4);

assign acc_44_V_fu_3136_p2 = (acc_V_44_0_reg_1018 + trunc_ln708_227_fu_2794_p4);

assign acc_45_V_fu_3142_p2 = (acc_V_45_0_reg_1005 + trunc_ln708_228_fu_2817_p4);

assign acc_46_V_fu_3148_p2 = (acc_V_46_0_reg_992 + trunc_ln708_229_fu_2840_p4);

assign acc_47_V_fu_3154_p2 = (acc_V_47_0_reg_979 + trunc_ln708_230_fu_2863_p4);

assign acc_4_V_fu_2896_p2 = (acc_V_4_0_reg_1538 + trunc_ln708_187_fu_1874_p4);

assign acc_5_V_fu_2902_p2 = (acc_V_5_0_reg_1525 + trunc_ln708_188_fu_1897_p4);

assign acc_6_V_fu_2908_p2 = (acc_V_6_0_reg_1512 + trunc_ln708_189_fu_1920_p4);

assign acc_7_V_fu_2914_p2 = (acc_V_7_0_reg_1499 + trunc_ln708_190_fu_1943_p4);

assign acc_8_V_fu_2920_p2 = (acc_V_8_0_reg_1486 + trunc_ln708_191_fu_1966_p4);

assign acc_9_V_fu_2926_p2 = (acc_V_9_0_reg_1473 + trunc_ln708_192_fu_1989_p4);

assign add_ln354_fu_3228_p2 = (pY_4_load_reg_3875 + 32'd1);

assign add_ln356_fu_3239_p2 = (sY_4_load_reg_3865 + 32'd1);

assign add_ln359_fu_3182_p2 = (pX_4_load_reg_3881 + 32'd1);

assign add_ln361_fu_3193_p2 = (sX_4_load_reg_3855 + 32'd1);

assign and_ln326_10_fu_1746_p2 = (and_ln326_fu_1734_p2 & and_ln326_9_fu_1740_p2);

assign and_ln326_9_fu_1740_p2 = (icmp_ln326_15_fu_1728_p2 & icmp_ln326_14_fu_1708_p2);

assign and_ln326_fu_1734_p2 = (icmp_ln326_fu_1678_p2 & icmp_ln326_13_fu_1688_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1657_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1657_p2 == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_509 = (((icmp_ln346_fu_3177_p2 == 1'd1) & (icmp_ln350_fu_3223_p2 == 1'd0) & (1'd0 == and_ln326_10_reg_3887)) | ((icmp_ln346_fu_3177_p2 == 1'd1) & (icmp_ln338_fu_3160_p2 == 1'd1) & (icmp_ln350_fu_3223_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_691 = (((icmp_ln350_fu_3223_p2 == 1'd1) & (icmp_ln346_fu_3177_p2 == 1'd1) & (1'd0 == and_ln326_10_reg_3887)) | ((icmp_ln350_fu_3223_p2 == 1'd1) & (icmp_ln346_fu_3177_p2 == 1'd1) & (icmp_ln338_fu_3160_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_769 = (((icmp_ln346_fu_3177_p2 == 1'd0) & (1'd0 == and_ln326_10_reg_3887)) | ((icmp_ln338_fu_3160_p2 == 1'd1) & (icmp_ln346_fu_3177_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_771 = (((icmp_ln346_fu_3177_p2 == 1'd1) & (1'd0 == and_ln326_10_reg_3887)) | ((icmp_ln346_fu_3177_p2 == 1'd1) & (icmp_ln338_fu_3160_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config16_s_fu_1636_ap_start_reg;

assign i1_fu_1663_p2 = (i1_0_i_reg_968 + 6'd1);

assign i_fu_1651_p2 = (i_0_i_reg_957 + 9'd1);

assign i_ic_fu_3166_p2 = (i_ic_0_i_reg_1614 + 6'd1);

assign icmp_ln313_fu_1645_p2 = ((i_0_i_reg_957 == 9'd324) ? 1'b1 : 1'b0);

assign icmp_ln315_fu_1657_p2 = ((i1_0_i_reg_968 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_1752_p2 = ((in_index_reg_1603 == 9'd432) ? 1'b1 : 1'b0);

assign icmp_ln326_13_fu_1688_p2 = ((sY_4 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln326_14_fu_1708_p2 = (($signed(tmp_11_fu_1698_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_15_fu_1728_p2 = (($signed(tmp_12_fu_1718_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_1678_p2 = ((sX_4 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln338_fu_3160_p2 = ((i_ic_0_i_reg_1614 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln346_fu_3177_p2 = ((pX_4_load_reg_3881 == 32'd17) ? 1'b1 : 1'b0);

assign icmp_ln350_fu_3223_p2 = ((pY_4_load_reg_3875 == 32'd17) ? 1'b1 : 1'b0);

assign ir_fu_1758_p2 = (in_index_reg_1603 + 9'd1);

assign mul_ln1118_193_fu_3270_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_194_fu_3277_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_195_fu_3284_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_196_fu_3291_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_197_fu_3298_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_198_fu_3305_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_199_fu_3312_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_200_fu_3319_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_201_fu_3326_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_202_fu_3333_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_203_fu_3340_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_204_fu_3347_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_205_fu_3354_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_206_fu_3361_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_207_fu_3368_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_208_fu_3375_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_209_fu_3382_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_210_fu_3389_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_211_fu_3396_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_212_fu_3403_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_213_fu_3410_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_214_fu_3417_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_215_fu_3424_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_216_fu_3431_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_217_fu_3438_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_218_fu_3445_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_219_fu_3452_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_220_fu_3459_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_221_fu_3466_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_222_fu_3473_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_223_fu_3480_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_224_fu_3487_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_225_fu_3494_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_226_fu_3501_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_227_fu_3508_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_228_fu_3515_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_229_fu_3522_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_230_fu_3529_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_231_fu_3536_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_232_fu_3543_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_233_fu_3550_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_234_fu_3557_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_235_fu_3564_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_236_fu_3571_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_237_fu_3578_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_238_fu_3585_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_239_fu_3592_p1 = sext_ln1116_cast_fu_1774_p1;

assign mul_ln1118_fu_3263_p1 = sext_ln1116_cast_fu_1774_p1;

assign res_V_V_din = layer_out_i_q0;

assign select_ln356_fu_3244_p3 = ((icmp_ln326_13_reg_3870[0:0] === 1'b1) ? 32'd2 : add_ln356_fu_3239_p2);

assign select_ln361_fu_3198_p3 = ((icmp_ln326_reg_3860[0:0] === 1'b1) ? 32'd2 : add_ln361_fu_3193_p2);

assign sext_ln1116_cast_fu_1774_p1 = $signed(layer_in_V_9_q0);

assign start_out = real_start;

assign tmp_11_fu_1698_p4 = {{pY_4[31:1]}};

assign tmp_12_fu_1718_p4 = {{pX_4[31:1]}};

assign tmp_238_fu_1791_p4 = {{w16_V_q0[27:14]}};

assign tmp_239_fu_1814_p4 = {{w16_V_q0[41:28]}};

assign tmp_240_fu_1837_p4 = {{w16_V_q0[55:42]}};

assign tmp_241_fu_1860_p4 = {{w16_V_q0[69:56]}};

assign tmp_242_fu_1883_p4 = {{w16_V_q0[83:70]}};

assign tmp_243_fu_1906_p4 = {{w16_V_q0[97:84]}};

assign tmp_244_fu_1929_p4 = {{w16_V_q0[111:98]}};

assign tmp_245_fu_1952_p4 = {{w16_V_q0[125:112]}};

assign tmp_246_fu_1975_p4 = {{w16_V_q0[139:126]}};

assign tmp_247_fu_1998_p4 = {{w16_V_q0[153:140]}};

assign tmp_248_fu_2021_p4 = {{w16_V_q0[167:154]}};

assign tmp_249_fu_2044_p4 = {{w16_V_q0[181:168]}};

assign tmp_250_fu_2067_p4 = {{w16_V_q0[195:182]}};

assign tmp_251_fu_2090_p4 = {{w16_V_q0[209:196]}};

assign tmp_252_fu_2113_p4 = {{w16_V_q0[223:210]}};

assign tmp_253_fu_2136_p4 = {{w16_V_q0[237:224]}};

assign tmp_254_fu_2159_p4 = {{w16_V_q0[251:238]}};

assign tmp_255_fu_2182_p4 = {{w16_V_q0[265:252]}};

assign tmp_256_fu_2205_p4 = {{w16_V_q0[279:266]}};

assign tmp_257_fu_2228_p4 = {{w16_V_q0[293:280]}};

assign tmp_258_fu_2251_p4 = {{w16_V_q0[307:294]}};

assign tmp_259_fu_2274_p4 = {{w16_V_q0[321:308]}};

assign tmp_260_fu_2297_p4 = {{w16_V_q0[335:322]}};

assign tmp_261_fu_2320_p4 = {{w16_V_q0[349:336]}};

assign tmp_262_fu_2343_p4 = {{w16_V_q0[363:350]}};

assign tmp_263_fu_2366_p4 = {{w16_V_q0[377:364]}};

assign tmp_264_fu_2389_p4 = {{w16_V_q0[391:378]}};

assign tmp_265_fu_2412_p4 = {{w16_V_q0[405:392]}};

assign tmp_266_fu_2435_p4 = {{w16_V_q0[419:406]}};

assign tmp_267_fu_2458_p4 = {{w16_V_q0[433:420]}};

assign tmp_268_fu_2481_p4 = {{w16_V_q0[447:434]}};

assign tmp_269_fu_2504_p4 = {{w16_V_q0[461:448]}};

assign tmp_270_fu_2527_p4 = {{w16_V_q0[475:462]}};

assign tmp_271_fu_2550_p4 = {{w16_V_q0[489:476]}};

assign tmp_272_fu_2573_p4 = {{w16_V_q0[503:490]}};

assign tmp_273_fu_2596_p4 = {{w16_V_q0[517:504]}};

assign tmp_274_fu_2619_p4 = {{w16_V_q0[531:518]}};

assign tmp_275_fu_2642_p4 = {{w16_V_q0[545:532]}};

assign tmp_276_fu_2665_p4 = {{w16_V_q0[559:546]}};

assign tmp_277_fu_2688_p4 = {{w16_V_q0[573:560]}};

assign tmp_278_fu_2711_p4 = {{w16_V_q0[587:574]}};

assign tmp_279_fu_2734_p4 = {{w16_V_q0[601:588]}};

assign tmp_280_fu_2757_p4 = {{w16_V_q0[615:602]}};

assign tmp_281_fu_2780_p4 = {{w16_V_q0[629:616]}};

assign tmp_282_fu_2803_p4 = {{w16_V_q0[643:630]}};

assign tmp_283_fu_2826_p4 = {{w16_V_q0[657:644]}};

assign tmp_284_fu_2849_p4 = {{w16_V_q0[671:658]}};

assign trunc_ln332_fu_1770_p1 = w16_V_q0[13:0];

assign trunc_ln708_185_fu_1828_p4 = {{mul_ln1118_194_fu_3277_p2[28:11]}};

assign trunc_ln708_186_fu_1851_p4 = {{mul_ln1118_195_fu_3284_p2[28:11]}};

assign trunc_ln708_187_fu_1874_p4 = {{mul_ln1118_196_fu_3291_p2[28:11]}};

assign trunc_ln708_188_fu_1897_p4 = {{mul_ln1118_197_fu_3298_p2[28:11]}};

assign trunc_ln708_189_fu_1920_p4 = {{mul_ln1118_198_fu_3305_p2[28:11]}};

assign trunc_ln708_190_fu_1943_p4 = {{mul_ln1118_199_fu_3312_p2[28:11]}};

assign trunc_ln708_191_fu_1966_p4 = {{mul_ln1118_200_fu_3319_p2[28:11]}};

assign trunc_ln708_192_fu_1989_p4 = {{mul_ln1118_201_fu_3326_p2[28:11]}};

assign trunc_ln708_193_fu_2012_p4 = {{mul_ln1118_202_fu_3333_p2[28:11]}};

assign trunc_ln708_194_fu_2035_p4 = {{mul_ln1118_203_fu_3340_p2[28:11]}};

assign trunc_ln708_195_fu_2058_p4 = {{mul_ln1118_204_fu_3347_p2[28:11]}};

assign trunc_ln708_196_fu_2081_p4 = {{mul_ln1118_205_fu_3354_p2[28:11]}};

assign trunc_ln708_197_fu_2104_p4 = {{mul_ln1118_206_fu_3361_p2[28:11]}};

assign trunc_ln708_198_fu_2127_p4 = {{mul_ln1118_207_fu_3368_p2[28:11]}};

assign trunc_ln708_199_fu_2150_p4 = {{mul_ln1118_208_fu_3375_p2[28:11]}};

assign trunc_ln708_200_fu_2173_p4 = {{mul_ln1118_209_fu_3382_p2[28:11]}};

assign trunc_ln708_201_fu_2196_p4 = {{mul_ln1118_210_fu_3389_p2[28:11]}};

assign trunc_ln708_202_fu_2219_p4 = {{mul_ln1118_211_fu_3396_p2[28:11]}};

assign trunc_ln708_203_fu_2242_p4 = {{mul_ln1118_212_fu_3403_p2[28:11]}};

assign trunc_ln708_204_fu_2265_p4 = {{mul_ln1118_213_fu_3410_p2[28:11]}};

assign trunc_ln708_205_fu_2288_p4 = {{mul_ln1118_214_fu_3417_p2[28:11]}};

assign trunc_ln708_206_fu_2311_p4 = {{mul_ln1118_215_fu_3424_p2[28:11]}};

assign trunc_ln708_207_fu_2334_p4 = {{mul_ln1118_216_fu_3431_p2[28:11]}};

assign trunc_ln708_208_fu_2357_p4 = {{mul_ln1118_217_fu_3438_p2[28:11]}};

assign trunc_ln708_209_fu_2380_p4 = {{mul_ln1118_218_fu_3445_p2[28:11]}};

assign trunc_ln708_210_fu_2403_p4 = {{mul_ln1118_219_fu_3452_p2[28:11]}};

assign trunc_ln708_211_fu_2426_p4 = {{mul_ln1118_220_fu_3459_p2[28:11]}};

assign trunc_ln708_212_fu_2449_p4 = {{mul_ln1118_221_fu_3466_p2[28:11]}};

assign trunc_ln708_213_fu_2472_p4 = {{mul_ln1118_222_fu_3473_p2[28:11]}};

assign trunc_ln708_214_fu_2495_p4 = {{mul_ln1118_223_fu_3480_p2[28:11]}};

assign trunc_ln708_215_fu_2518_p4 = {{mul_ln1118_224_fu_3487_p2[28:11]}};

assign trunc_ln708_216_fu_2541_p4 = {{mul_ln1118_225_fu_3494_p2[28:11]}};

assign trunc_ln708_217_fu_2564_p4 = {{mul_ln1118_226_fu_3501_p2[28:11]}};

assign trunc_ln708_218_fu_2587_p4 = {{mul_ln1118_227_fu_3508_p2[28:11]}};

assign trunc_ln708_219_fu_2610_p4 = {{mul_ln1118_228_fu_3515_p2[28:11]}};

assign trunc_ln708_220_fu_2633_p4 = {{mul_ln1118_229_fu_3522_p2[28:11]}};

assign trunc_ln708_221_fu_2656_p4 = {{mul_ln1118_230_fu_3529_p2[28:11]}};

assign trunc_ln708_222_fu_2679_p4 = {{mul_ln1118_231_fu_3536_p2[28:11]}};

assign trunc_ln708_223_fu_2702_p4 = {{mul_ln1118_232_fu_3543_p2[28:11]}};

assign trunc_ln708_224_fu_2725_p4 = {{mul_ln1118_233_fu_3550_p2[28:11]}};

assign trunc_ln708_225_fu_2748_p4 = {{mul_ln1118_234_fu_3557_p2[28:11]}};

assign trunc_ln708_226_fu_2771_p4 = {{mul_ln1118_235_fu_3564_p2[28:11]}};

assign trunc_ln708_227_fu_2794_p4 = {{mul_ln1118_236_fu_3571_p2[28:11]}};

assign trunc_ln708_228_fu_2817_p4 = {{mul_ln1118_237_fu_3578_p2[28:11]}};

assign trunc_ln708_229_fu_2840_p4 = {{mul_ln1118_238_fu_3585_p2[28:11]}};

assign trunc_ln708_230_fu_2863_p4 = {{mul_ln1118_239_fu_3592_p2[28:11]}};

assign trunc_ln708_s_fu_1805_p4 = {{mul_ln1118_193_fu_3270_p2[28:11]}};

assign trunc_ln_fu_1782_p4 = {{mul_ln1118_fu_3263_p2[28:11]}};

assign w16_V_address0 = zext_ln332_fu_1764_p1;

assign zext_ln317_fu_1669_p1 = i1_0_i_reg_968;

assign zext_ln332_fu_1764_p1 = in_index_reg_1603;

assign zext_ln340_fu_3172_p1 = i_ic_0_i_reg_1614;

endmodule //conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config16_s
