#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct  8 16:06:30 2019
# Process ID: 11348
# Current directory: C:/vhdl/exercise_4_ 2DIGIT_HEX_COUNTER/exercise_4_ 2DIGIT_HEX_COUNTER.runs/synth_1
# Command line: vivado.exe -log DIGIT_HEX_COUNTER.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DIGIT_HEX_COUNTER.tcl
# Log file: C:/vhdl/exercise_4_ 2DIGIT_HEX_COUNTER/exercise_4_ 2DIGIT_HEX_COUNTER.runs/synth_1/DIGIT_HEX_COUNTER.vds
# Journal file: C:/vhdl/exercise_4_ 2DIGIT_HEX_COUNTER/exercise_4_ 2DIGIT_HEX_COUNTER.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DIGIT_HEX_COUNTER.tcl -notrace
Command: synth_design -top DIGIT_HEX_COUNTER -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13504 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 385.250 ; gain = 98.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DIGIT_HEX_COUNTER' [C:/vhdl/exercise_4_ 2DIGIT_HEX_COUNTER/exercise_4_ 2DIGIT_HEX_COUNTER.srcs/sources_1/new/DIGIT_HEX_COUNTER.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'DIGIT_HEX_COUNTER' (1#1) [C:/vhdl/exercise_4_ 2DIGIT_HEX_COUNTER/exercise_4_ 2DIGIT_HEX_COUNTER.srcs/sources_1/new/DIGIT_HEX_COUNTER.vhd:25]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[7]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[6]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[5]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[4]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[3]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[2]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[1]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 439.863 ; gain = 152.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 439.863 ; gain = 152.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 439.863 ; gain = 152.699
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'p_CARRY_reg' [C:/vhdl/exercise_4_ 2DIGIT_HEX_COUNTER/exercise_4_ 2DIGIT_HEX_COUNTER.srcs/sources_1/new/DIGIT_HEX_COUNTER.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 439.863 ; gain = 152.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DIGIT_HEX_COUNTER 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[7]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[6]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[5]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[4]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[3]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[2]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[1]
WARNING: [Synth 8-3331] design DIGIT_HEX_COUNTER has unconnected port DATA[0]
INFO: [Synth 8-3886] merging instance 'p_COUNTER_reg[0]' (FDRE) to 'p_COUNTER_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_COUNTER_reg[1]' (FDRE) to 'p_COUNTER_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_COUNTER_reg[2]' (FDRE) to 'p_COUNTER_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_COUNTER_reg[3]' (FDRE) to 'p_COUNTER_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_COUNTER_reg[4]' (FDRE) to 'p_COUNTER_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_COUNTER_reg[5]' (FDRE) to 'p_COUNTER_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_COUNTER_reg[6]' (FDRE) to 'p_COUNTER_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_COUNTER_reg[7] )
INFO: [Synth 8-3886] merging instance 'Q2_reg[0]' (FDR) to 'Q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Q2_reg[1]' (FDR) to 'Q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Q2_reg[2]' (FDR) to 'Q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Q2_reg[3]' (FDR) to 'Q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Q1_reg[0]' (FDR) to 'Q1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Q1_reg[1]' (FDR) to 'Q1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Q1_reg[2]' (FDR) to 'Q1_reg[3]'
WARNING: [Synth 8-3332] Sequential element (p_COUNTER_reg[7]) is unused and will be removed from module DIGIT_HEX_COUNTER.
WARNING: [Synth 8-3332] Sequential element (Q1_reg[3]) is unused and will be removed from module DIGIT_HEX_COUNTER.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 567.090 ; gain = 279.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 567.090 ; gain = 279.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 567.090 ; gain = 279.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 567.090 ; gain = 279.926
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net p_CARRY with 1st driver pin 'p_CARRY_reg__0/Q' [C:/vhdl/exercise_4_ 2DIGIT_HEX_COUNTER/exercise_4_ 2DIGIT_HEX_COUNTER.srcs/sources_1/new/DIGIT_HEX_COUNTER.vhd:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net p_CARRY with 2nd driver pin 'p_CARRY_reg/Q' [C:/vhdl/exercise_4_ 2DIGIT_HEX_COUNTER/exercise_4_ 2DIGIT_HEX_COUNTER.srcs/sources_1/new/DIGIT_HEX_COUNTER.vhd:59]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 567.090 ; gain = 279.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 567.090 ; gain = 279.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 567.090 ; gain = 279.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 567.090 ; gain = 279.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 567.090 ; gain = 279.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT2 |     2|
|3     |FDRE |     2|
|4     |LD   |     1|
|5     |IBUF |     5|
|6     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    21|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 567.090 ; gain = 279.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 567.090 ; gain = 279.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 567.090 ; gain = 279.926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 19 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 676.918 ; gain = 401.227
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/vhdl/exercise_4_ 2DIGIT_HEX_COUNTER/exercise_4_ 2DIGIT_HEX_COUNTER.runs/synth_1/DIGIT_HEX_COUNTER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DIGIT_HEX_COUNTER_utilization_synth.rpt -pb DIGIT_HEX_COUNTER_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 676.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 16:07:05 2019...
