Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 31 15:00:42 2017
| Host         : DESKTOP-G26N4G8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file motor_wrapper_control_sets_placed.rpt
| Design       : motor_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    98 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             107 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             178 |           53 |
| Yes          | No                    | No                     |             298 |           77 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             686 |          209 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                                                                        Enable Signal                                                                        |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                        |                1 |              2 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              4 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              4 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_arready_i_1_n_0                                                                                          | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              4 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                  |                3 |              4 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                  |                3 |              4 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_awready0                                                                                                 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                1 |              4 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | motor_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              4 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | motor_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                        |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                        |                4 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                        |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                        |                4 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/p_1_in[23]                                                                                                   | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                4 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                5 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                1 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                1 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                1 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                5 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                1 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                        | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                1 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                1 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                          | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                          | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                1 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                          | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                          | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                          | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                1 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                4 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                          | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                1 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                1 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                          | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                1 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                          | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/p_1_in[7]                                                                                                    | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                2 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/p_1_in[15]                                                                                                   | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                3 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/p_1_in[31]                                                                                                   | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                1 |              8 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                        |                4 |             13 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |                6 |             14 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                        |                2 |             14 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                        |                2 |             14 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/z_posedge/E[0]                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/z_cntr[0]_i_1_n_0                                                                      |                4 |             16 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                        |                5 |             16 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                        |                7 |             16 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2      |                                                                                                                                                        |                5 |             20 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                        |                9 |             28 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                        |                7 |             28 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                        |                8 |             28 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                        |                9 |             28 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/z_posedge/SR[0]                                                                                   |                8 |             31 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0_n_0                                                        |                8 |             31 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/time_cntr[31]                                                                           |                8 |             31 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/a_posedge/raster_cntr_reg[0]                                                                           | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/z_posedge/raster_cntr_reg[0]                                                                      |                8 |             32 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr                                                      | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/z_posedge/raster_cntr_reg[0]                                                                      |                8 |             32 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/slv_reg_rden                                                                                                                           | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |               32 |             32 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                        |                9 |             34 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                        |                8 |             47 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                        |                8 |             47 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               15 |             59 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/z_posedge/E[0]                                                                                         | motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/SR[0]                                                                 |               15 |             64 |
|  motor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             |                                                                                                                                                        |               38 |            108 |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


