DEBUG:: Cycle           4
  PC: 00000000 Instr: 0000a151
  RegSel: RR1= 1 RR2= 1 WR= 1  RegData: RD1=00000000 RD2=00000000 WD=00000051 RegWrite=1
  ALU: Result=00000051 Flags=000  Imm=00000051
  Mem: Read=0 Write=0 Addr=00000051 Data=00000000
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=1

DEBUG:: Cycle           5
  PC: 00000002 Instr: 0000b151
  RegSel: RR1= 1 RR2= 1 WR= 1  RegData: RD1=00000051 RD2=00000051 WD=00005151 RegWrite=1
  ALU: Result=00005151 Flags=000  Imm=00000051
  Mem: Read=0 Write=0 Addr=00005151 Data=00000051
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=1

DEBUG:: Cycle           6
  PC: 00000004 Instr: 0000a2b0
  RegSel: RR1= 2 RR2= 0 WR= 2  RegData: RD1=00000000 RD2=00000000 WD=000000b0 RegWrite=1
  ALU: Result=000000b0 Flags=000  Imm=000000b0
  Mem: Read=0 Write=0 Addr=000000b0 Data=00000000
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=0

DEBUG:: Cycle           7
  PC: 00000006 Instr: 0000b200
  RegSel: RR1= 2 RR2= 0 WR= 2  RegData: RD1=000000b0 RD2=00000000 WD=000000b0 RegWrite=1
  ALU: Result=000000b0 Flags=000  Imm=00000000
  Mem: Read=0 Write=0 Addr=000000b0 Data=00000000
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=0

DEBUG:: Cycle           8
  PC: 00000008 Instr: 0000a304
  RegSel: RR1= 3 RR2= 4 WR= 3  RegData: RD1=00000000 RD2=00000000 WD=00000004 RegWrite=1
  ALU: Result=00000004 Flags=000  Imm=00000004
  Mem: Read=0 Write=0 Addr=00000004 Data=00000000
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=0

DEBUG:: Cycle           9
  PC: 0000000a Instr: 0000b300
  RegSel: RR1= 3 RR2= 0 WR= 3  RegData: RD1=00000004 RD2=00000000 WD=00000004 RegWrite=1
  ALU: Result=00000004 Flags=000  Imm=00000000
  Mem: Read=0 Write=0 Addr=00000004 Data=00000000
  Ctrl: RR1Mux=1 RR2Mux=0 ImmMux=2 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=0

DEBUG:: Cycle          10
  PC: 0000000c Instr: 00009122
  RegSel: RR1= 2 RR2= 1 WR= 1  RegData: RD1=000000b0 RD2=00005151 WD=000000b4 RegWrite=0
  ALU: Result=000000b4 Flags=000  Imm=00000004
  Mem: Read=0 Write=1 Addr=000000b4 Data=00005151
  Ctrl: RR1Mux=0 RR2Mux=1 ImmMux=1 ALUSrcMux=1 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=1

DEBUG:: Cycle          11
  PC: 0000000e Instr: 00000523
  RegSel: RR1= 2 RR2= 3 WR= 5  RegData: RD1=000000b0 RD2=00000004 WD=000000b4 RegWrite=1
  ALU: Result=000000b4 Flags=000  Imm=00000003
  Mem: Read=0 Write=0 Addr=000000b4 Data=00000004
  Ctrl: RR1Mux=0 RR2Mux=0 ImmMux=0 ALUSrcMux=0 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=1

DEBUG:: Cycle          12
  PC: 00000010 Instr: 00008450
  RegSel: RR1= 5 RR2= 4 WR= 4  RegData: RD1=000000b4 RD2=00000000 WD=00005151 RegWrite=1
  ALU: Result=000000b4 Flags=000  Imm=00000000
  Mem: Read=1 Write=0 Addr=000000b4 Data=00000000
  Ctrl: RR1Mux=0 RR2Mux=0 ImmMux=1 ALUSrcMux=1 MemtoRegMux=1
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=1

DEBUG:: Cycle          13
  PC: 00000012 Instr: 00007542
  RegSel: RR1= 4 RR2= 2 WR= 5  RegData: RD1=00005151 RD2=000000b0 WD=00005101 RegWrite=1
  ALU: Result=00005101 Flags=000  Imm=00000002
  Mem: Read=0 Write=0 Addr=00005101 Data=000000b0
  Ctrl: RR1Mux=0 RR2Mux=0 ImmMux=0 ALUSrcMux=0 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=1

DEBUG:: Cycle          14
  PC: 00000014 Instr: 00003555
  RegSel: RR1= 5 RR2= 5 WR= 5  RegData: RD1=00005101 RD2=00005101 WD=0000000e RegWrite=1
  ALU: Result=0000000e Flags=000  Imm=00000005
  Mem: Read=0 Write=0 Addr=0000000e Data=00005101
  Ctrl: RR1Mux=0 RR2Mux=0 ImmMux=0 ALUSrcMux=0 MemtoRegMux=0
        PCSMux=0 HaltMux=0 BranchRegMux=0 BranchMux=0 BranchTaken=1

DEBUG:: Cycle          15
  PC: 00000016 Instr: 0000f000
  RegSel: RR1= 0 RR2= 0 WR= 0  RegData: RD1=00000000 RD2=00000000 WD=00000000 RegWrite=0
  ALU: Result=00000000 Flags=000  Imm=00000000
  Mem: Read=0 Write=0 Addr=00000000 Data=00000000
  Ctrl: RR1Mux=0 RR2Mux=0 ImmMux=0 ALUSrcMux=0 MemtoRegMux=0
        PCSMux=0 HaltMux=1 BranchRegMux=0 BranchMux=0 BranchTaken=1

