Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.66 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.67 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\RegFile.v" into library work
Parsing module <RegFile>.
Analyzing Verilog file "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\muxTwoToOne.v" into library work
Parsing module <muxTwoToOne>.
Analyzing Verilog file "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\MDR.v" into library work
Parsing module <MDR>.
Analyzing Verilog file "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\IR.v" into library work
Parsing module <IR>.
Analyzing Verilog file "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\DataMemory.v" into library work
Parsing module <DataMemory>.
Analyzing Verilog file "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\controller.v" into library work
Parsing module <controller>.
Analyzing Verilog file "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\ALUout.v" into library work
Parsing module <ALUOut>.
Analyzing Verilog file "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\ALUcontrol.v" into library work
Parsing module <ALUcontrol>.
Analyzing Verilog file "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\ABregister.v" into library work
Parsing module <ABregister>.
Analyzing Verilog file "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <muxTwoToOne>.
WARNING:HDLCompiler:189 - "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\main.v" Line 37: Size mismatch in connection of port <a>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <DataMemory>.

Elaborating module <IR>.

Elaborating module <MDR>.

Elaborating module <controller>.
WARNING:HDLCompiler:1127 - "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\main.v" Line 51: Assignment to lorD ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\main.v" Line 54: Size mismatch in connection of port <a>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\main.v" Line 55: Size mismatch in connection of port <a>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <RegFile>.

Elaborating module <ABregister>.
WARNING:HDLCompiler:189 - "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\main.v" Line 63: Size mismatch in connection of port <a>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <ALUcontrol>.

Elaborating module <ALU>.
WARNING:HDLCompiler:91 - "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\ALU.v" Line 57: Signal <mult> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\ALU.v" Line 59: Signal <div> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <ALUOut>.
WARNING:HDLCompiler:634 - "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\main.v" Line 37: Net <IorD> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\main.v" Line 51: Net <Reset> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\main.v".
INFO:Xst:3210 - "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\main.v" line 51: Output port <PCSource> of the instance <Control1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\main.v" line 51: Output port <ALUSrcB> of the instance <Control1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\main.v" line 51: Output port <IorD> of the instance <Control1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <zero> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <IorD> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <PC>.
    Found 32-bit register for signal <cycle>.
    Found 32-bit adder for signal <cycle[31]_GND_1_o_add_1_OUT> created at line 17.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
Unit <main> synthesized.

Synthesizing Unit <muxTwoToOne>.
    Related source file is "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\muxTwoToOne.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <muxTwoToOne> synthesized.

Synthesizing Unit <DataMemory>.
    Related source file is "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\DataMemory.v".
WARNING:Xst:647 - Input <Address<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RegFile>, simulation mismatch.
    Found 513x32-bit single-port RAM <Mram_RegFile> for signal <RegFile>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <DataMemory> synthesized.

Synthesizing Unit <IR>.
    Related source file is "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\IR.v".
    Found 32-bit register for signal <DataOut>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <IR> synthesized.

Synthesizing Unit <MDR>.
    Related source file is "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\MDR.v".
    Found 32-bit register for signal <DataOut>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <MDR> synthesized.

Synthesizing Unit <controller>.
    Related source file is "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\controller.v".
        S0 = 0
        S1 = 1
        S2 = 2
        S3 = 3
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found 4x3-bit Read Only RAM for signal <_n0136>
WARNING:Xst:737 - Found 1-bit latch for signal <MemRead>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcB<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcB<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSource<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
	inferred  11 Latch(s).
	inferred   3 Multiplexer(s).
Unit <controller> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\RegFile.v".
    Found 32x32-bit dual-port RAM <Mram_RegFile> for signal <RegFile>.
    Summary:
	inferred   2 RAM(s).
Unit <RegFile> synthesized.

Synthesizing Unit <ABregister>.
    Related source file is "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\ABregister.v".
    Found 32-bit register for signal <DataOut>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ABregister> synthesized.

Synthesizing Unit <ALUcontrol>.
    Related source file is "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\ALUcontrol.v".
    Summary:
	no macro.
Unit <ALUcontrol> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\ALU.v".
    Found 32-bit subtractor for signal <iA[31]_iB[31]_sub_13_OUT> created at line 47.
    Found 32-bit adder for signal <iA[31]_GND_129_o_add_2_OUT> created at line 29.
    Found 32-bit adder for signal <iB[31]_GND_129_o_add_5_OUT> created at line 30.
    Found 32-bit adder for signal <iA[31]_iB[31]_add_11_OUT> created at line 42.
    Found 32x32-bit multiplier for signal <mult> created at line 31.
    Summary:
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_131_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_131_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_131_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_131_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_131_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_131_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_131_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_131_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_131_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_131_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_131_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_131_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_131_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_131_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_131_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_131_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_131_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_131_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_131_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_131_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_131_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_131_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_131_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_131_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_131_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_131_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_131_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_131_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_131_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_131_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_131_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_131_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <ALUOut>.
    Related source file is "C:\Users\PC\Desktop\TEC\taller digital\ISEprogrmas\proyectoAscensor\arquitecturaMulticiclo\ALUout.v".
    Found 32-bit register for signal <DataOut>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ALUOut> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32x32-bit dual-port RAM                               : 2
 4x3-bit single-port Read Only RAM                     : 1
 513x32-bit single-port RAM                            : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 69
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
 38-bit adder                                          : 2
 39-bit adder                                          : 2
 40-bit adder                                          : 2
 41-bit adder                                          : 2
 42-bit adder                                          : 2
 43-bit adder                                          : 2
 44-bit adder                                          : 2
 45-bit adder                                          : 2
 46-bit adder                                          : 2
 47-bit adder                                          : 2
 48-bit adder                                          : 2
 49-bit adder                                          : 2
 50-bit adder                                          : 2
 51-bit adder                                          : 2
 52-bit adder                                          : 2
 53-bit adder                                          : 2
 54-bit adder                                          : 2
 55-bit adder                                          : 2
 56-bit adder                                          : 2
 57-bit adder                                          : 2
 58-bit adder                                          : 2
 59-bit adder                                          : 2
 60-bit adder                                          : 2
 61-bit adder                                          : 2
 62-bit adder                                          : 2
 63-bit adder                                          : 2
 64-bit adder                                          : 2
# Registers                                            : 8
 32-bit register                                       : 7
 5-bit register                                        : 1
# Latches                                              : 11
 1-bit latch                                           : 11
# Comparators                                          : 33
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
 59-bit comparator lessequal                           : 1
 60-bit comparator lessequal                           : 1
 61-bit comparator lessequal                           : 1
 62-bit comparator lessequal                           : 1
 63-bit comparator lessequal                           : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 1003
 1-bit 2-to-1 multiplexer                              : 999
 32-bit 2-to-1 multiplexer                             : 4
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <state_2> in Unit <Control1> is equivalent to the following 2 FFs/Latches, which will be removed : <state_3> <state_4> 
WARNING:Xst:1710 - FF/Latch <ALUOp_0> (without init value) has a constant value of 0 in block <Control1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nextstate_4> (without init value) has a constant value of 0 in block <Control1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_2> has a constant value of 0 in block <Control1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DataOut_6> of sequential type is unconnected in block <IR1>.
WARNING:Xst:2677 - Node <DataOut_7> of sequential type is unconnected in block <IR1>.
WARNING:Xst:2677 - Node <DataOut_8> of sequential type is unconnected in block <IR1>.
WARNING:Xst:2677 - Node <DataOut_9> of sequential type is unconnected in block <IR1>.
WARNING:Xst:2677 - Node <DataOut_10> of sequential type is unconnected in block <IR1>.
WARNING:Xst:2677 - Node <DataOut_12> of sequential type is unconnected in block <IR1>.
WARNING:Xst:2677 - Node <DataOut_13> of sequential type is unconnected in block <IR1>.
WARNING:Xst:2677 - Node <DataOut_14> of sequential type is unconnected in block <IR1>.
WARNING:Xst:2677 - Node <DataOut_15> of sequential type is unconnected in block <IR1>.
WARNING:Xst:2677 - Node <DataOut_1> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_2> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_3> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_4> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_5> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_6> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_7> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_8> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_9> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_10> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_11> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_12> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_13> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_14> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_15> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_16> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_17> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_18> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_19> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_20> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_21> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_22> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_23> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_24> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_25> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_26> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_27> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_28> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_29> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_30> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_31> of sequential type is unconnected in block <MDR1>.
WARNING:Xst:2677 - Node <DataOut_1> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_2> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_3> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_4> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_5> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_6> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_7> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_8> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_9> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_10> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_11> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_12> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_13> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_14> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_15> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_16> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_17> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_18> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_19> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_20> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_21> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_22> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_23> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_24> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_25> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_26> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_27> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_28> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_29> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_30> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_31> of sequential type is unconnected in block <A>.
WARNING:Xst:2677 - Node <DataOut_1> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_2> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_3> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_4> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_5> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_6> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_7> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_8> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_9> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_10> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_11> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_12> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_13> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_14> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_15> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_16> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_17> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_18> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_19> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_20> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_21> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_22> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_23> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_24> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_25> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_26> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_27> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_28> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_29> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_30> of sequential type is unconnected in block <aluout1>.
WARNING:Xst:2677 - Node <DataOut_31> of sequential type is unconnected in block <aluout1>.

Synthesizing (advanced) Unit <DataMemory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RegFile> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 513-word x 32-bit                   |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <MemWrite>      | high     |
    |     addrA          | connected to signal <Address>       |          |
    |     diA            | connected to signal <WriteData>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DataMemory> synthesized (advanced).

Synthesizing (advanced) Unit <controller>.
INFO:Xst:3231 - The small RAM <Mram__n0136> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state<1:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <controller> synthesized (advanced).

Synthesizing (advanced) Unit <main>.
The following registers are absorbed into counter <cycle>: 1 register on signal <cycle>.
INFO:Xst:3226 - The RAM <registers/Mram_RegFile1> will be implemented as a BLOCK RAM, absorbing the following register(s): <B/DataOut>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <("0000",instructionmuxout)> |          |
    |     diA            | connected to signal <("0000000000000000000000000000000",MDRMux)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clock>         | rise     |
    |     addrB          | connected to signal <IROut<20:16>>  |          |
    |     doB            | connected to signal <BRegOut>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <registers/Mram_RegFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <A/DataOut>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <("0000",instructionmuxout)> |          |
    |     diA            | connected to signal <("0000000000000000000000000000000",MDRMux)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clock>         | rise     |
    |     addrB          | connected to signal <IROut<25:21>>  |          |
    |     doB            | connected to signal <ARegOut>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <main> synthesized (advanced).
WARNING:Xst:2677 - Node <IR1/DataOut_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <IR1/DataOut_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <IR1/DataOut_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <IR1/DataOut_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <IR1/DataOut_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <IR1/DataOut_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <IR1/DataOut_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <IR1/DataOut_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <IR1/DataOut_15> of sequential type is unconnected in block <main>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32x32-bit dual-port block RAM                         : 2
 4x3-bit single-port distributed Read Only RAM         : 1
 513x32-bit single-port distributed RAM                : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 36
 32-bit adder                                          : 3
 32-bit adder carry in                                 : 32
 32-bit subtractor                                     : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 124
 Flip-Flops                                            : 124
# Comparators                                          : 33
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
 59-bit comparator lessequal                           : 1
 60-bit comparator lessequal                           : 1
 61-bit comparator lessequal                           : 1
 62-bit comparator lessequal                           : 1
 63-bit comparator lessequal                           : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 1002
 1-bit 2-to-1 multiplexer                              : 998
 32-bit 2-to-1 multiplexer                             : 4
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <PCSource_1> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALUOp_0> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nextstate_4> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_4> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state_2> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_3> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_mult3> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile16> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile20> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile22> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile24> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile26> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile28> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile30> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile32> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile36> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile34> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile38> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile40> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile42> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile44> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile46> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile48> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile50> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile52> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile54> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile56> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile58> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile62> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile60> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile64> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile65> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile66> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile67> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile68> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile71> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile69> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile70> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile72> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile73> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile74> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile75> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile76> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile77> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile80> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile78> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile79> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile81> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile82> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile83> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile84> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile85> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile86> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile87> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile88> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile89> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile90> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile91> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile92> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile93> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile94> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile95> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile96> of sequential type is unconnected in block <main>.
INFO:Xst:2261 - The FF/Latch <ALUSrcA> in Unit <controller> is equivalent to the following FF/Latch, which will be removed : <ALUOp_1> 

Optimizing unit <MDR> ...

Optimizing unit <ALUOut> ...

Optimizing unit <main> ...

Optimizing unit <controller> ...

Optimizing unit <ALU> ...

Optimizing unit <div_32u_32u> ...
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile17> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile21> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile27> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile25> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile29> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DataMemory1/Mram_RegFile31> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_31> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_30> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_29> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_28> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_27> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_26> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_25> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_24> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_23> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_22> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_21> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_20> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_17> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_16> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Control1/ALUSrcB_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Control1/ALUSrcB_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_31> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_30> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_29> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_28> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_27> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_26> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_25> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_24> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_23> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_22> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_21> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_20> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_17> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_16> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <aluout1/DataOut_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <MDR1/DataOut_0> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 23.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 90
 Flip-Flops                                            : 90

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3562
#      GND                         : 1
#      INV                         : 65
#      LUT1                        : 89
#      LUT2                        : 36
#      LUT3                        : 251
#      LUT4                        : 519
#      LUT5                        : 449
#      LUT6                        : 558
#      MUXCY                       : 983
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 609
# FlipFlops/Latches                : 95
#      FD                          : 35
#      FDE                         : 55
#      LD                          : 5
# RAMS                             : 25
#      RAM256X1S                   : 23
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      OBUF                        : 65
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              95  out of  18224     0%  
 Number of Slice LUTs:                 2059  out of   9112    22%  
    Number used as Logic:              1967  out of   9112    21%  
    Number used as Memory:               92  out of   2176     4%  
       Number used as RAM:               92

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2061
   Number with an unused Flip Flop:    1966  out of   2061    95%  
   Number with an unused LUT:             2  out of   2061     0%  
   Number of fully used LUT-FF pairs:    93  out of   2061     4%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         171
 Number of bonded IOBs:                  66  out of    232    28%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                                          | Clock buffer(FF name)        | Load  |
--------------------------------------------------------------------------------------+------------------------------+-------+
clock                                                                                 | BUFGP                        | 115   |
Control1/state[4]_PWR_17_o_Select_48_o(Control1/Mmux_state[4]_PWR_17_o_Select_48_o1:O)| NONE(*)(Control1/nextstate_1)| 2     |
Control1/state_1                                                                      | NONE(Control1/MemRead)       | 1     |
Control1/_n0080(Control1/_n008011:O)                                                  | NONE(*)(Control1/RegWrite)   | 1     |
Control1/_n0082(Control1/_n008211:O)                                                  | NONE(*)(Control1/ALUSrcA)    | 1     |
--------------------------------------------------------------------------------------+------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 123.375ns (Maximum Frequency: 8.105MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.872ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 123.375ns (frequency: 8.105MHz)
  Total number of paths / destination ports: 1282809531590089800000000000000000000000000000000000 / 125
-------------------------------------------------------------------------
Delay:               123.375ns (Levels of Logic = 409)
  Source:            registers/Mram_RegFile1 (RAM)
  Destination:       PC_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: registers/Mram_RegFile1 to PC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO0   50   2.100   1.821  registers/Mram_RegFile1 (BRegOut<0>)
     LUT1:I0->O            1   0.254   0.000  alu1/Madd_iB[31]_GND_129_o_add_5_OUT_cy<0>_rt (alu1/Madd_iB[31]_GND_129_o_add_5_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.215   0.000  alu1/Madd_iB[31]_GND_129_o_add_5_OUT_cy<0> (alu1/Madd_iB[31]_GND_129_o_add_5_OUT_cy<0>)
     XORCY:CI->O          39   0.206   1.637  alu1/Madd_iB[31]_GND_129_o_add_5_OUT_xor<1> (alu1/iB[31]_GND_129_o_add_5_OUT<1>)
     LUT3:I2->O            1   0.254   1.112  alu1/Mmux_tmpB121_1 (alu1/Mmux_tmpB121)
     LUT5:I0->O            1   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_lut<0> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_lut<0>)
     MUXCY:S->O            1   0.215   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_cy<0> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_cy<5>)
     MUXCY:CI->O           3   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<31>_cy<6> (alu1/div<31>)
     MUXCY:CI->O           2   0.235   1.002  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_305_o1241_cy (alu1/tmpA[31]_tmpB[31]_div_8/a[31]_GND_131_o_MUX_274_o)
     LUT5:I1->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_lutdi (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_cy<0> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_cy<5>)
     MUXCY:CI->O           8   0.023   0.944  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<30>_cy<6> (alu1/div<30>)
     LUT6:I5->O            3   0.254   0.874  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_429_o1241 (alu1/tmpA[31]_tmpB[31]_div_8/a[31]_GND_131_o_MUX_398_o)
     LUT5:I3->O            1   0.250   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_lut<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_cy<6>)
     MUXCY:CI->O          14   0.023   1.127  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<29>_cy<7> (alu1/div<29>)
     LUT6:I5->O            3   0.254   1.042  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_551_o1231 (alu1/tmpA[31]_tmpB[31]_div_8/a[30]_GND_131_o_MUX_521_o)
     LUT5:I1->O            1   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_lut<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_cy<6>)
     MUXCY:CI->O          11   0.023   1.039  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<28>_cy<7> (alu1/div<28>)
     LUT6:I5->O            7   0.254   1.138  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_671_o1211 (alu1/tmpA[31]_tmpB[31]_div_8/a[29]_GND_131_o_MUX_642_o)
     LUT4:I1->O            1   0.235   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_lut<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_cy<6>)
     MUXCY:CI->O          14   0.023   1.127  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<27>_cy<7> (alu1/div<27>)
     LUT6:I5->O            6   0.254   1.152  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_789_o1231 (alu1/tmpA[31]_tmpB[31]_div_8/a[30]_GND_131_o_MUX_759_o)
     LUT5:I1->O            1   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<26>_lut<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<26>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<26>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<26>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<26>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<26>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<26>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<26>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<26>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<26>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<26>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<26>_cy<6>)
     MUXCY:CI->O          26   0.023   1.420  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<26>_cy<7> (alu1/div<26>)
     LUT3:I2->O            3   0.254   1.042  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_905_o1201 (alu1/tmpA[31]_tmpB[31]_div_8/a[28]_GND_131_o_MUX_877_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<7>)
     MUXCY:CI->O          26   0.023   1.420  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<25>_cy<8> (alu1/div<25>)
     LUT5:I4->O            5   0.254   1.117  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_1019_o1191 (alu1/tmpA[31]_tmpB[31]_div_8/a[27]_GND_131_o_MUX_992_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<7>)
     MUXCY:CI->O          33   0.023   1.537  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<24>_cy<8> (alu1/div<24>)
     LUT6:I5->O            3   0.254   1.042  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_1131_o1181 (alu1/tmpA[31]_tmpB[31]_div_8/a[26]_GND_131_o_MUX_1105_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<7>)
     MUXCY:CI->O          32   0.023   1.520  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<23>_cy<8> (alu1/div<23>)
     LUT6:I5->O            5   0.254   1.117  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_1241_o1171 (alu1/tmpA[31]_tmpB[31]_div_8/a[25]_GND_131_o_MUX_1216_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<8>)
     MUXCY:CI->O          41   0.023   1.671  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<22>_cy<9> (alu1/div<22>)
     LUT6:I5->O            3   0.254   1.042  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_1349_o1161 (alu1/tmpA[31]_tmpB[31]_div_8/a[24]_GND_131_o_MUX_1325_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<8>)
     MUXCY:CI->O          38   0.023   1.620  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<21>_cy<9> (alu1/div<21>)
     LUT6:I5->O            5   0.254   1.117  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_1455_o1151 (alu1/tmpA[31]_tmpB[31]_div_8/a[23]_GND_131_o_MUX_1432_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<8>)
     MUXCY:CI->O          49   0.023   1.804  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<20>_cy<9> (alu1/div<20>)
     LUT6:I5->O            3   0.254   1.042  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_1559_o1141 (alu1/tmpA[31]_tmpB[31]_div_8/a[22]_GND_131_o_MUX_1537_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<9>)
     MUXCY:CI->O          44   0.023   1.721  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<19>_cy<10> (alu1/div<19>)
     LUT6:I5->O            5   0.254   1.117  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_1661_o1131 (alu1/tmpA[31]_tmpB[31]_div_8/a[21]_GND_131_o_MUX_1640_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<9>)
     MUXCY:CI->O          57   0.023   1.875  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<18>_cy<10> (alu1/div<18>)
     LUT6:I5->O            3   0.254   1.042  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_1761_o1121 (alu1/tmpA[31]_tmpB[31]_div_8/a[20]_GND_131_o_MUX_1741_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<9>)
     MUXCY:CI->O          50   0.023   1.821  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<17>_cy<10> (alu1/div<17>)
     LUT6:I5->O            5   0.254   1.117  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_1859_o1101 (alu1/tmpA[31]_tmpB[31]_div_8/a[19]_GND_131_o_MUX_1840_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<9>)
     MUXCY:CI->O          65   0.023   1.937  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<16>_cy<10> (alu1/div<16>)
     LUT6:I5->O            3   0.254   1.042  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_1955_o191 (alu1/tmpA[31]_tmpB[31]_div_8/a[18]_GND_131_o_MUX_1937_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<10>)
     MUXCY:CI->O          56   0.023   1.868  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<15>_cy<11> (alu1/div<15>)
     LUT6:I5->O            5   0.254   1.117  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_2049_o181 (alu1/tmpA[31]_tmpB[31]_div_8/a[17]_GND_131_o_MUX_2032_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<10>)
     MUXCY:CI->O          73   0.023   1.999  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<14>_cy<11> (alu1/div<14>)
     LUT6:I5->O            3   0.254   1.042  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_2141_o171 (alu1/tmpA[31]_tmpB[31]_div_8/a[16]_GND_131_o_MUX_2125_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<10>)
     MUXCY:CI->O          62   0.023   1.914  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<13>_cy<11> (alu1/div<13>)
     LUT6:I5->O            5   0.254   1.117  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_2231_o161 (alu1/tmpA[31]_tmpB[31]_div_8/a[15]_GND_131_o_MUX_2216_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<11> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<11>)
     MUXCY:CI->O          81   0.023   2.062  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<12>_cy<12> (alu1/div<12>)
     LUT6:I5->O            3   0.254   1.042  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_2319_o151 (alu1/tmpA[31]_tmpB[31]_div_8/a[14]_GND_131_o_MUX_2305_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<11> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<11>)
     MUXCY:CI->O          68   0.023   1.961  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<11>_cy<12> (alu1/div<11>)
     LUT6:I5->O            5   0.254   1.117  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_2405_o141 (alu1/tmpA[31]_tmpB[31]_div_8/a[13]_GND_131_o_MUX_2392_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<11> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<11>)
     MUXCY:CI->O          89   0.023   2.124  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<10>_cy<12> (alu1/div<10>)
     LUT6:I5->O            3   0.254   1.042  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_2489_o131 (alu1/tmpA[31]_tmpB[31]_div_8/a[12]_GND_131_o_MUX_2477_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<11> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<12> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<12>)
     MUXCY:CI->O          74   0.023   2.007  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<9>_cy<13> (alu1/div<9>)
     LUT6:I5->O            5   0.254   1.117  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_2571_o122 (alu1/tmpA[31]_tmpB[31]_div_8/a[11]_GND_131_o_MUX_2560_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<11> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<12> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<12>)
     MUXCY:CI->O          97   0.023   2.186  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<8>_cy<13> (alu1/div<8>)
     LUT6:I5->O            3   0.254   1.042  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_2651_o111 (alu1/tmpA[31]_tmpB[31]_div_8/a[10]_GND_131_o_MUX_2641_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<11> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<12> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<12>)
     MUXCY:CI->O          80   0.023   2.054  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<7>_cy<13> (alu1/div<7>)
     LUT6:I5->O            5   0.254   1.117  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_2729_o1311 (alu1/tmpA[31]_tmpB[31]_div_8/a[9]_GND_131_o_MUX_2720_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<11> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<12> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<12>)
     MUXCY:CI->O         105   0.023   2.224  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<6>_cy<13> (alu1/div<6>)
     LUT6:I5->O            3   0.254   1.042  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_2805_o1301 (alu1/tmpA[31]_tmpB[31]_div_8/a[8]_GND_131_o_MUX_2797_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<11> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<12> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<13> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<13>)
     MUXCY:CI->O          86   0.023   2.100  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<5>_cy<14> (alu1/div<5>)
     LUT6:I5->O            5   0.254   1.117  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_2879_o1291 (alu1/tmpA[31]_tmpB[31]_div_8/a[7]_GND_131_o_MUX_2872_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<11> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<12> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<13> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<13>)
     MUXCY:CI->O         114   0.023   2.252  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<4>_cy<14> (alu1/div<4>)
     LUT6:I5->O            4   0.254   1.080  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_2951_o1281 (alu1/tmpA[31]_tmpB[31]_div_8/a[6]_GND_131_o_MUX_2945_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<11> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<12> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<13> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<13>)
     MUXCY:CI->O         116   0.023   2.258  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<3>_cy<14> (alu1/div<3>)
     LUT6:I5->O            3   0.254   1.042  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_3021_o1271 (alu1/tmpA[31]_tmpB[31]_div_8/a[5]_GND_131_o_MUX_3016_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<11> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<12> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<13> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<14> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<14>)
     MUXCY:CI->O          91   0.023   2.139  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<2>_cy<15> (alu1/div<2>)
     LUT6:I5->O            2   0.254   1.002  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_a[0]_GND_131_o_MUX_3089_o1261 (alu1/tmpA[31]_tmpB[31]_div_8/a[4]_GND_131_o_MUX_3085_o)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<11> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<12> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<13> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<14> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<14>)
     MUXCY:CI->O          32   0.023   1.520  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<1>_cy<15> (alu1/div<1>)
     LUT6:I5->O            2   0.254   1.002  alu1/tmpA[31]_tmpB[31]_div_8/Mmux_n3430261 (alu1/tmpA[31]_tmpB[31]_div_8/n3430<3>)
     LUT4:I0->O            0   0.254   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_lutdi1 (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<1> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<2> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<3> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<4> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<5> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<6> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<7> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<8> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<9> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<10> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<11> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<12> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<13> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<14> (alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  alu1/tmpA[31]_tmpB[31]_div_8/Mcompar_o<0>_cy<15> (alu1/div<0>)
     MUXCY:CI->O           1   0.023   0.000  alu1/ALUresultReg<0>4_cy (alu1/div<0>_l1)
     MUXCY:CI->O           2   0.262   0.000  alu1/ALUresultReg<0>4_cy1 (ALUResult<0>)
     FDE:D                     0.074          PC_0
    ----------------------------------------
    Total                    123.375ns (32.471ns logic, 90.904ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.872ns (Levels of Logic = 1)
  Source:            PC_0 (FF)
  Destination:       PC<0> (PAD)
  Source Clock:      clock rising

  Data Path: PC_0 to PC<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             27   0.525   1.435  PC_0 (PC_0)
     OBUF:I->O                 2.912          PC_0_OBUF (PC<0>)
    ----------------------------------------
    Total                      4.872ns (3.437ns logic, 1.435ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Control1/_n0080
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Control1/_n0082
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Control1/state[4]_PWR_17_o_Select_48_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    2.440|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Control1/state_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    1.863|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
Control1/_n0080                       |         |    1.854|         |         |
Control1/_n0082                       |         |   18.379|         |         |
Control1/state[4]_PWR_17_o_Select_48_o|         |    1.336|         |         |
Control1/state_1                      |    3.051|         |         |         |
clock                                 |  123.375|         |         |         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 65.00 secs
Total CPU time to Xst completion: 64.54 secs
 
--> 

Total memory usage is 302584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  285 (   0 filtered)
Number of infos    :   10 (   0 filtered)

