// Seed: 3646263440
module module_0 (
    input uwire id_0,
    output wand id_1,
    output supply1 id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd77
) (
    input wor id_0,
    output wor id_1,
    output supply0 id_2,
    output tri id_3,
    input tri0 _id_4,
    output tri0 id_5
);
  logic [7:0] id_7;
  assign id_7[id_4] = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wand id_2;
  assign module_0.id_0 = 0;
  input wire id_1;
  assign id_2 = 1 == -1;
  wire id_3;
endmodule
