# Generated from SystemVerilogSubset.g4 by ANTLR 4.13.1
# encoding: utf-8
import sys

from antlr4 import *

if sys.version_info[1] > 5:
	from typing import TextIO
else:
	from typing.io import TextIO

def serializedATN():
    return [
        4,1,39,264,2,0,7,0,2,1,7,1,2,2,7,2,2,3,7,3,2,4,7,4,2,5,7,5,2,6,7,
        6,2,7,7,7,2,8,7,8,2,9,7,9,2,10,7,10,2,11,7,11,2,12,7,12,2,13,7,13,
        2,14,7,14,2,15,7,15,2,16,7,16,2,17,7,17,2,18,7,18,2,19,7,19,2,20,
        7,20,1,0,4,0,44,8,0,11,0,12,0,45,1,1,1,1,1,1,1,1,3,1,52,8,1,1,1,
        1,1,1,1,5,1,57,8,1,10,1,12,1,60,9,1,1,1,1,1,1,2,1,2,1,3,1,3,1,3,
        5,3,69,8,3,10,3,12,3,72,9,3,1,4,1,4,1,4,3,4,77,8,4,1,4,1,4,1,4,5,
        4,82,8,4,10,4,12,4,85,9,4,1,5,1,5,1,5,1,5,1,5,1,5,1,6,1,6,1,7,1,
        7,1,7,3,7,98,8,7,1,8,1,8,3,8,102,8,8,1,8,1,8,1,8,5,8,107,8,8,10,
        8,12,8,110,9,8,1,8,1,8,1,9,1,9,1,9,1,9,1,9,1,9,1,10,1,10,1,10,1,
        11,1,11,5,11,125,8,11,10,11,12,11,128,9,11,1,11,1,11,1,11,1,11,1,
        11,3,11,135,8,11,1,12,1,12,1,12,1,12,1,12,1,13,1,13,1,13,1,13,1,
        13,1,13,1,13,1,13,1,13,1,13,1,13,5,13,153,8,13,10,13,12,13,156,9,
        13,1,14,1,14,5,14,160,8,14,10,14,12,14,163,9,14,1,14,1,14,1,15,1,
        15,1,15,1,15,1,15,1,15,1,15,3,15,174,8,15,1,16,1,16,1,16,1,16,1,
        16,4,16,181,8,16,11,16,12,16,182,1,16,1,16,1,17,1,17,1,17,1,17,1,
        17,1,17,1,17,3,17,194,8,17,1,18,1,18,1,18,5,18,199,8,18,10,18,12,
        18,202,9,18,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,
        19,5,19,215,8,19,10,19,12,19,218,9,19,1,19,1,19,1,19,1,19,1,19,1,
        19,1,19,1,19,3,19,228,8,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,
        19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,19,1,
        19,1,19,1,19,1,19,1,19,1,19,1,19,5,19,257,8,19,10,19,12,19,260,9,
        19,1,20,1,20,1,20,0,1,38,21,0,2,4,6,8,10,12,14,16,18,20,22,24,26,
        28,30,32,34,36,38,40,0,3,1,0,5,6,1,0,9,10,2,0,34,34,36,36,278,0,
        43,1,0,0,0,2,47,1,0,0,0,4,63,1,0,0,0,6,65,1,0,0,0,8,73,1,0,0,0,10,
        86,1,0,0,0,12,92,1,0,0,0,14,97,1,0,0,0,16,99,1,0,0,0,18,113,1,0,
        0,0,20,119,1,0,0,0,22,134,1,0,0,0,24,136,1,0,0,0,26,141,1,0,0,0,
        28,157,1,0,0,0,30,166,1,0,0,0,32,175,1,0,0,0,34,193,1,0,0,0,36,195,
        1,0,0,0,38,227,1,0,0,0,40,261,1,0,0,0,42,44,3,2,1,0,43,42,1,0,0,
        0,44,45,1,0,0,0,45,43,1,0,0,0,45,46,1,0,0,0,46,1,1,0,0,0,47,48,5,
        1,0,0,48,49,3,4,2,0,49,51,5,2,0,0,50,52,3,6,3,0,51,50,1,0,0,0,51,
        52,1,0,0,0,52,53,1,0,0,0,53,54,5,3,0,0,54,58,5,25,0,0,55,57,3,14,
        7,0,56,55,1,0,0,0,57,60,1,0,0,0,58,56,1,0,0,0,58,59,1,0,0,0,59,61,
        1,0,0,0,60,58,1,0,0,0,61,62,5,4,0,0,62,3,1,0,0,0,63,64,5,35,0,0,
        64,5,1,0,0,0,65,70,3,8,4,0,66,67,5,24,0,0,67,69,3,8,4,0,68,66,1,
        0,0,0,69,72,1,0,0,0,70,68,1,0,0,0,70,71,1,0,0,0,71,7,1,0,0,0,72,
        70,1,0,0,0,73,74,7,0,0,0,74,76,3,12,6,0,75,77,3,10,5,0,76,75,1,0,
        0,0,76,77,1,0,0,0,77,78,1,0,0,0,78,83,5,35,0,0,79,80,5,24,0,0,80,
        82,5,35,0,0,81,79,1,0,0,0,82,85,1,0,0,0,83,81,1,0,0,0,83,84,1,0,
        0,0,84,9,1,0,0,0,85,83,1,0,0,0,86,87,5,7,0,0,87,88,5,36,0,0,88,89,
        5,23,0,0,89,90,5,36,0,0,90,91,5,8,0,0,91,11,1,0,0,0,92,93,5,9,0,
        0,93,13,1,0,0,0,94,98,3,16,8,0,95,98,3,18,9,0,96,98,3,20,10,0,97,
        94,1,0,0,0,97,95,1,0,0,0,97,96,1,0,0,0,98,15,1,0,0,0,99,101,7,1,
        0,0,100,102,3,10,5,0,101,100,1,0,0,0,101,102,1,0,0,0,102,103,1,0,
        0,0,103,108,5,35,0,0,104,105,5,24,0,0,105,107,5,35,0,0,106,104,1,
        0,0,0,107,110,1,0,0,0,108,106,1,0,0,0,108,109,1,0,0,0,109,111,1,
        0,0,0,110,108,1,0,0,0,111,112,5,25,0,0,112,17,1,0,0,0,113,114,5,
        11,0,0,114,115,3,26,13,0,115,116,5,26,0,0,116,117,3,38,19,0,117,
        118,5,25,0,0,118,19,1,0,0,0,119,120,5,12,0,0,120,121,3,22,11,0,121,
        21,1,0,0,0,122,126,5,13,0,0,123,125,3,22,11,0,124,123,1,0,0,0,125,
        128,1,0,0,0,126,124,1,0,0,0,126,127,1,0,0,0,127,129,1,0,0,0,128,
        126,1,0,0,0,129,135,5,14,0,0,130,135,3,28,14,0,131,135,3,24,12,0,
        132,135,3,30,15,0,133,135,3,32,16,0,134,122,1,0,0,0,134,130,1,0,
        0,0,134,131,1,0,0,0,134,132,1,0,0,0,134,133,1,0,0,0,135,23,1,0,0,
        0,136,137,3,26,13,0,137,138,5,26,0,0,138,139,3,38,19,0,139,140,5,
        25,0,0,140,25,1,0,0,0,141,154,5,35,0,0,142,143,5,7,0,0,143,144,3,
        38,19,0,144,145,5,8,0,0,145,153,1,0,0,0,146,147,5,7,0,0,147,148,
        3,38,19,0,148,149,5,23,0,0,149,150,3,38,19,0,150,151,5,8,0,0,151,
        153,1,0,0,0,152,142,1,0,0,0,152,146,1,0,0,0,153,156,1,0,0,0,154,
        152,1,0,0,0,154,155,1,0,0,0,155,27,1,0,0,0,156,154,1,0,0,0,157,161,
        5,30,0,0,158,160,3,22,11,0,159,158,1,0,0,0,160,163,1,0,0,0,161,159,
        1,0,0,0,161,162,1,0,0,0,162,164,1,0,0,0,163,161,1,0,0,0,164,165,
        5,31,0,0,165,29,1,0,0,0,166,167,5,32,0,0,167,168,5,2,0,0,168,169,
        3,38,19,0,169,170,5,3,0,0,170,173,3,22,11,0,171,172,5,33,0,0,172,
        174,3,22,11,0,173,171,1,0,0,0,173,174,1,0,0,0,174,31,1,0,0,0,175,
        176,5,28,0,0,176,177,5,2,0,0,177,178,3,38,19,0,178,180,5,3,0,0,179,
        181,3,34,17,0,180,179,1,0,0,0,181,182,1,0,0,0,182,180,1,0,0,0,182,
        183,1,0,0,0,183,184,1,0,0,0,184,185,5,29,0,0,185,33,1,0,0,0,186,
        187,3,36,18,0,187,188,5,23,0,0,188,189,3,22,11,0,189,194,1,0,0,0,
        190,191,5,27,0,0,191,192,5,23,0,0,192,194,3,22,11,0,193,186,1,0,
        0,0,193,190,1,0,0,0,194,35,1,0,0,0,195,200,3,38,19,0,196,197,5,24,
        0,0,197,199,3,38,19,0,198,196,1,0,0,0,199,202,1,0,0,0,200,198,1,
        0,0,0,200,201,1,0,0,0,201,37,1,0,0,0,202,200,1,0,0,0,203,204,6,19,
        -1,0,204,205,5,15,0,0,205,228,3,38,19,14,206,207,5,16,0,0,207,228,
        3,38,19,13,208,209,5,17,0,0,209,228,3,38,19,12,210,211,5,13,0,0,
        211,216,3,38,19,0,212,213,5,24,0,0,213,215,3,38,19,0,214,212,1,0,
        0,0,215,218,1,0,0,0,216,214,1,0,0,0,216,217,1,0,0,0,217,219,1,0,
        0,0,218,216,1,0,0,0,219,220,5,14,0,0,220,228,1,0,0,0,221,222,5,2,
        0,0,222,223,3,38,19,0,223,224,5,3,0,0,224,228,1,0,0,0,225,228,3,
        40,20,0,226,228,5,35,0,0,227,203,1,0,0,0,227,206,1,0,0,0,227,208,
        1,0,0,0,227,210,1,0,0,0,227,221,1,0,0,0,227,225,1,0,0,0,227,226,
        1,0,0,0,228,258,1,0,0,0,229,230,10,11,0,0,230,231,5,18,0,0,231,257,
        3,38,19,12,232,233,10,10,0,0,233,234,5,19,0,0,234,257,3,38,19,11,
        235,236,10,9,0,0,236,237,5,20,0,0,237,257,3,38,19,10,238,239,10,
        8,0,0,239,240,5,21,0,0,240,257,3,38,19,9,241,242,10,7,0,0,242,243,
        5,22,0,0,243,257,3,38,19,8,244,245,10,6,0,0,245,246,5,7,0,0,246,
        247,3,38,19,0,247,248,5,8,0,0,248,257,1,0,0,0,249,250,10,5,0,0,250,
        251,5,7,0,0,251,252,3,38,19,0,252,253,5,23,0,0,253,254,3,38,19,0,
        254,255,5,8,0,0,255,257,1,0,0,0,256,229,1,0,0,0,256,232,1,0,0,0,
        256,235,1,0,0,0,256,238,1,0,0,0,256,241,1,0,0,0,256,244,1,0,0,0,
        256,249,1,0,0,0,257,260,1,0,0,0,258,256,1,0,0,0,258,259,1,0,0,0,
        259,39,1,0,0,0,260,258,1,0,0,0,261,262,7,2,0,0,262,41,1,0,0,0,22,
        45,51,58,70,76,83,97,101,108,126,134,152,154,161,173,182,193,200,
        216,227,256,258
    ]

class SystemVerilogSubsetParser ( Parser ):

    grammarFileName = "SystemVerilogSubset.g4"

    atn = ATNDeserializer().deserialize(serializedATN())

    decisionsToDFA = [ DFA(ds, i) for i, ds in enumerate(atn.decisionToState) ]

    sharedContextCache = PredictionContextCache()

    literalNames = [ "<INVALID>", "'module'", "'('", "')'", "'endmodule'", 
                     "'input'", "'output'", "'['", "']'", "'logic'", "'wire'", 
                     "'assign'", "'always_comb'", "'{'", "'}'", "'!'", "'~'", 
                     "'-'", "'&'", "'|'", "'^'", "'~^'", "'=='", "':'", 
                     "','", "';'", "'='", "'default'", "'case'", "'endcase'", 
                     "'begin'", "'end'", "'if'", "'else'" ]

    symbolicNames = [ "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "COLON", "COMMA", 
                      "SEMICOLON", "ASSIGN", "DEFAULT", "CASE", "ENDCASE", 
                      "BEGIN", "END", "IF", "ELSE", "BinaryLiteral", "Identifier", 
                      "DecimalNumber", "WS", "LINE_COMMENT", "BLOCK_COMMENT" ]

    RULE_compilation_unit = 0
    RULE_module_declaration = 1
    RULE_module_identifier = 2
    RULE_port_list = 3
    RULE_port = 4
    RULE_range = 5
    RULE_data_type = 6
    RULE_module_item = 7
    RULE_net_declaration = 8
    RULE_continuous_assign = 9
    RULE_always_comb_block = 10
    RULE_statement = 11
    RULE_blocking_assignment = 12
    RULE_variable_lvalue = 13
    RULE_begin_end_block = 14
    RULE_if_statement = 15
    RULE_case_statement = 16
    RULE_case_item = 17
    RULE_expression_list = 18
    RULE_expression = 19
    RULE_literal = 20

    ruleNames =  [ "compilation_unit", "module_declaration", "module_identifier", 
                   "port_list", "port", "range", "data_type", "module_item", 
                   "net_declaration", "continuous_assign", "always_comb_block", 
                   "statement", "blocking_assignment", "variable_lvalue", 
                   "begin_end_block", "if_statement", "case_statement", 
                   "case_item", "expression_list", "expression", "literal" ]

    EOF = Token.EOF
    T__0=1
    T__1=2
    T__2=3
    T__3=4
    T__4=5
    T__5=6
    T__6=7
    T__7=8
    T__8=9
    T__9=10
    T__10=11
    T__11=12
    T__12=13
    T__13=14
    T__14=15
    T__15=16
    T__16=17
    T__17=18
    T__18=19
    T__19=20
    T__20=21
    T__21=22
    COLON=23
    COMMA=24
    SEMICOLON=25
    ASSIGN=26
    DEFAULT=27
    CASE=28
    ENDCASE=29
    BEGIN=30
    END=31
    IF=32
    ELSE=33
    BinaryLiteral=34
    Identifier=35
    DecimalNumber=36
    WS=37
    LINE_COMMENT=38
    BLOCK_COMMENT=39

    def __init__(self, input:TokenStream, output:TextIO = sys.stdout):
        super().__init__(input, output)
        self.checkVersion("4.13.1")
        self._interp = ParserATNSimulator(self, self.atn, self.decisionsToDFA, self.sharedContextCache)
        self._predicates = None




    class Compilation_unitContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def module_declaration(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.Module_declarationContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.Module_declarationContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_compilation_unit

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCompilation_unit" ):
                return visitor.visitCompilation_unit(self)
            else:
                return visitor.visitChildren(self)




    def compilation_unit(self):

        localctx = SystemVerilogSubsetParser.Compilation_unitContext(self, self._ctx, self.state)
        self.enterRule(localctx, 0, self.RULE_compilation_unit)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 43 
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while True:
                self.state = 42
                self.module_declaration()
                self.state = 45 
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                if not (_la==1):
                    break

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_declarationContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def module_identifier(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Module_identifierContext,0)


        def SEMICOLON(self):
            return self.getToken(SystemVerilogSubsetParser.SEMICOLON, 0)

        def port_list(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Port_listContext,0)


        def module_item(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.Module_itemContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.Module_itemContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_module_declaration

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_declaration" ):
                return visitor.visitModule_declaration(self)
            else:
                return visitor.visitChildren(self)




    def module_declaration(self):

        localctx = SystemVerilogSubsetParser.Module_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 2, self.RULE_module_declaration)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 47
            self.match(SystemVerilogSubsetParser.T__0)
            self.state = 48
            self.module_identifier()
            self.state = 49
            self.match(SystemVerilogSubsetParser.T__1)
            self.state = 51
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            if _la==5 or _la==6:
                self.state = 50
                self.port_list()


            self.state = 53
            self.match(SystemVerilogSubsetParser.T__2)
            self.state = 54
            self.match(SystemVerilogSubsetParser.SEMICOLON)
            self.state = 58
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while (((_la) & ~0x3f) == 0 and ((1 << _la) & 7680) != 0):
                self.state = 55
                self.module_item()
                self.state = 60
                self._errHandler.sync(self)
                _la = self._input.LA(1)

            self.state = 61
            self.match(SystemVerilogSubsetParser.T__3)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_identifierContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_module_identifier

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_identifier" ):
                return visitor.visitModule_identifier(self)
            else:
                return visitor.visitChildren(self)




    def module_identifier(self):

        localctx = SystemVerilogSubsetParser.Module_identifierContext(self, self._ctx, self.state)
        self.enterRule(localctx, 4, self.RULE_module_identifier)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 63
            self.match(SystemVerilogSubsetParser.Identifier)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Port_listContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def port(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.PortContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.PortContext,i)


        def COMMA(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.COMMA)
            else:
                return self.getToken(SystemVerilogSubsetParser.COMMA, i)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_port_list

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPort_list" ):
                return visitor.visitPort_list(self)
            else:
                return visitor.visitChildren(self)




    def port_list(self):

        localctx = SystemVerilogSubsetParser.Port_listContext(self, self._ctx, self.state)
        self.enterRule(localctx, 6, self.RULE_port_list)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 65
            self.port()
            self.state = 70
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==24:
                self.state = 66
                self.match(SystemVerilogSubsetParser.COMMA)
                self.state = 67
                self.port()
                self.state = 72
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class PortContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def data_type(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Data_typeContext,0)


        def Identifier(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.Identifier)
            else:
                return self.getToken(SystemVerilogSubsetParser.Identifier, i)

        def range_(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.RangeContext,0)


        def COMMA(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.COMMA)
            else:
                return self.getToken(SystemVerilogSubsetParser.COMMA, i)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_port

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPort" ):
                return visitor.visitPort(self)
            else:
                return visitor.visitChildren(self)




    def port(self):

        localctx = SystemVerilogSubsetParser.PortContext(self, self._ctx, self.state)
        self.enterRule(localctx, 8, self.RULE_port)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 73
            _la = self._input.LA(1)
            if not(_la==5 or _la==6):
                self._errHandler.recoverInline(self)
            else:
                self._errHandler.reportMatch(self)
                self.consume()
            self.state = 74
            self.data_type()
            self.state = 76
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            if _la==7:
                self.state = 75
                self.range_()


            self.state = 78
            self.match(SystemVerilogSubsetParser.Identifier)
            self.state = 83
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,5,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 79
                    self.match(SystemVerilogSubsetParser.COMMA)
                    self.state = 80
                    self.match(SystemVerilogSubsetParser.Identifier) 
                self.state = 85
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,5,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class RangeContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def DecimalNumber(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.DecimalNumber)
            else:
                return self.getToken(SystemVerilogSubsetParser.DecimalNumber, i)

        def COLON(self):
            return self.getToken(SystemVerilogSubsetParser.COLON, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_range

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitRange" ):
                return visitor.visitRange(self)
            else:
                return visitor.visitChildren(self)




    def range_(self):

        localctx = SystemVerilogSubsetParser.RangeContext(self, self._ctx, self.state)
        self.enterRule(localctx, 10, self.RULE_range)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 86
            self.match(SystemVerilogSubsetParser.T__6)
            self.state = 87
            self.match(SystemVerilogSubsetParser.DecimalNumber)
            self.state = 88
            self.match(SystemVerilogSubsetParser.COLON)
            self.state = 89
            self.match(SystemVerilogSubsetParser.DecimalNumber)
            self.state = 90
            self.match(SystemVerilogSubsetParser.T__7)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Data_typeContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_data_type

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitData_type" ):
                return visitor.visitData_type(self)
            else:
                return visitor.visitChildren(self)




    def data_type(self):

        localctx = SystemVerilogSubsetParser.Data_typeContext(self, self._ctx, self.state)
        self.enterRule(localctx, 12, self.RULE_data_type)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 92
            self.match(SystemVerilogSubsetParser.T__8)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_itemContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def net_declaration(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Net_declarationContext,0)


        def continuous_assign(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Continuous_assignContext,0)


        def always_comb_block(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Always_comb_blockContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_module_item

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_item" ):
                return visitor.visitModule_item(self)
            else:
                return visitor.visitChildren(self)




    def module_item(self):

        localctx = SystemVerilogSubsetParser.Module_itemContext(self, self._ctx, self.state)
        self.enterRule(localctx, 14, self.RULE_module_item)
        try:
            self.state = 97
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [9, 10]:
                self.enterOuterAlt(localctx, 1)
                self.state = 94
                self.net_declaration()
                pass
            elif token in [11]:
                self.enterOuterAlt(localctx, 2)
                self.state = 95
                self.continuous_assign()
                pass
            elif token in [12]:
                self.enterOuterAlt(localctx, 3)
                self.state = 96
                self.always_comb_block()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Net_declarationContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Identifier(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.Identifier)
            else:
                return self.getToken(SystemVerilogSubsetParser.Identifier, i)

        def SEMICOLON(self):
            return self.getToken(SystemVerilogSubsetParser.SEMICOLON, 0)

        def range_(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.RangeContext,0)


        def COMMA(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.COMMA)
            else:
                return self.getToken(SystemVerilogSubsetParser.COMMA, i)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_net_declaration

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNet_declaration" ):
                return visitor.visitNet_declaration(self)
            else:
                return visitor.visitChildren(self)




    def net_declaration(self):

        localctx = SystemVerilogSubsetParser.Net_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 16, self.RULE_net_declaration)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 99
            _la = self._input.LA(1)
            if not(_la==9 or _la==10):
                self._errHandler.recoverInline(self)
            else:
                self._errHandler.reportMatch(self)
                self.consume()
            self.state = 101
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            if _la==7:
                self.state = 100
                self.range_()


            self.state = 103
            self.match(SystemVerilogSubsetParser.Identifier)
            self.state = 108
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==24:
                self.state = 104
                self.match(SystemVerilogSubsetParser.COMMA)
                self.state = 105
                self.match(SystemVerilogSubsetParser.Identifier)
                self.state = 110
                self._errHandler.sync(self)
                _la = self._input.LA(1)

            self.state = 111
            self.match(SystemVerilogSubsetParser.SEMICOLON)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Continuous_assignContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def variable_lvalue(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Variable_lvalueContext,0)


        def ASSIGN(self):
            return self.getToken(SystemVerilogSubsetParser.ASSIGN, 0)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def SEMICOLON(self):
            return self.getToken(SystemVerilogSubsetParser.SEMICOLON, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_continuous_assign

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitContinuous_assign" ):
                return visitor.visitContinuous_assign(self)
            else:
                return visitor.visitChildren(self)




    def continuous_assign(self):

        localctx = SystemVerilogSubsetParser.Continuous_assignContext(self, self._ctx, self.state)
        self.enterRule(localctx, 18, self.RULE_continuous_assign)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 113
            self.match(SystemVerilogSubsetParser.T__10)
            self.state = 114
            self.variable_lvalue()
            self.state = 115
            self.match(SystemVerilogSubsetParser.ASSIGN)
            self.state = 116
            self.expression(0)
            self.state = 117
            self.match(SystemVerilogSubsetParser.SEMICOLON)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Always_comb_blockContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_always_comb_block

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitAlways_comb_block" ):
                return visitor.visitAlways_comb_block(self)
            else:
                return visitor.visitChildren(self)




    def always_comb_block(self):

        localctx = SystemVerilogSubsetParser.Always_comb_blockContext(self, self._ctx, self.state)
        self.enterRule(localctx, 20, self.RULE_always_comb_block)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 119
            self.match(SystemVerilogSubsetParser.T__11)
            self.state = 120
            self.statement()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class StatementContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def statement(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.StatementContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,i)


        def begin_end_block(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Begin_end_blockContext,0)


        def blocking_assignment(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Blocking_assignmentContext,0)


        def if_statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.If_statementContext,0)


        def case_statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Case_statementContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_statement

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitStatement" ):
                return visitor.visitStatement(self)
            else:
                return visitor.visitChildren(self)




    def statement(self):

        localctx = SystemVerilogSubsetParser.StatementContext(self, self._ctx, self.state)
        self.enterRule(localctx, 22, self.RULE_statement)
        self._la = 0 # Token type
        try:
            self.state = 134
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [13]:
                self.enterOuterAlt(localctx, 1)
                self.state = 122
                self.match(SystemVerilogSubsetParser.T__12)
                self.state = 126
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                while (((_la) & ~0x3f) == 0 and ((1 << _la) & 39996891136) != 0):
                    self.state = 123
                    self.statement()
                    self.state = 128
                    self._errHandler.sync(self)
                    _la = self._input.LA(1)

                self.state = 129
                self.match(SystemVerilogSubsetParser.T__13)
                pass
            elif token in [30]:
                self.enterOuterAlt(localctx, 2)
                self.state = 130
                self.begin_end_block()
                pass
            elif token in [35]:
                self.enterOuterAlt(localctx, 3)
                self.state = 131
                self.blocking_assignment()
                pass
            elif token in [32]:
                self.enterOuterAlt(localctx, 4)
                self.state = 132
                self.if_statement()
                pass
            elif token in [28]:
                self.enterOuterAlt(localctx, 5)
                self.state = 133
                self.case_statement()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Blocking_assignmentContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def variable_lvalue(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Variable_lvalueContext,0)


        def ASSIGN(self):
            return self.getToken(SystemVerilogSubsetParser.ASSIGN, 0)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def SEMICOLON(self):
            return self.getToken(SystemVerilogSubsetParser.SEMICOLON, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_blocking_assignment

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitBlocking_assignment" ):
                return visitor.visitBlocking_assignment(self)
            else:
                return visitor.visitChildren(self)




    def blocking_assignment(self):

        localctx = SystemVerilogSubsetParser.Blocking_assignmentContext(self, self._ctx, self.state)
        self.enterRule(localctx, 24, self.RULE_blocking_assignment)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 136
            self.variable_lvalue()
            self.state = 137
            self.match(SystemVerilogSubsetParser.ASSIGN)
            self.state = 138
            self.expression(0)
            self.state = 139
            self.match(SystemVerilogSubsetParser.SEMICOLON)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Variable_lvalueContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def COLON(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.COLON)
            else:
                return self.getToken(SystemVerilogSubsetParser.COLON, i)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_variable_lvalue

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitVariable_lvalue" ):
                return visitor.visitVariable_lvalue(self)
            else:
                return visitor.visitChildren(self)




    def variable_lvalue(self):

        localctx = SystemVerilogSubsetParser.Variable_lvalueContext(self, self._ctx, self.state)
        self.enterRule(localctx, 26, self.RULE_variable_lvalue)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 141
            self.match(SystemVerilogSubsetParser.Identifier)
            self.state = 154
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==7:
                self.state = 152
                self._errHandler.sync(self)
                la_ = self._interp.adaptivePredict(self._input,11,self._ctx)
                if la_ == 1:
                    self.state = 142
                    self.match(SystemVerilogSubsetParser.T__6)
                    self.state = 143
                    self.expression(0)
                    self.state = 144
                    self.match(SystemVerilogSubsetParser.T__7)
                    pass

                elif la_ == 2:
                    self.state = 146
                    self.match(SystemVerilogSubsetParser.T__6)
                    self.state = 147
                    self.expression(0)
                    self.state = 148
                    self.match(SystemVerilogSubsetParser.COLON)
                    self.state = 149
                    self.expression(0)
                    self.state = 150
                    self.match(SystemVerilogSubsetParser.T__7)
                    pass


                self.state = 156
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Begin_end_blockContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def BEGIN(self):
            return self.getToken(SystemVerilogSubsetParser.BEGIN, 0)

        def END(self):
            return self.getToken(SystemVerilogSubsetParser.END, 0)

        def statement(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.StatementContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_begin_end_block

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitBegin_end_block" ):
                return visitor.visitBegin_end_block(self)
            else:
                return visitor.visitChildren(self)




    def begin_end_block(self):

        localctx = SystemVerilogSubsetParser.Begin_end_blockContext(self, self._ctx, self.state)
        self.enterRule(localctx, 28, self.RULE_begin_end_block)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 157
            self.match(SystemVerilogSubsetParser.BEGIN)
            self.state = 161
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while (((_la) & ~0x3f) == 0 and ((1 << _la) & 39996891136) != 0):
                self.state = 158
                self.statement()
                self.state = 163
                self._errHandler.sync(self)
                _la = self._input.LA(1)

            self.state = 164
            self.match(SystemVerilogSubsetParser.END)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class If_statementContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def IF(self):
            return self.getToken(SystemVerilogSubsetParser.IF, 0)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def statement(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.StatementContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,i)


        def ELSE(self):
            return self.getToken(SystemVerilogSubsetParser.ELSE, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_if_statement

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIf_statement" ):
                return visitor.visitIf_statement(self)
            else:
                return visitor.visitChildren(self)




    def if_statement(self):

        localctx = SystemVerilogSubsetParser.If_statementContext(self, self._ctx, self.state)
        self.enterRule(localctx, 30, self.RULE_if_statement)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 166
            self.match(SystemVerilogSubsetParser.IF)
            self.state = 167
            self.match(SystemVerilogSubsetParser.T__1)
            self.state = 168
            self.expression(0)
            self.state = 169
            self.match(SystemVerilogSubsetParser.T__2)
            self.state = 170
            self.statement()
            self.state = 173
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,14,self._ctx)
            if la_ == 1:
                self.state = 171
                self.match(SystemVerilogSubsetParser.ELSE)
                self.state = 172
                self.statement()


        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Case_statementContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def CASE(self):
            return self.getToken(SystemVerilogSubsetParser.CASE, 0)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def ENDCASE(self):
            return self.getToken(SystemVerilogSubsetParser.ENDCASE, 0)

        def case_item(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.Case_itemContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.Case_itemContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_case_statement

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCase_statement" ):
                return visitor.visitCase_statement(self)
            else:
                return visitor.visitChildren(self)




    def case_statement(self):

        localctx = SystemVerilogSubsetParser.Case_statementContext(self, self._ctx, self.state)
        self.enterRule(localctx, 32, self.RULE_case_statement)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 175
            self.match(SystemVerilogSubsetParser.CASE)
            self.state = 176
            self.match(SystemVerilogSubsetParser.T__1)
            self.state = 177
            self.expression(0)
            self.state = 178
            self.match(SystemVerilogSubsetParser.T__2)
            self.state = 180 
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while True:
                self.state = 179
                self.case_item()
                self.state = 182 
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                if not ((((_la) & ~0x3f) == 0 and ((1 << _la) & 120393539588) != 0)):
                    break

            self.state = 184
            self.match(SystemVerilogSubsetParser.ENDCASE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Case_itemContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def expression_list(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Expression_listContext,0)


        def COLON(self):
            return self.getToken(SystemVerilogSubsetParser.COLON, 0)

        def statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,0)


        def DEFAULT(self):
            return self.getToken(SystemVerilogSubsetParser.DEFAULT, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_case_item

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCase_item" ):
                return visitor.visitCase_item(self)
            else:
                return visitor.visitChildren(self)




    def case_item(self):

        localctx = SystemVerilogSubsetParser.Case_itemContext(self, self._ctx, self.state)
        self.enterRule(localctx, 34, self.RULE_case_item)
        try:
            self.state = 193
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [2, 13, 15, 16, 17, 34, 35, 36]:
                self.enterOuterAlt(localctx, 1)
                self.state = 186
                self.expression_list()
                self.state = 187
                self.match(SystemVerilogSubsetParser.COLON)
                self.state = 188
                self.statement()
                pass
            elif token in [27]:
                self.enterOuterAlt(localctx, 2)
                self.state = 190
                self.match(SystemVerilogSubsetParser.DEFAULT)
                self.state = 191
                self.match(SystemVerilogSubsetParser.COLON)
                self.state = 192
                self.statement()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Expression_listContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def COMMA(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.COMMA)
            else:
                return self.getToken(SystemVerilogSubsetParser.COMMA, i)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_expression_list

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitExpression_list" ):
                return visitor.visitExpression_list(self)
            else:
                return visitor.visitChildren(self)




    def expression_list(self):

        localctx = SystemVerilogSubsetParser.Expression_listContext(self, self._ctx, self.state)
        self.enterRule(localctx, 36, self.RULE_expression_list)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 195
            self.expression(0)
            self.state = 200
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==24:
                self.state = 196
                self.match(SystemVerilogSubsetParser.COMMA)
                self.state = 197
                self.expression(0)
                self.state = 202
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class ExpressionContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_expression

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)


    class AndExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitAndExpr" ):
                return visitor.visitAndExpr(self)
            else:
                return visitor.visitChildren(self)


    class ConstExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def literal(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.LiteralContext,0)


        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitConstExpr" ):
                return visitor.visitConstExpr(self)
            else:
                return visitor.visitChildren(self)


    class BitSelectExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitBitSelectExpr" ):
                return visitor.visitBitSelectExpr(self)
            else:
                return visitor.visitChildren(self)


    class IdExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIdExpr" ):
                return visitor.visitIdExpr(self)
            else:
                return visitor.visitChildren(self)


    class XorExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitXorExpr" ):
                return visitor.visitXorExpr(self)
            else:
                return visitor.visitChildren(self)


    class XnorExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitXnorExpr" ):
                return visitor.visitXnorExpr(self)
            else:
                return visitor.visitChildren(self)


    class LogicalNotExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitLogicalNotExpr" ):
                return visitor.visitLogicalNotExpr(self)
            else:
                return visitor.visitChildren(self)


    class PartSelectExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)

        def COLON(self):
            return self.getToken(SystemVerilogSubsetParser.COLON, 0)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPartSelectExpr" ):
                return visitor.visitPartSelectExpr(self)
            else:
                return visitor.visitChildren(self)


    class OrExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitOrExpr" ):
                return visitor.visitOrExpr(self)
            else:
                return visitor.visitChildren(self)


    class NegateExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNegateExpr" ):
                return visitor.visitNegateExpr(self)
            else:
                return visitor.visitChildren(self)


    class ConcatExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)

        def COMMA(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.COMMA)
            else:
                return self.getToken(SystemVerilogSubsetParser.COMMA, i)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitConcatExpr" ):
                return visitor.visitConcatExpr(self)
            else:
                return visitor.visitChildren(self)


    class BitwiseNotExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitBitwiseNotExpr" ):
                return visitor.visitBitwiseNotExpr(self)
            else:
                return visitor.visitChildren(self)


    class EqExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitEqExpr" ):
                return visitor.visitEqExpr(self)
            else:
                return visitor.visitChildren(self)


    class ParenExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitParenExpr" ):
                return visitor.visitParenExpr(self)
            else:
                return visitor.visitChildren(self)



    def expression(self, _p:int=0):
        _parentctx = self._ctx
        _parentState = self.state
        localctx = SystemVerilogSubsetParser.ExpressionContext(self, self._ctx, _parentState)
        _prevctx = localctx
        _startState = 38
        self.enterRecursionRule(localctx, 38, self.RULE_expression, _p)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 227
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [15]:
                localctx = SystemVerilogSubsetParser.LogicalNotExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx

                self.state = 204
                self.match(SystemVerilogSubsetParser.T__14)
                self.state = 205
                self.expression(14)
                pass
            elif token in [16]:
                localctx = SystemVerilogSubsetParser.BitwiseNotExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 206
                self.match(SystemVerilogSubsetParser.T__15)
                self.state = 207
                self.expression(13)
                pass
            elif token in [17]:
                localctx = SystemVerilogSubsetParser.NegateExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 208
                self.match(SystemVerilogSubsetParser.T__16)
                self.state = 209
                self.expression(12)
                pass
            elif token in [13]:
                localctx = SystemVerilogSubsetParser.ConcatExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 210
                self.match(SystemVerilogSubsetParser.T__12)
                self.state = 211
                self.expression(0)
                self.state = 216
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                while _la==24:
                    self.state = 212
                    self.match(SystemVerilogSubsetParser.COMMA)
                    self.state = 213
                    self.expression(0)
                    self.state = 218
                    self._errHandler.sync(self)
                    _la = self._input.LA(1)

                self.state = 219
                self.match(SystemVerilogSubsetParser.T__13)
                pass
            elif token in [2]:
                localctx = SystemVerilogSubsetParser.ParenExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 221
                self.match(SystemVerilogSubsetParser.T__1)
                self.state = 222
                self.expression(0)
                self.state = 223
                self.match(SystemVerilogSubsetParser.T__2)
                pass
            elif token in [34, 36]:
                localctx = SystemVerilogSubsetParser.ConstExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 225
                self.literal()
                pass
            elif token in [35]:
                localctx = SystemVerilogSubsetParser.IdExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 226
                self.match(SystemVerilogSubsetParser.Identifier)
                pass
            else:
                raise NoViableAltException(self)

            self._ctx.stop = self._input.LT(-1)
            self.state = 258
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,21,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    if self._parseListeners is not None:
                        self.triggerExitRuleEvent()
                    _prevctx = localctx
                    self.state = 256
                    self._errHandler.sync(self)
                    la_ = self._interp.adaptivePredict(self._input,20,self._ctx)
                    if la_ == 1:
                        localctx = SystemVerilogSubsetParser.AndExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 229
                        if not self.precpred(self._ctx, 11):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 11)")
                        self.state = 230
                        self.match(SystemVerilogSubsetParser.T__17)
                        self.state = 231
                        self.expression(12)
                        pass

                    elif la_ == 2:
                        localctx = SystemVerilogSubsetParser.OrExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 232
                        if not self.precpred(self._ctx, 10):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 10)")
                        self.state = 233
                        self.match(SystemVerilogSubsetParser.T__18)
                        self.state = 234
                        self.expression(11)
                        pass

                    elif la_ == 3:
                        localctx = SystemVerilogSubsetParser.XorExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 235
                        if not self.precpred(self._ctx, 9):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 9)")
                        self.state = 236
                        self.match(SystemVerilogSubsetParser.T__19)
                        self.state = 237
                        self.expression(10)
                        pass

                    elif la_ == 4:
                        localctx = SystemVerilogSubsetParser.XnorExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 238
                        if not self.precpred(self._ctx, 8):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 8)")
                        self.state = 239
                        self.match(SystemVerilogSubsetParser.T__20)
                        self.state = 240
                        self.expression(9)
                        pass

                    elif la_ == 5:
                        localctx = SystemVerilogSubsetParser.EqExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 241
                        if not self.precpred(self._ctx, 7):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 7)")
                        self.state = 242
                        self.match(SystemVerilogSubsetParser.T__21)
                        self.state = 243
                        self.expression(8)
                        pass

                    elif la_ == 6:
                        localctx = SystemVerilogSubsetParser.BitSelectExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 244
                        if not self.precpred(self._ctx, 6):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 6)")
                        self.state = 245
                        self.match(SystemVerilogSubsetParser.T__6)
                        self.state = 246
                        self.expression(0)
                        self.state = 247
                        self.match(SystemVerilogSubsetParser.T__7)
                        pass

                    elif la_ == 7:
                        localctx = SystemVerilogSubsetParser.PartSelectExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 249
                        if not self.precpred(self._ctx, 5):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 5)")
                        self.state = 250
                        self.match(SystemVerilogSubsetParser.T__6)
                        self.state = 251
                        self.expression(0)
                        self.state = 252
                        self.match(SystemVerilogSubsetParser.COLON)
                        self.state = 253
                        self.expression(0)
                        self.state = 254
                        self.match(SystemVerilogSubsetParser.T__7)
                        pass

             
                self.state = 260
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,21,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.unrollRecursionContexts(_parentctx)
        return localctx


    class LiteralContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def DecimalNumber(self):
            return self.getToken(SystemVerilogSubsetParser.DecimalNumber, 0)

        def BinaryLiteral(self):
            return self.getToken(SystemVerilogSubsetParser.BinaryLiteral, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_literal

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitLiteral" ):
                return visitor.visitLiteral(self)
            else:
                return visitor.visitChildren(self)




    def literal(self):

        localctx = SystemVerilogSubsetParser.LiteralContext(self, self._ctx, self.state)
        self.enterRule(localctx, 40, self.RULE_literal)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 261
            _la = self._input.LA(1)
            if not(_la==34 or _la==36):
                self._errHandler.recoverInline(self)
            else:
                self._errHandler.reportMatch(self)
                self.consume()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx



    def sempred(self, localctx:RuleContext, ruleIndex:int, predIndex:int):
        if self._predicates == None:
            self._predicates = dict()
        self._predicates[19] = self.expression_sempred
        pred = self._predicates.get(ruleIndex, None)
        if pred is None:
            raise Exception("No predicate with index:" + str(ruleIndex))
        else:
            return pred(localctx, predIndex)

    def expression_sempred(self, localctx:ExpressionContext, predIndex:int):
            if predIndex == 0:
                return self.precpred(self._ctx, 11)
         

            if predIndex == 1:
                return self.precpred(self._ctx, 10)
         

            if predIndex == 2:
                return self.precpred(self._ctx, 9)
         

            if predIndex == 3:
                return self.precpred(self._ctx, 8)
         

            if predIndex == 4:
                return self.precpred(self._ctx, 7)
         

            if predIndex == 5:
                return self.precpred(self._ctx, 6)
         

            if predIndex == 6:
                return self.precpred(self._ctx, 5)
         




