Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec  5 23:14:12 2022
| Host         : Gabrieli running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    174         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (174)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (495)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (174)
--------------------------
 There are 173 register/latch pins with no clock driven by root clock pin: clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (495)
--------------------------------------------------
 There are 495 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.679        0.000                      0                   10        0.256        0.000                      0                   10        4.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.679        0.000                      0                   10        0.256        0.000                      0                   10        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.580ns (27.878%)  route 1.501ns (72.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  uc/FSM_onehot_estado_reg[2]/Q
                         net (fo=3, routed)           1.122     6.806    uc/opcode
    SLICE_X53Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.930 r  uc/__0/i_/O
                         net (fo=4, routed)           0.378     7.308    uc/__0/i__n_0
    SLICE_X53Y96         FDPE                                         r  uc/FSM_onehot_estado_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    uc/in0
    SLICE_X53Y96         FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDPE (Setup_fdpe_C_CE)      -0.205    14.987    uc/FSM_onehot_estado_reg[0]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.580ns (27.878%)  route 1.501ns (72.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  uc/FSM_onehot_estado_reg[2]/Q
                         net (fo=3, routed)           1.122     6.806    uc/opcode
    SLICE_X53Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.930 r  uc/__0/i_/O
                         net (fo=4, routed)           0.378     7.308    uc/__0/i__n_0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDCE (Setup_fdce_C_CE)      -0.205    14.987    uc/FSM_onehot_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.580ns (27.878%)  route 1.501ns (72.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  uc/FSM_onehot_estado_reg[2]/Q
                         net (fo=3, routed)           1.122     6.806    uc/opcode
    SLICE_X53Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.930 r  uc/__0/i_/O
                         net (fo=4, routed)           0.378     7.308    uc/__0/i__n_0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDCE (Setup_fdce_C_CE)      -0.205    14.987    uc/FSM_onehot_estado_reg[2]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.580ns (27.878%)  route 1.501ns (72.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  uc/FSM_onehot_estado_reg[2]/Q
                         net (fo=3, routed)           1.122     6.806    uc/opcode
    SLICE_X53Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.930 r  uc/__0/i_/O
                         net (fo=4, routed)           0.378     7.308    uc/__0/i__n_0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[3]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDCE (Setup_fdce_C_CE)      -0.205    14.987    uc/FSM_onehot_estado_reg[3]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             8.260ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/opcode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.580ns (33.891%)  route 1.131ns (66.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  uc/FSM_onehot_estado_reg[2]/Q
                         net (fo=3, routed)           1.131     6.815    uc/opcode
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.939 r  uc/opcode[1]_i_1/O
                         net (fo=1, routed)           0.000     6.939    uc/opcode[1]_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  uc/opcode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    uc/in0
    SLICE_X52Y96         FDCE                                         r  uc/opcode_reg[1]/C
                         clock pessimism              0.279    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.029    15.199    uc/opcode_reg[1]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  8.260    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 uc/start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.718ns (46.172%)  route 0.837ns (53.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    uc/in0
    SLICE_X52Y96         FDCE                                         r  uc/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.419     5.647 r  uc/start_reg/Q
                         net (fo=2, routed)           0.837     6.484    uc/start
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.299     6.783 r  uc/clk50_i_1/O
                         net (fo=1, routed)           0.000     6.783    uc_n_0
    SLICE_X52Y95         FDRE                                         r  clk50_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clk50_reg/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.029    15.196    clk50_reg
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 uc/opcode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.606ns (40.512%)  route 0.890ns (59.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    uc/in0
    SLICE_X52Y96         FDCE                                         r  uc/opcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  uc/opcode_reg[1]/Q
                         net (fo=2, routed)           0.890     6.574    uc/opcode__0[1]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.150     6.724 r  uc/start_i_1/O
                         net (fo=1, routed)           0.000     6.724    uc/start_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  uc/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    uc/in0
    SLICE_X52Y96         FDCE                                         r  uc/start_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.075    15.267    uc/start_reg
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.456ns (41.337%)  route 0.647ns (58.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  uc/FSM_onehot_estado_reg[2]/Q
                         net (fo=3, routed)           0.647     6.331    uc/opcode
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[3]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)       -0.058    15.134    uc/FSM_onehot_estado_reg[3]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.791%)  route 0.635ns (58.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  uc/FSM_onehot_estado_reg[1]/Q
                         net (fo=2, routed)           0.635     6.319    uc/FSM_onehot_estado_reg_n_0_[1]
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)       -0.061    15.131    uc/FSM_onehot_estado_reg[2]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 uc/FSM_onehot_estado_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.456ns (46.183%)  route 0.531ns (53.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.625     5.228    uc/in0
    SLICE_X53Y96         FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDPE (Prop_fdpe_C_Q)         0.456     5.684 r  uc/FSM_onehot_estado_reg[0]/Q
                         net (fo=2, routed)           0.531     6.215    uc/PC
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504    14.927    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)       -0.081    15.111    uc/FSM_onehot_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                  8.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    uc/in0
    SLICE_X53Y96         FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  uc/FSM_onehot_estado_reg[0]/Q
                         net (fo=2, routed)           0.181     1.806    uc/PC
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.066     1.549    uc/FSM_onehot_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 uc/start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.230ns (57.995%)  route 0.167ns (42.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    uc/in0
    SLICE_X52Y96         FDCE                                         r  uc/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.128     1.611 r  uc/start_reg/Q
                         net (fo=2, routed)           0.167     1.778    uc/start
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.102     1.880 r  uc/start_i_1/O
                         net (fo=1, routed)           0.000     1.880    uc/start_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  uc/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X52Y96         FDCE                                         r  uc/start_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.107     1.590    uc/start_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.888%)  route 0.231ns (62.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  uc/FSM_onehot_estado_reg[1]/Q
                         net (fo=2, routed)           0.231     1.855    uc/FSM_onehot_estado_reg_n_0_[1]
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.070     1.553    uc/FSM_onehot_estado_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.192%)  route 0.238ns (62.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  uc/FSM_onehot_estado_reg[2]/Q
                         net (fo=3, routed)           0.238     1.862    uc/opcode
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.072     1.555    uc/FSM_onehot_estado_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 clk50_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.356%)  route 0.287ns (60.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clk50_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk50_reg/Q
                         net (fo=2, routed)           0.287     1.911    uc/clk50
    SLICE_X52Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.956 r  uc/clk50_i_1/O
                         net (fo=1, routed)           0.000     1.956    uc_n_0
    SLICE_X52Y95         FDRE                                         r  clk50_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clk50_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.091     1.574    clk50_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 uc/opcode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/opcode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.211%)  route 0.314ns (62.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    uc/in0
    SLICE_X52Y96         FDCE                                         r  uc/opcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  uc/opcode_reg[1]/Q
                         net (fo=2, routed)           0.314     1.938    uc/opcode__0[1]
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.983 r  uc/opcode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.983    uc/opcode[1]_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  uc/opcode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X52Y96         FDCE                                         r  uc/opcode_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    uc/opcode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.606%)  route 0.284ns (60.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    uc/in0
    SLICE_X53Y96         FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  uc/FSM_onehot_estado_reg[0]/Q
                         net (fo=2, routed)           0.168     1.793    uc/PC
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.838 r  uc/__0/i_/O
                         net (fo=4, routed)           0.115     1.953    uc/__0/i__n_0
    SLICE_X53Y96         FDPE                                         r  uc/FSM_onehot_estado_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X53Y96         FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDPE (Hold_fdpe_C_CE)       -0.039     1.444    uc/FSM_onehot_estado_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.606%)  route 0.284ns (60.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    uc/in0
    SLICE_X53Y96         FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  uc/FSM_onehot_estado_reg[0]/Q
                         net (fo=2, routed)           0.168     1.793    uc/PC
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.838 r  uc/__0/i_/O
                         net (fo=4, routed)           0.115     1.953    uc/__0/i__n_0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDCE (Hold_fdce_C_CE)       -0.039     1.444    uc/FSM_onehot_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.606%)  route 0.284ns (60.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    uc/in0
    SLICE_X53Y96         FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  uc/FSM_onehot_estado_reg[0]/Q
                         net (fo=2, routed)           0.168     1.793    uc/PC
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.838 r  uc/__0/i_/O
                         net (fo=4, routed)           0.115     1.953    uc/__0/i__n_0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDCE (Hold_fdce_C_CE)       -0.039     1.444    uc/FSM_onehot_estado_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 uc/FSM_onehot_estado_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uc/FSM_onehot_estado_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.606%)  route 0.284ns (60.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.564     1.483    uc/in0
    SLICE_X53Y96         FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  uc/FSM_onehot_estado_reg[0]/Q
                         net (fo=2, routed)           0.168     1.793    uc/PC
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.838 r  uc/__0/i_/O
                         net (fo=4, routed)           0.115     1.953    uc/__0/i__n_0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDCE (Hold_fdce_C_CE)       -0.039     1.444    uc/FSM_onehot_estado_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clk50_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    uc/FSM_onehot_estado_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    uc/FSM_onehot_estado_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    uc/FSM_onehot_estado_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    uc/FSM_onehot_estado_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    uc/opcode_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    uc/start_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk50_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clk50_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    uc/FSM_onehot_estado_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           509 Endpoints
Min Delay           509 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ballPosition_XB_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ballPosition_YB_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.958ns  (logic 2.472ns (24.825%)  route 7.486ns (75.175%))
  Logic Levels:           6  (CARRY4=3 FDPE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDPE                         0.000     0.000 r  ballPosition_XB_reg[7]/C
    SLICE_X89Y116        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  ballPosition_XB_reg[7]/Q
                         net (fo=6, routed)           1.144     1.600    ballPosition_XB[7]
    SLICE_X88Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.104 r  ballPosition_XB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.104    ballPosition_XB_reg[8]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.427 r  ballPosition_XB_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.941     3.368    ballPosition_XB_reg[12]_i_2_n_6
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.306     3.674 r  ballPosition_YB[13]_i_12/O
                         net (fo=1, routed)           0.000     3.674    ballPosition_YB[13]_i_12_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.244 r  ballPosition_YB_reg[13]_i_3/CO[2]
                         net (fo=57, routed)          3.054     7.298    gtOp11_in
    SLICE_X82Y126        LUT5 (Prop_lut5_I0_O)        0.313     7.611 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.347     9.958    ballPosition_XB0
    SLICE_X80Y117        FDCE                                         r  ballPosition_YB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XB_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ballPosition_YB_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.869ns  (logic 2.472ns (25.047%)  route 7.397ns (74.953%))
  Logic Levels:           6  (CARRY4=3 FDPE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDPE                         0.000     0.000 r  ballPosition_XB_reg[7]/C
    SLICE_X89Y116        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  ballPosition_XB_reg[7]/Q
                         net (fo=6, routed)           1.144     1.600    ballPosition_XB[7]
    SLICE_X88Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.104 r  ballPosition_XB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.104    ballPosition_XB_reg[8]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.427 r  ballPosition_XB_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.941     3.368    ballPosition_XB_reg[12]_i_2_n_6
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.306     3.674 r  ballPosition_YB[13]_i_12/O
                         net (fo=1, routed)           0.000     3.674    ballPosition_YB[13]_i_12_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.244 r  ballPosition_YB_reg[13]_i_3/CO[2]
                         net (fo=57, routed)          3.054     7.298    gtOp11_in
    SLICE_X82Y126        LUT5 (Prop_lut5_I0_O)        0.313     7.611 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.258     9.869    ballPosition_XB0
    SLICE_X80Y119        FDCE                                         r  ballPosition_YB_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XB_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ballPosition_YB_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.869ns  (logic 2.472ns (25.047%)  route 7.397ns (74.953%))
  Logic Levels:           6  (CARRY4=3 FDPE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDPE                         0.000     0.000 r  ballPosition_XB_reg[7]/C
    SLICE_X89Y116        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  ballPosition_XB_reg[7]/Q
                         net (fo=6, routed)           1.144     1.600    ballPosition_XB[7]
    SLICE_X88Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.104 r  ballPosition_XB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.104    ballPosition_XB_reg[8]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.427 r  ballPosition_XB_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.941     3.368    ballPosition_XB_reg[12]_i_2_n_6
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.306     3.674 r  ballPosition_YB[13]_i_12/O
                         net (fo=1, routed)           0.000     3.674    ballPosition_YB[13]_i_12_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.244 r  ballPosition_YB_reg[13]_i_3/CO[2]
                         net (fo=57, routed)          3.054     7.298    gtOp11_in
    SLICE_X82Y126        LUT5 (Prop_lut5_I0_O)        0.313     7.611 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.258     9.869    ballPosition_XB0
    SLICE_X80Y119        FDCE                                         r  ballPosition_YB_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XB_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ballPosition_YB_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.869ns  (logic 2.472ns (25.047%)  route 7.397ns (74.953%))
  Logic Levels:           6  (CARRY4=3 FDPE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDPE                         0.000     0.000 r  ballPosition_XB_reg[7]/C
    SLICE_X89Y116        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  ballPosition_XB_reg[7]/Q
                         net (fo=6, routed)           1.144     1.600    ballPosition_XB[7]
    SLICE_X88Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.104 r  ballPosition_XB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.104    ballPosition_XB_reg[8]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.427 r  ballPosition_XB_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.941     3.368    ballPosition_XB_reg[12]_i_2_n_6
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.306     3.674 r  ballPosition_YB[13]_i_12/O
                         net (fo=1, routed)           0.000     3.674    ballPosition_YB[13]_i_12_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.244 r  ballPosition_YB_reg[13]_i_3/CO[2]
                         net (fo=57, routed)          3.054     7.298    gtOp11_in
    SLICE_X82Y126        LUT5 (Prop_lut5_I0_O)        0.313     7.611 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.258     9.869    ballPosition_XB0
    SLICE_X80Y119        FDCE                                         r  ballPosition_YB_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XB_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ballPosition_YB_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.869ns  (logic 2.472ns (25.047%)  route 7.397ns (74.953%))
  Logic Levels:           6  (CARRY4=3 FDPE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDPE                         0.000     0.000 r  ballPosition_XB_reg[7]/C
    SLICE_X89Y116        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  ballPosition_XB_reg[7]/Q
                         net (fo=6, routed)           1.144     1.600    ballPosition_XB[7]
    SLICE_X88Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.104 r  ballPosition_XB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.104    ballPosition_XB_reg[8]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.427 r  ballPosition_XB_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.941     3.368    ballPosition_XB_reg[12]_i_2_n_6
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.306     3.674 r  ballPosition_YB[13]_i_12/O
                         net (fo=1, routed)           0.000     3.674    ballPosition_YB[13]_i_12_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.244 r  ballPosition_YB_reg[13]_i_3/CO[2]
                         net (fo=57, routed)          3.054     7.298    gtOp11_in
    SLICE_X82Y126        LUT5 (Prop_lut5_I0_O)        0.313     7.611 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          2.258     9.869    ballPosition_XB0
    SLICE_X80Y119        FDCE                                         r  ballPosition_YB_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XB_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ballPosition_YB_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.596ns  (logic 2.472ns (25.761%)  route 7.124ns (74.239%))
  Logic Levels:           6  (CARRY4=3 FDPE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDPE                         0.000     0.000 r  ballPosition_XB_reg[7]/C
    SLICE_X89Y116        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  ballPosition_XB_reg[7]/Q
                         net (fo=6, routed)           1.144     1.600    ballPosition_XB[7]
    SLICE_X88Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.104 r  ballPosition_XB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.104    ballPosition_XB_reg[8]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.427 r  ballPosition_XB_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.941     3.368    ballPosition_XB_reg[12]_i_2_n_6
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.306     3.674 r  ballPosition_YB[13]_i_12/O
                         net (fo=1, routed)           0.000     3.674    ballPosition_YB[13]_i_12_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.244 r  ballPosition_YB_reg[13]_i_3/CO[2]
                         net (fo=57, routed)          3.054     7.298    gtOp11_in
    SLICE_X82Y126        LUT5 (Prop_lut5_I0_O)        0.313     7.611 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          1.985     9.596    ballPosition_XB0
    SLICE_X82Y117        FDPE                                         r  ballPosition_YB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XB_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ballPosition_YB_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.596ns  (logic 2.472ns (25.761%)  route 7.124ns (74.239%))
  Logic Levels:           6  (CARRY4=3 FDPE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDPE                         0.000     0.000 r  ballPosition_XB_reg[7]/C
    SLICE_X89Y116        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  ballPosition_XB_reg[7]/Q
                         net (fo=6, routed)           1.144     1.600    ballPosition_XB[7]
    SLICE_X88Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.104 r  ballPosition_XB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.104    ballPosition_XB_reg[8]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.427 r  ballPosition_XB_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.941     3.368    ballPosition_XB_reg[12]_i_2_n_6
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.306     3.674 r  ballPosition_YB[13]_i_12/O
                         net (fo=1, routed)           0.000     3.674    ballPosition_YB[13]_i_12_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.244 r  ballPosition_YB_reg[13]_i_3/CO[2]
                         net (fo=57, routed)          3.054     7.298    gtOp11_in
    SLICE_X82Y126        LUT5 (Prop_lut5_I0_O)        0.313     7.611 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          1.985     9.596    ballPosition_XB0
    SLICE_X82Y117        FDCE                                         r  ballPosition_YB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XB_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ballPosition_YB_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.596ns  (logic 2.472ns (25.761%)  route 7.124ns (74.239%))
  Logic Levels:           6  (CARRY4=3 FDPE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDPE                         0.000     0.000 r  ballPosition_XB_reg[7]/C
    SLICE_X89Y116        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  ballPosition_XB_reg[7]/Q
                         net (fo=6, routed)           1.144     1.600    ballPosition_XB[7]
    SLICE_X88Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.104 r  ballPosition_XB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.104    ballPosition_XB_reg[8]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.427 r  ballPosition_XB_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.941     3.368    ballPosition_XB_reg[12]_i_2_n_6
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.306     3.674 r  ballPosition_YB[13]_i_12/O
                         net (fo=1, routed)           0.000     3.674    ballPosition_YB[13]_i_12_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.244 r  ballPosition_YB_reg[13]_i_3/CO[2]
                         net (fo=57, routed)          3.054     7.298    gtOp11_in
    SLICE_X82Y126        LUT5 (Prop_lut5_I0_O)        0.313     7.611 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          1.985     9.596    ballPosition_XB0
    SLICE_X82Y117        FDCE                                         r  ballPosition_YB_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XB_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ballPosition_YB_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.596ns  (logic 2.472ns (25.761%)  route 7.124ns (74.239%))
  Logic Levels:           6  (CARRY4=3 FDPE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDPE                         0.000     0.000 r  ballPosition_XB_reg[7]/C
    SLICE_X89Y116        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  ballPosition_XB_reg[7]/Q
                         net (fo=6, routed)           1.144     1.600    ballPosition_XB[7]
    SLICE_X88Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.104 r  ballPosition_XB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.104    ballPosition_XB_reg[8]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.427 r  ballPosition_XB_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.941     3.368    ballPosition_XB_reg[12]_i_2_n_6
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.306     3.674 r  ballPosition_YB[13]_i_12/O
                         net (fo=1, routed)           0.000     3.674    ballPosition_YB[13]_i_12_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.244 r  ballPosition_YB_reg[13]_i_3/CO[2]
                         net (fo=57, routed)          3.054     7.298    gtOp11_in
    SLICE_X82Y126        LUT5 (Prop_lut5_I0_O)        0.313     7.611 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          1.985     9.596    ballPosition_XB0
    SLICE_X82Y117        FDCE                                         r  ballPosition_YB_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XB_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ballPosition_XB_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.452ns  (logic 2.472ns (26.153%)  route 6.980ns (73.847%))
  Logic Levels:           6  (CARRY4=3 FDPE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDPE                         0.000     0.000 r  ballPosition_XB_reg[7]/C
    SLICE_X89Y116        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  ballPosition_XB_reg[7]/Q
                         net (fo=6, routed)           1.144     1.600    ballPosition_XB[7]
    SLICE_X88Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     2.104 r  ballPosition_XB_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.104    ballPosition_XB_reg[8]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.427 r  ballPosition_XB_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.941     3.368    ballPosition_XB_reg[12]_i_2_n_6
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.306     3.674 r  ballPosition_YB[13]_i_12/O
                         net (fo=1, routed)           0.000     3.674    ballPosition_YB[13]_i_12_n_0
    SLICE_X87Y118        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.244 r  ballPosition_YB_reg[13]_i_3/CO[2]
                         net (fo=57, routed)          3.054     7.298    gtOp11_in
    SLICE_X82Y126        LUT5 (Prop_lut5_I0_O)        0.313     7.611 r  ballPosition_YB[13]_i_1/O
                         net (fo=56, routed)          1.841     9.452    ballPosition_XB0
    SLICE_X88Y116        FDPE                                         r  ballPosition_XB_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk25_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk25_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE                         0.000     0.000 r  clk25_reg/C
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clk25_reg/Q
                         net (fo=2, routed)           0.168     0.309    clk25_reg_n_0_BUFG_inst_n_0
    SLICE_X53Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clk25_i_1/O
                         net (fo=1, routed)           0.000     0.354    clk25_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  clk25_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_YA_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.581%)  route 0.175ns (48.419%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        FDCE                         0.000     0.000 r  h_reg[0]/C
    SLICE_X82Y126        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  h_reg[0]/Q
                         net (fo=59, routed)          0.175     0.316    h
    SLICE_X82Y125        LUT6 (Prop_lut6_I4_O)        0.045     0.361 r  ballPosition_YA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.361    ballPosition_YA[8]_i_1_n_0
    SLICE_X82Y125        FDCE                                         r  ballPosition_YA_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ballPosition_XA_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ballPosition_XA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDCE                         0.000     0.000 r  ballPosition_XA_reg[0]/C
    SLICE_X87Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ballPosition_XA_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    ballPosition_XA[0]
    SLICE_X87Y119        LUT5 (Prop_lut5_I2_O)        0.045     0.365 r  ballPosition_XA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    ballPosition_XA[0]_i_1_n_0
    SLICE_X87Y119        FDCE                                         r  ballPosition_XA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countButton_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            countButton_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y134        FDCE                         0.000     0.000 r  countButton_reg[7]/C
    SLICE_X83Y134        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  countButton_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    countButton_reg[7]
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  countButton_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    countButton_reg[4]_i_1_n_4
    SLICE_X83Y134        FDCE                                         r  countButton_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countButton_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            countButton_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y135        FDCE                         0.000     0.000 r  countButton_reg[11]/C
    SLICE_X83Y135        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  countButton_reg[11]/Q
                         net (fo=4, routed)           0.118     0.259    countButton_reg[11]
    SLICE_X83Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  countButton_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    countButton_reg[8]_i_1_n_4
    SLICE_X83Y135        FDCE                                         r  countButton_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 horizontal_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            horizontal_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE                         0.000     0.000 r  horizontal_counter_reg[11]/C
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  horizontal_counter_reg[11]/Q
                         net (fo=23, routed)          0.120     0.261    horizontal_counter_reg[11]
    SLICE_X85Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  horizontal_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    horizontal_counter_reg[8]_i_1_n_4
    SLICE_X85Y124        FDRE                                         r  horizontal_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countButton_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            countButton_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y136        FDCE                         0.000     0.000 r  countButton_reg[15]/C
    SLICE_X83Y136        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  countButton_reg[15]/Q
                         net (fo=2, routed)           0.120     0.261    countButton_reg[15]
    SLICE_X83Y136        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  countButton_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    countButton_reg[12]_i_1_n_4
    SLICE_X83Y136        FDCE                                         r  countButton_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countButton_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            countButton_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y134        FDCE                         0.000     0.000 r  countButton_reg[6]/C
    SLICE_X83Y134        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  countButton_reg[6]/Q
                         net (fo=2, routed)           0.121     0.262    countButton_reg[6]
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  countButton_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    countButton_reg[4]_i_1_n_5
    SLICE_X83Y134        FDCE                                         r  countButton_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countButton_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            countButton_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y135        FDCE                         0.000     0.000 r  countButton_reg[8]/C
    SLICE_X83Y135        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  countButton_reg[8]/Q
                         net (fo=3, routed)           0.117     0.258    countButton_reg[8]
    SLICE_X83Y135        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  countButton_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    countButton_reg[8]_i_1_n_7
    SLICE_X83Y135        FDCE                                         r  countButton_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countButton_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            countButton_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y136        FDCE                         0.000     0.000 r  countButton_reg[12]/C
    SLICE_X83Y136        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  countButton_reg[12]/Q
                         net (fo=3, routed)           0.117     0.258    countButton_reg[12]
    SLICE_X83Y136        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  countButton_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    countButton_reg[12]_i_1_n_7
    SLICE_X83Y136        FDCE                                         r  countButton_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/opcode_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 1.478ns (38.215%)  route 2.389ns (61.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=143, routed)         2.389     3.866    uc/rst_IBUF
    SLICE_X52Y96         FDCE                                         f  uc/opcode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504     4.927    uc/in0
    SLICE_X52Y96         FDCE                                         r  uc/opcode_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/start_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 1.478ns (38.215%)  route 2.389ns (61.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=143, routed)         2.389     3.866    uc/rst_IBUF
    SLICE_X52Y96         FDCE                                         f  uc/start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504     4.927    uc/in0
    SLICE_X52Y96         FDCE                                         r  uc/start_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 1.478ns (38.258%)  route 2.385ns (61.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=143, routed)         2.385     3.862    uc/rst_IBUF
    SLICE_X53Y96         FDPE                                         f  uc/FSM_onehot_estado_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504     4.927    uc/in0
    SLICE_X53Y96         FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 1.478ns (38.258%)  route 2.385ns (61.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=143, routed)         2.385     3.862    uc/rst_IBUF
    SLICE_X53Y96         FDCE                                         f  uc/FSM_onehot_estado_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504     4.927    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 1.478ns (38.258%)  route 2.385ns (61.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=143, routed)         2.385     3.862    uc/rst_IBUF
    SLICE_X53Y96         FDCE                                         f  uc/FSM_onehot_estado_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504     4.927    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 1.478ns (38.258%)  route 2.385ns (61.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=143, routed)         2.385     3.862    uc/rst_IBUF
    SLICE_X53Y96         FDCE                                         f  uc/FSM_onehot_estado_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.504     4.927    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.245ns (19.636%)  route 1.005ns (80.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=143, routed)         1.005     1.250    uc/rst_IBUF
    SLICE_X53Y96         FDPE                                         f  uc/FSM_onehot_estado_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X53Y96         FDPE                                         r  uc/FSM_onehot_estado_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.245ns (19.636%)  route 1.005ns (80.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=143, routed)         1.005     1.250    uc/rst_IBUF
    SLICE_X53Y96         FDCE                                         f  uc/FSM_onehot_estado_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.245ns (19.636%)  route 1.005ns (80.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=143, routed)         1.005     1.250    uc/rst_IBUF
    SLICE_X53Y96         FDCE                                         f  uc/FSM_onehot_estado_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/FSM_onehot_estado_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.245ns (19.636%)  route 1.005ns (80.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=143, routed)         1.005     1.250    uc/rst_IBUF
    SLICE_X53Y96         FDCE                                         f  uc/FSM_onehot_estado_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X53Y96         FDCE                                         r  uc/FSM_onehot_estado_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/opcode_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.245ns (19.568%)  route 1.009ns (80.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=143, routed)         1.009     1.254    uc/rst_IBUF
    SLICE_X52Y96         FDCE                                         f  uc/opcode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X52Y96         FDCE                                         r  uc/opcode_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uc/start_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.245ns (19.568%)  route 1.009ns (80.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=143, routed)         1.009     1.254    uc/rst_IBUF
    SLICE_X52Y96         FDCE                                         f  uc/start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.834     1.999    uc/in0
    SLICE_X52Y96         FDCE                                         r  uc/start_reg/C





