# Embedded Development Standards - CODING-STANDARDS-EMBEDDED

**Version**: 2.0.0
**Scope**: Embedded development roles (MCU/SoC/RTOS/Bare-metal, platform agnostic)
**Last Updated**: 2025-12-25

---

## ğŸš¨ Core Iron Laws (Inherited from common.md)

> **Must follow the four core iron laws from common.md**

```
Iron Law 1: SPEC is the Single Source of Truth (SSOT)
       - Hardware interfaces must comply with SPEC definitions
       - Timing, protocols, resource constraints based on SPEC

Iron Law 2: Intelligent Reuse and Destroy-and-Rebuild
       - Existing driver fully matches â†’ Reuse directly
       - Partial match â†’ Delete and rewrite

Iron Law 3: Prohibit Incremental Development
       - Prohibit adding new features to old drivers
       - Prohibit retaining compatibility code

Iron Law 4: Context7 Research First
       - Use official HAL/SDK
       - Prohibit self-implementing communication protocol stacks
```

---

## ğŸ’¾ Resource Management

### Memory Management
- âœ… Static allocation priority (stack/global)
- âœ… Avoid dynamic allocation (malloc/free)
- âœ… Stack size reasonably configured
- âœ… Memory alignment
- âœ… Monitor memory usage (stack/heap)
- âŒ Prohibit infinite recursion (stack overflow)

### Code Optimization
- âœ… Code size optimization (-Os)
- âœ… Use constants and macros (save RAM)
- âœ… Only link needed libraries
- âœ… Remove unused code
- âœ… Inline critical functions
- âŒ Avoid over-optimization (readability)

### Data Storage
- âœ… Distinguish RAM/ROM/Flash storage
- âœ… Constants in ROM (const/PROGMEM)
- âœ… Flash write count limits
- âœ… EEPROM wear leveling
- âŒ Avoid frequent Flash writes

---

## âš¡ Real-Time

### Interrupt Handling
- âœ… Interrupt service routines as short as possible
- âœ… Deferred processing (bottom-half mechanism)
- âœ… Prohibit blocking in ISR
- âœ… Prohibit memory allocation in ISR
- âœ… Interrupt priority reasonably configured
- âŒ Avoid deep interrupt nesting

### Task Scheduling
- âœ… Real-time tasks with high priority
- âœ… Clear task periods
- âœ… Worst-case execution time (WCET) analysis
- âœ… Avoid priority inversion
- âœ… Use preemptive scheduling (RTOS)
- âŒ Avoid task starvation

### Timing Guarantees
- âœ… Hard real-time task deadline guarantee
- âœ… Soft real-time task best effort
- âœ… Watchdog timer
- âœ… Timeout detection
- âŒ Avoid indeterminate delays

---

## ğŸ”Œ Hardware Interaction

### Register Operations
- âœ… Use hardware abstraction layer (HAL)
- âœ… Clear bit operations (BIT_SET/BIT_CLEAR)
- âœ… Register access volatile modified
- âœ… Read-modify-write atomicity
- âŒ Avoid direct hardcoded addresses

### GPIO and Peripherals
- âœ… GPIO initialization configuration
- âœ… Interrupt pin debouncing
- âœ… Peripheral clock enable
- âœ… DMA improve efficiency
- âœ… Peripheral multiplex conflict detection
- âŒ Avoid floating pins

### Communication Protocols
- âœ… UART/SPI/I2C correct configuration
- âœ… Timeout and error handling
- âœ… Buffer overflow check
- âœ… CRC/checksum verification
- âŒ Avoid polling waits (use interrupt/DMA)

---

## ğŸ”‹ Power Optimization

### Low-Power Modes
- âœ… Enter sleep mode when idle
- âœ… Deep sleep wake mechanism
- âœ… Peripheral clock gating
- âœ… Reduce clock frequency
- âŒ Avoid busy-wait

### Power Monitoring
- âœ… Measure power consumption
- âœ… Optimize wake frequency
- âœ… Batch process tasks
- âœ… Sensor on-demand sampling
- âŒ Avoid unnecessary wakes

---

## ğŸ›¡ï¸ Safety and Reliability

### Error Handling
- âœ… Assert checks
- âœ… Error code returns
- âœ… Watchdog reset
- âœ… Hardware fault detection
- âœ… Power failure protection
- âŒ Don't ignore errors

### Data Integrity
- âœ… CRC/checksum verification
- âœ… Important data redundant storage
- âœ… Data backup and recovery
- âœ… Flash partition protection
- âŒ Avoid data corruption

### Secure Boot
- âœ… Bootloader firmware verification
- âœ… Signature verification
- âœ… Rollback protection
- âœ… Secure key storage
- âŒ Prohibit debug interface exposure (production)

---

## ğŸ”„ Concurrency Control

### Critical Section Protection
- âœ… Disable interrupts protecting critical sections
- âœ… Mutex
- âœ… Semaphore
- âœ… Critical sections as short as possible
- âŒ Avoid deadlocks

### Data Sharing
- âœ… volatile modified shared variables
- âœ… Atomic operations
- âœ… Lock-free data structures (Ring Buffer)
- âœ… Message queues
- âŒ Avoid race conditions

---

## ğŸš€ Firmware Update

### OTA Update
- âœ… Dual partition (A/B partition)
- âœ… Pre-update verification
- âœ… Update failure rollback
- âœ… Power failure protection
- âœ… Incremental update (reduce data volume)
- âŒ Avoid brick risk

### Version Management
- âœ… Firmware version number
- âœ… Compatibility check
- âœ… Downgrade protection
- âœ… Version log
- âŒ Avoid version confusion

---

## ğŸ§ª Testing and Debugging

### Unit Testing
- âœ… Business logic unit tests
- âœ… Mock hardware
- âœ… Boundary condition tests
- âœ… Stress tests
- âŒ Don't skip tests

### Hardware Testing
- âœ… Test on target hardware
- âœ… Long-term stability tests
- âœ… Temperature/voltage variation tests
- âœ… EMC tests
- âŒ Avoid testing only in ideal environment

### Debugging Tools
- âœ… JTAG/SWD debugging
- âœ… Log output (UART/ITM)
- âœ… Assertions and error codes
- âœ… Memory dumps
- âŒ Avoid printf debugging (high resource consumption)

---

## ğŸ“‹ Embedded Development Checklist

- [ ] Memory usage optimization (static allocation priority)
- [ ] Interrupt service routines short and efficient
- [ ] Real-time task scheduling reasonable
- [ ] Hardware register access safe
- [ ] Power optimization (sleep/clock gating)
- [ ] Error handling and watchdog
- [ ] Critical section protection (prevent race)
- [ ] Firmware update secure (verification/rollback)
- [ ] Target hardware thoroughly tested
- [ ] Code size and performance optimized

---

---

## ğŸ›ï¸ Advanced Embedded Architecture (20+ years experience)

### RTOS Advanced Architecture
```
Task Design Patterns:
- Producer-consumer: Sensor acquisition â†’ Data processing
- State machine pattern: Complex control logic
- Event-driven: Interrupt â†’ Event â†’ Handle
- Priority inheritance: Solve priority inversion

Memory Architecture:
- Static allocation (compile-time determined)
- Memory pools (fixed-size blocks)
- Fragmentation-free design
- Stack protection (MPU)

Timing Analysis:
- WCET (Worst-Case Execution Time)
- Response time analysis
- Schedulability verification
- Time partitioning (ARINC 653)
```

### Safety-Critical Systems
```
Functional Safety Standards:
- ISO 26262 (Automotive)
- IEC 61508 (General)
- DO-178C (Aviation)
- IEC 62443 (Industrial)

ASIL/SIL Level Design:
- Redundant design (dual-core/triple-modular)
- Fault detection and response
- Watchdog hierarchy
- Safety monitors

Verification and Testing:
- Unit test coverage 100%
- MC/DC coverage
- Static analysis (MISRA)
- Formal verification
```

### Hardware Abstraction Layer Design
```
HAL Architecture:
- Driver layering: Hardware â†’ HAL â†’ Middleware â†’ Application
- Platform abstraction: Easy porting
- BSP separation: Board support package
- Device tree/configuration files

Driver Design:
- Blocking vs non-blocking
- Polling vs interrupt vs DMA
- Buffer management
- Power state management
```

---

## ğŸ”§ Essential Skills for Senior Embedded Experts

### Debugging Deep Techniques
```
Hardware Debugging:
- JTAG/SWD breakpoints and tracing
- ITM/ETM tracing
- Logic analyzers
- Oscilloscope protocol decoding

Memory Debugging:
- Memory dump analysis
- Stack backtrace
- Memory protection unit (MPU)
- Stack usage analysis

Timing Debugging:
- Pin toggle measurement
- Oscilloscope timing analysis
- Real-time tracing (SystemView)
- Latency jitter analysis
```

### Power Optimization Deep
```
Measurement Methods:
- Current probe measurement
- Power analyzer
- Different mode power characterization
- Battery life modeling

Optimization Strategies:
- Dynamic voltage frequency scaling (DVFS)
- Peripheral clock gating
- Sleep mode selection
- Wake source optimization

Ultra-Low Power Design:
- Sub-threshold circuits
- Energy harvesting
- Event-driven wake
- Power budget management
```

### Real-Time Performance Tuning
```
Interrupt Optimization:
- Interrupt latency measurement
- Interrupt priority planning
- Interrupt tail chaining
- Vector interrupt controller

Task Optimization:
- Context switch overhead
- Task time slicing
- Ready queue optimization
- Scheduler tick optimization

DMA Advanced Usage:
- Double buffering/ping-pong buffering
- Chained DMA
- Circular mode
- Transfer completion callback
```

### Secure Boot and Firmware Protection
```
Secure Boot Chain:
- ROM Bootloader â†’ Primary bootloader â†’ Secondary bootloader â†’ Application
- Signature verification (RSA/ECDSA)
- Hash chain verification
- Rollback protection

Firmware Protection:
- Code encryption
- Read protection (RDP)
- Debug port disable
- Tamper detection

Key Management:
- Secure storage (OTP/Fuse)
- Key derivation
- Key update mechanism
- Hardware security module (HSM)
```

---

## ğŸš¨ Common Pitfalls for Senior Embedded Experts

### Architecture Traps
```
âŒ Ignore WCET analysis:
- Assume tasks always complete
- Actually experience deadline violations
- Correct: Analyze and test worst-case scenarios

âŒ Overuse dynamic allocation:
- Heap fragmentation
- Allocation failures
- Correct: Static allocation + memory pools

âŒ Interrupt handling too long:
- Affects real-time performance
- Priority inversion
- Correct: Quick return, deferred processing
```

### Debugging Traps
```
âŒ Rely on printf debugging:
- Changes timing
- High resource consumption
- Correct: Use ITM/RTT

âŒ Ignore optimization level impact:
- Debug and release behavior different
- Variables optimized away
- Correct: Test at target configuration

âŒ Don't test extreme conditions:
- Only test at room temperature
- Ignore voltage fluctuations
- Correct: Environmental limit testing
```

### Security Traps
```
âŒ Plaintext key storage:
- Firmware reverse engineering leak
- Correct: Secure storage + encryption

âŒ Ignore debug interfaces:
- Production devices debuggable
- Correct: Disable or protect debug ports

âŒ Firmware update without verification:
- Accept malicious firmware
- Correct: Signature verification + rollback protection
```

---

## ğŸ“Š Performance Monitoring Metrics

| Metric | Target | Alert Threshold | Measurement Method |
|--------|--------|-----------------|-------------------|
| Interrupt Latency | < 10Î¼s | > 50Î¼s | Oscilloscope/ITM |
| Task Response Time | < WCET | > 90% WCET | Tracing tools |
| Stack Usage | < 70% | > 90% | Stack watermark |
| CPU Utilization | < 70% | > 90% | RTOS statistics |
| Power (Active) | Design-based | > Budget | Current probe |
| Power (Sleep) | < 10Î¼A | > 100Î¼A | Current probe |
| Boot Time | < 1s | > 5s | Oscilloscope |
| Watchdog Triggers | 0 | > 0 | Log |
| Hard Faults | 0 | > 0 | Error log |
| Flash Write Count | < 10% life | > 50% life | Wear counter |

---

## ğŸ“‹ Embedded Development Checklist (Complete Version)

### Resource Management
- [ ] Static memory allocation
- [ ] Stack size reasonably configured
- [ ] No memory leaks
- [ ] Flash/RAM usage monitoring

### Real-Time
- [ ] WCET analysis complete
- [ ] Interrupt response time met
- [ ] No priority inversion
- [ ] Watchdog normal

### Security
- [ ] Secure boot chain complete
- [ ] Firmware signature verification
- [ ] Debug port disabled
- [ ] Key secure storage

### Power
- [ ] Sleep mode correct
- [ ] Power budget met
- [ ] Wake mechanism reliable

---

**Embedded Development Principles Summary**:
Resource Constraints, Real-Time, Hardware Interaction, Power Optimization, Safety and Reliability, Concurrency Control, Firmware Update, Thorough Testing, Debugging Tools, Code Optimization
