{"Source Block": ["hdl/library/util_dac_unpack/util_dac_unpack.v@184:201@HdlStmProcess", "    end\n  endfunction\n\n  assign dac_chan_valid = |dac_valid;\n\n  always @(posedge clk) begin\n    if (fifo_valid == 1'b1) begin\n      buffer <= dma_data;\n      rd_counter <= 'h0;\n    end else if (dac_chan_valid == 1'b1) begin\n      rd_counter <= rd_counter + enable_reduce(CHANNELS);\n    end\n  end\n\n  always @(posedge clk) begin\n     dma_rd <= 1'b0;\n     if (dac_enable != dac_enable_d1) begin\n       req_counter <= 'h00;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[194, "      rd_counter <= rd_counter + enable_reduce(CHANNELS);\n"]], "Add": [[194, "      rd_counter <= rd_counter + enable_reduce(NUM_OF_CHANNELS);\n"]]}}