0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/Final_assignment/Final_assignment.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/Final_assignment/Final_assignment.srcs/sim_1/new/Exm_2_tb.v,1694436287,verilog,,,,Exm_2_tb,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/Final_assignment/Final_assignment.srcs/sources_1/new/syntax_check.v,1694435873,verilog,,C:/Users/User/Desktop/FPGA/Lab_Second/Lab_10th/Final_assignment/Final_assignment.srcs/sim_1/new/Exm_2_tb.v,,Exm_2,,,,,,,,
