

================================================================
== Vivado HLS Report for 'initialize_padded_me'
================================================================
* Date:           Sun Nov  3 11:23:02 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.801 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1953|     1953| 19.530 us | 19.530 us |  1953|  1953|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     1952|     1952|       122|          -|          -|    16|    no    |
        | + Loop 1.1      |      120|      120|        12|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |       10|       10|         1|          -|          -|    10|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %.loopexit" [./layer.h:38]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ 0, %0 ], [ %m, %.loopexit.loopexit ]"   --->   Operation 6 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.36ns)   --->   "%icmp_ln38 = icmp eq i5 %m_0, -16" [./layer.h:38]   --->   Operation 7 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.78ns)   --->   "%m = add i5 %m_0, 1" [./layer.h:38]   --->   Operation 9 'add' 'm' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %2, label %.preheader1.preheader" [./layer.h:38]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %m_0, i3 0)" [./layer.h:41]   --->   Operation 11 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %tmp to i9" [./layer.h:41]   --->   Operation 12 'zext' 'zext_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %m_0, i1 false)" [./layer.h:41]   --->   Operation 13 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i6 %tmp_s to i9" [./layer.h:41]   --->   Operation 14 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln41 = add i9 %zext_ln41_1, %zext_ln41" [./layer.h:41]   --->   Operation 15 'add' 'add_ln41' <Predicate = (!icmp_ln38)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader1" [./layer.h:39]   --->   Operation 16 'br' <Predicate = (!icmp_ln38)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [./layer.h:45]   --->   Operation 17 'ret' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %.preheader1.preheader ], [ %x, %.preheader1.loopexit ]"   --->   Operation 18 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln39 = icmp eq i4 %x_0, -6" [./layer.h:39]   --->   Operation 19 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 20 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.73ns)   --->   "%x = add i4 %x_0, 1" [./layer.h:39]   --->   Operation 21 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.loopexit.loopexit, label %.preheader.preheader" [./layer.h:39]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i4 %x_0 to i9" [./layer.h:41]   --->   Operation 23 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln41_1 = add i9 %zext_ln41_2, %add_ln41" [./layer.h:41]   --->   Operation 24 'add' 'add_ln41_1' <Predicate = (!icmp_ln39)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln41_1, i3 0)" [./layer.h:41]   --->   Operation 25 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln41_1, i1 false)" [./layer.h:41]   --->   Operation 26 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i10 %tmp_2 to i12" [./layer.h:41]   --->   Operation 27 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.54ns)   --->   "%add_ln41_2 = add i12 %p_shl2_cast, %zext_ln41_3" [./layer.h:41]   --->   Operation 28 'add' 'add_ln41_2' <Predicate = (!icmp_ln39)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:40]   --->   Operation 29 'br' <Predicate = (!icmp_ln39)> <Delay = 1.76>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 30 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%y_0 = phi i4 [ %y, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 31 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln40 = icmp eq i4 %y_0, -6" [./layer.h:40]   --->   Operation 32 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 33 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.73ns)   --->   "%y = add i4 %y_0, 1" [./layer.h:40]   --->   Operation 34 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %.preheader1.loopexit, label %1" [./layer.h:40]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i4 %y_0 to i12" [./layer.h:41]   --->   Operation 36 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.54ns)   --->   "%add_ln41_3 = add i12 %add_ln41_2, %zext_ln41_4" [./layer.h:41]   --->   Operation 37 'add' 'add_ln41_3' <Predicate = (!icmp_ln40)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i12 %add_ln41_3 to i64" [./layer.h:41]   --->   Operation 38 'zext' 'zext_ln41_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1600 x i1]* %input_r, i64 0, i64 %zext_ln41_5" [./layer.h:41]   --->   Operation 39 'getelementptr' 'input_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (3.25ns)   --->   "store i1 false, i1* %input_addr, align 1" [./layer.h:41]   --->   Operation 40 'store' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1600> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:40]   --->   Operation 41 'br' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 42 'br' <Predicate = (icmp_ln40)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('m') with incoming values : ('m', ./layer.h:38) [4]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', ./layer.h:38) [4]  (0 ns)
	'add' operation ('add_ln41', ./layer.h:41) [14]  (1.92 ns)

 <State 3>: 3.37ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ./layer.h:39) [17]  (0 ns)
	'add' operation ('add_ln41_1', ./layer.h:41) [24]  (1.82 ns)
	'add' operation ('add_ln41_2', ./layer.h:41) [28]  (1.55 ns)

 <State 4>: 4.8ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ./layer.h:40) [31]  (0 ns)
	'add' operation ('add_ln41_3', ./layer.h:41) [38]  (1.55 ns)
	'getelementptr' operation ('input_addr', ./layer.h:41) [40]  (0 ns)
	'store' operation ('store_ln41', ./layer.h:41) of constant 0 on array 'input_r' [41]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
