lbl_80BD0A64:
/* 80BD0A64 00000000  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80BD0A68 00000004  7C 08 02 A6 */	mflr r0
/* 80BD0A6C 00000008  90 01 00 34 */	stw r0, 0x34(r1)
/* 80BD0A70 0000000C  39 61 00 30 */	addi r11, r1, 0x30
/* 80BD0A74 00000010  4B 79 17 64 */	b _savegpr_28
/* 80BD0A78 00000014  7C 7C 1B 78 */	mr r28, r3
/* 80BD0A7C 00000018  3C 60 80 BD */	lis r3, data_80BD30C0@ha
/* 80BD0A80 0000001C  3B C3 30 C0 */	addi r30, r3, data_80BD30C0@l
/* 80BD0A84 00000020  3C 60 80 40 */	lis r3, g_dComIfG_gameInfo@ha
/* 80BD0A88 00000024  38 63 61 C0 */	addi r3, r3, g_dComIfG_gameInfo@l
/* 80BD0A8C 00000028  80 63 5D AC */	lwz r3, 0x5dac(r3)	/* effective address: 8040BF6C */
/* 80BD0A90 0000002C  3B A3 04 D0 */	addi r29, r3, 0x4d0
/* 80BD0A94 00000030  38 7C 04 D0 */	addi r3, r28, 0x4d0
/* 80BD0A98 00000034  7F A4 EB 78 */	mr r4, r29
/* 80BD0A9C 00000038  4B 6A 01 68 */	b cLib_targetAngleY__FPC3VecPC3Vec
/* 80BD0AA0 0000003C  7C 7F 1B 78 */	mr r31, r3
/* 80BD0AA4 00000040  C0 5C 04 D8 */	lfs f2, 0x4d8(r28)
/* 80BD0AA8 00000044  C0 1C 04 D0 */	lfs f0, 0x4d0(r28)
/* 80BD0AAC 00000048  D0 01 00 08 */	stfs f0, 8(r1)
/* 80BD0AB0 0000004C  C0 3E 00 48 */	lfs f1, 0x48(r30)	/* effective address: 80BD3108 */
/* 80BD0AB4 00000050  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 80BD0AB8 00000054  D0 41 00 10 */	stfs f2, 0x10(r1)
/* 80BD0ABC 00000058  C0 5D 00 08 */	lfs f2, 8(r29)	/* effective address: 80406698 */
/* 80BD0AC0 0000005C  C0 1D 00 00 */	lfs f0, 0(r29)	/* effective address: 80406690 */
/* 80BD0AC4 00000060  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 80BD0AC8 00000064  D0 21 00 18 */	stfs f1, 0x18(r1)
/* 80BD0ACC 00000068  D0 41 00 1C */	stfs f2, 0x1c(r1)
/* 80BD0AD0 0000006C  38 61 00 08 */	addi r3, r1, 8
/* 80BD0AD4 00000070  38 81 00 14 */	addi r4, r1, 0x14
/* 80BD0AD8 00000074  4B 77 68 C4 */	b PSVECSquareDistance
/* 80BD0ADC 00000078  C0 1E 00 48 */	lfs f0, 0x48(r30)	/* effective address: 80BD3108 */
/* 80BD0AE0 0000007C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80BD0AE4 00000000  40 81 00 08 */	ble lbl_80BD0AEC
/* 80BD0AE8 00000004  48 00 00 0C */	b lbl_80BD0AF4
lbl_80BD0AEC:
/* 80BD0AEC 00000000  C8 1E 00 70 */	lfd f0, 0x70(r30)	/* effective address: 80BD3130 */
/* 80BD0AF0 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
lbl_80BD0AF4:
/* 80BD0AF4 00000000  C0 3C 04 D8 */	lfs f1, 0x4d8(r28)
/* 80BD0AF8 00000004  C0 5E 00 84 */	lfs f2, 0x84(r30)	/* effective address: 80BD3144 */
/* 80BD0AFC 00000008  38 1F 10 00 */	addi r0, r31, 0x1000
/* 80BD0B00 0000000C  54 00 04 38 */	rlwinm r0, r0, 0, 0x10, 0x1c
/* 80BD0B04 00000010  3C 60 80 44 */	lis r3, sincosTable___5JMath@ha
/* 80BD0B08 00000014  38 63 9A 20 */	addi r3, r3, sincosTable___5JMath@l
/* 80BD0B0C 00000018  7C 03 04 2E */	lfsx f0, r3, r0
/* 80BD0B10 0000001C  EC 02 00 32 */	fmuls f0, f2, f0
/* 80BD0B14 00000020  EC 81 00 28 */	fsubs f4, f1, f0
/* 80BD0B18 00000024  C0 3E 00 88 */	lfs f1, 0x88(r30)	/* effective address: 80BD3148 */
/* 80BD0B1C 00000028  C0 1C 04 D4 */	lfs f0, 0x4d4(r28)
/* 80BD0B20 0000002C  EC 61 00 2A */	fadds f3, f1, f0
/* 80BD0B24 00000030  C0 3C 04 D0 */	lfs f1, 0x4d0(r28)
/* 80BD0B28 00000034  7C 63 02 14 */	add r3, r3, r0
/* 80BD0B2C 00000038  C0 03 00 04 */	lfs f0, 4(r3)
/* 80BD0B30 0000003C  EC 02 00 32 */	fmuls f0, f2, f0
/* 80BD0B34 00000040  EC 01 00 2A */	fadds f0, f1, f0
/* 80BD0B38 00000044  D0 1C 05 C0 */	stfs f0, 0x5c0(r28)
/* 80BD0B3C 00000048  D0 7C 05 C4 */	stfs f3, 0x5c4(r28)
/* 80BD0B40 0000004C  D0 9C 05 C8 */	stfs f4, 0x5c8(r28)
/* 80BD0B44 00000050  C0 5C 04 D8 */	lfs f2, 0x4d8(r28)
/* 80BD0B48 00000054  C0 3E 00 78 */	lfs f1, 0x78(r30)	/* effective address: 80BD3138 */
/* 80BD0B4C 00000058  C0 1C 04 D4 */	lfs f0, 0x4d4(r28)
/* 80BD0B50 0000005C  EC 21 00 2A */	fadds f1, f1, f0
/* 80BD0B54 00000060  C0 1C 04 D0 */	lfs f0, 0x4d0(r28)
/* 80BD0B58 00000064  D0 1C 05 CC */	stfs f0, 0x5cc(r28)
/* 80BD0B5C 00000068  D0 3C 05 D0 */	stfs f1, 0x5d0(r28)
/* 80BD0B60 0000006C  D0 5C 05 D4 */	stfs f2, 0x5d4(r28)
/* 80BD0B64 00000070  39 61 00 30 */	addi r11, r1, 0x30
/* 80BD0B68 00000074  4B 79 16 BC */	b _restgpr_28
/* 80BD0B6C 00000078  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80BD0B70 0000007C  7C 08 03 A6 */	mtlr r0
/* 80BD0B74 00000080  38 21 00 30 */	addi r1, r1, 0x30
/* 80BD0B78 00000084  4E 80 00 20 */	blr 
