// Seed: 3451847115
module module_0 #(
    parameter id_1 = 32'd38,
    parameter id_3 = 32'd51
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  output wire _id_3;
  inout wire id_2;
  inout wire _id_1;
  parameter id_5 = -1;
  wire id_6;
  logic [id_1  -  id_3 : 1] id_7;
  logic id_8, id_9, id_10, id_11;
  assign id_8 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd57
) (
    output logic id_0
);
  parameter id_2 = 1;
  always_comb @(negedge id_2 && 1 or -1) begin : LABEL_0
    id_0 <= 1;
  end
  always @(*) begin : LABEL_1
    id_0 = -1 == -1;
  end
  wire [id_2  ==  -1 'b0 : id_2] id_3;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_3
  );
endmodule
