// Seed: 3246548730
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output wor id_4,
    output wor id_5
);
  initial begin : LABEL_0
    assign id_4 = 1;
  end
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1
    , id_3
);
  assign {id_1, -1} = -1'b0 ? -1 - id_1 : 1;
  not primCall (id_0, id_3);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_0 = 32'd46
) (
    input wor _id_0,
    input supply0 id_1,
    output tri id_2
);
  logic [7:0] id_4;
  ;
  assign id_4[(1'h0)] = id_4;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
  logic [1 : 1] \id_5 ;
  logic [  7:0] id_6;
  ;
  wire id_7;
  assign id_6[id_0] = 1;
endmodule
