TimeQuest Timing Analyzer report for DSReceiver
Fri Nov 23 00:14:33 2018
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'DCO_CLK'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'DCO_CLK'
 18. Slow 1200mV 85C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'DCO_CLK'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'Ex_Clock'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. MTBF Summary
 33. Synchronizer Summary
 34. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
 74. Slow 1200mV 0C Model Fmax Summary
 75. Slow 1200mV 0C Model Setup Summary
 76. Slow 1200mV 0C Model Hold Summary
 77. Slow 1200mV 0C Model Recovery Summary
 78. Slow 1200mV 0C Model Removal Summary
 79. Slow 1200mV 0C Model Minimum Pulse Width Summary
 80. Slow 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 81. Slow 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 82. Slow 1200mV 0C Model Setup: 'DCO_CLK'
 83. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 84. Slow 1200mV 0C Model Hold: 'DCO_CLK'
 85. Slow 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 86. Slow 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 87. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 88. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 89. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'DCO_CLK'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'Ex_Clock'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 95. Setup Times
 96. Hold Times
 97. Clock to Output Times
 98. Minimum Clock to Output Times
 99. MTBF Summary
100. Synchronizer Summary
101. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
141. Fast 1200mV 0C Model Setup Summary
142. Fast 1200mV 0C Model Hold Summary
143. Fast 1200mV 0C Model Recovery Summary
144. Fast 1200mV 0C Model Removal Summary
145. Fast 1200mV 0C Model Minimum Pulse Width Summary
146. Fast 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
147. Fast 1200mV 0C Model Setup: 'DCO_CLK'
148. Fast 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
149. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
150. Fast 1200mV 0C Model Hold: 'DCO_CLK'
151. Fast 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
152. Fast 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
153. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
154. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
155. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
156. Fast 1200mV 0C Model Minimum Pulse Width: 'DCO_CLK'
157. Fast 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
158. Fast 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
159. Fast 1200mV 0C Model Minimum Pulse Width: 'Ex_Clock'
160. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
161. Setup Times
162. Hold Times
163. Clock to Output Times
164. Minimum Clock to Output Times
165. MTBF Summary
166. Synchronizer Summary
167. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
207. Multicorner Timing Analysis Summary
208. Setup Times
209. Hold Times
210. Clock to Output Times
211. Minimum Clock to Output Times
212. Board Trace Model Assignments
213. Input Transition Times
214. Signal Integrity Metrics (Slow 1200mv 0c Model)
215. Signal Integrity Metrics (Slow 1200mv 85c Model)
216. Signal Integrity Metrics (Fast 1200mv 0c Model)
217. Setup Transfers
218. Hold Transfers
219. Recovery Transfers
220. Removal Transfers
221. Report TCCS
222. Report RSKM
223. Unconstrained Paths
224. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name      ; DSReceiver                                          ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX30BF14C8                                      ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Fri Nov 23 00:14:29 2018 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; altera_reserved_tck                                    ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { altera_reserved_tck }                                    ;
; CLK_VIR                                                ; Virtual   ; 1.562   ; 640.2 MHz ; 0.000 ; 0.781  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { }                                                        ;
; DCO_CLK                                                ; Base      ; 3.125   ; 320.0 MHz ; 0.781 ; 2.343  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { DCO }                                                    ;
; Ex_Clock                                               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { SysClk }                                                 ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 3.125   ; 320.0 MHz ; 0.000 ; 1.562  ; 50.00      ; 5         ; 32          ;       ;        ;           ;            ; false    ; Ex_Clock ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 12.500  ; 80.0 MHz  ; 0.000 ; 6.250  ; 50.00      ; 5         ; 8           ;       ;        ;           ;            ; false    ; Ex_Clock ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                     ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                           ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; 70.73 MHz  ; 70.73 MHz       ; altera_reserved_tck                                    ;                                                ;
; 188.75 MHz ; 188.75 MHz      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 207.56 MHz ; 207.56 MHz      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 274.35 MHz ; 238.04 MHz      ; DCO_CLK                                                ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -7.588 ; -1101.565     ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.784 ; -118.642      ;
; DCO_CLK                                                ; -0.526 ; -20.613       ;
; altera_reserved_tck                                    ; 42.931 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; DCO_CLK                                                ; 0.100 ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.365 ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.450 ; 0.000         ;
; altera_reserved_tck                                    ; 0.452 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.042 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.357 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; DCO_CLK                                                ; -1.076 ; -37.660       ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.076 ; -25.824       ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.889  ; 0.000         ;
; Ex_Clock                                               ; 9.930  ; 0.000         ;
; altera_reserved_tck                                    ; 49.711 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -7.588 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.957     ; 4.401      ;
; -7.588 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0 ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.957     ; 4.401      ;
; -7.587 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.950     ; 4.407      ;
; -7.459 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.956     ; 4.273      ;
; -7.459 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0 ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.956     ; 4.273      ;
; -7.458 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.949     ; 4.279      ;
; -7.435 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.351     ; 3.807      ;
; -7.435 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.351     ; 3.807      ;
; -7.435 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.351     ; 3.807      ;
; -7.435 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.351     ; 3.807      ;
; -7.338 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.965     ; 4.143      ;
; -7.338 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0 ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.965     ; 4.143      ;
; -7.337 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.958     ; 4.149      ;
; -7.322 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.363     ; 3.682      ;
; -7.320 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.363     ; 3.680      ;
; -7.301 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.363     ; 3.661      ;
; -7.256 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.355     ; 3.624      ;
; -7.254 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.355     ; 3.622      ;
; -7.244 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.355     ; 3.612      ;
; -7.236 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.971     ; 4.035      ;
; -7.236 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0 ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.971     ; 4.035      ;
; -7.235 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.964     ; 4.041      ;
; -7.132 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.883     ; 3.972      ;
; -7.132 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.883     ; 3.972      ;
; -7.099 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.363     ; 3.459      ;
; -7.035 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.355     ; 3.403      ;
; -7.006 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.364     ; 3.365      ;
; -7.006 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.364     ; 3.365      ;
; -7.006 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.364     ; 3.365      ;
; -7.006 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.364     ; 3.365      ;
; -7.006 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.364     ; 3.365      ;
; -7.006 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.364     ; 3.365      ;
; -7.006 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.364     ; 3.365      ;
; -7.006 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.364     ; 3.365      ;
; -7.006 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.364     ; 3.365      ;
; -6.989 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.355     ; 3.357      ;
; -6.989 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.355     ; 3.357      ;
; -6.989 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.355     ; 3.357      ;
; -6.989 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.355     ; 3.357      ;
; -6.989 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.355     ; 3.357      ;
; -6.989 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.355     ; 3.357      ;
; -6.989 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.355     ; 3.357      ;
; -6.989 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.355     ; 3.357      ;
; -6.989 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.355     ; 3.357      ;
; -6.977 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.366     ; 3.334      ;
; -6.977 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.366     ; 3.334      ;
; -6.977 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.366     ; 3.334      ;
; -6.977 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.366     ; 3.334      ;
; -6.977 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.366     ; 3.334      ;
; -6.977 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.366     ; 3.334      ;
; -6.977 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.366     ; 3.334      ;
; -6.977 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.366     ; 3.334      ;
; -6.977 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.366     ; 3.334      ;
; -6.871 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.366     ; 3.228      ;
; -6.809 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.366     ; 3.166      ;
; -6.783 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.377     ; 3.129      ;
; -6.783 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.377     ; 3.129      ;
; -6.783 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.377     ; 3.129      ;
; -6.715 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.883     ; 3.555      ;
; -6.581 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.377     ; 2.927      ;
; -6.455 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.366     ; 2.812      ;
; -6.455 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.366     ; 2.812      ;
; -6.266 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.377     ; 2.612      ;
; -6.076 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.910     ; 2.889      ;
; -6.049 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.362     ; 2.410      ;
; -5.861 ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.830     ; 2.754      ;
; -5.852 ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.830     ; 2.745      ;
; -5.852 ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.830     ; 2.745      ;
; -5.846 ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.990     ; 2.579      ;
; -5.844 ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.807     ; 2.760      ;
; -5.831 ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.448     ; 3.153      ;
; -5.810 ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.825     ; 2.708      ;
; -5.772 ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.949     ; 2.593      ;
; -5.768 ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.801     ; 2.690      ;
; -5.764 ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.855     ; 2.632      ;
; -5.760 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.352     ; 2.131      ;
; -5.756 ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.829     ; 2.650      ;
; -5.710 ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                          ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.806     ; 2.627      ;
; -5.709 ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.861     ; 2.571      ;
; -5.696 ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.818     ; 2.601      ;
; -5.691 ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.818     ; 2.596      ;
; -5.668 ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.442     ; 2.996      ;
; -5.620 ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.860     ; 2.483      ;
; -5.612 ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.856     ; 2.479      ;
; -5.609 ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.448     ; 2.931      ;
; -5.568 ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.416     ; 2.922      ;
; -5.544 ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.856     ; 2.411      ;
; -5.518 ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.393     ; 2.895      ;
; -5.511 ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.393     ; 2.888      ;
; -5.487 ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -4.362     ; 1.848      ;
; -5.481 ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.393     ; 2.858      ;
; -5.454 ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.448     ; 2.776      ;
; -5.454 ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.425     ; 2.799      ;
; -5.442 ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.866     ; 2.299      ;
; -5.432 ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.843     ; 2.312      ;
; -5.420 ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.393     ; 2.797      ;
; -5.393 ; AD9253Driver:AD9253Driver_inst|Data_CH3[2]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.715     ; 2.401      ;
; -5.386 ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.856     ; 2.253      ;
; -5.383 ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.800     ; 2.306      ;
; -5.382 ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.856     ; 2.249      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.784 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.934      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.552 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.109      ; 4.702      ;
; -1.349 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.203     ; 4.272      ;
; -1.348 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.203     ; 4.271      ;
; -1.347 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.203     ; 4.270      ;
; -1.286 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.203     ; 4.209      ;
; -1.286 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.203     ; 4.209      ;
; -1.286 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.203     ; 4.209      ;
; -1.286 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.203     ; 4.209      ;
; -1.286 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.203     ; 4.209      ;
; -1.286 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.203     ; 4.209      ;
; -1.286 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.203     ; 4.209      ;
; -1.286 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.203     ; 4.209      ;
; -1.286 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.203     ; 4.209      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.243 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.389      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.179 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.325      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.158 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.110      ; 4.309      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.140 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.286      ;
; -1.137 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.283      ;
; -1.137 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.283      ;
; -1.137 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.283      ;
; -1.137 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.105      ; 4.283      ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DCO_CLK'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.526 ; Data_D_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH3[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.449      ; 4.157      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a31                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a30                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a29                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a28                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a27                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a26                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a25                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a24                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a23                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a22                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a21                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a20                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a19                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a18                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a17                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a16                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a15                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a14                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a13                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a12                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a11                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a10                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a9                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a8                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a7                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a6                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a5                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a4                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a3                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a2                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a1                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.520 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.105     ; 3.476      ;
; -0.508 ; Data_A_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH0[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.838      ; 3.528      ;
; -0.491 ; Data_B_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH1[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.838      ; 3.511      ;
; -0.448 ; Data_C_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH2[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.041      ; 3.671      ;
; -0.425 ; Data_C_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH2[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.156      ; 3.763      ;
; -0.422 ; FCO                                                                                                                                                        ; AD9253Driver:AD9253Driver_inst|FCO_REG1                                                                                                                   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.793      ; 3.397      ;
; -0.385 ; Data_D_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH3[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.562      ; 4.129      ;
; -0.349 ; Data_A_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH0[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.648      ; 4.179      ;
; -0.245 ; Data_B_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.233      ; 3.660      ;
; -0.068 ; Data_C_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.235      ; 3.485      ;
; -0.065 ; Data_C_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.235      ; 3.482      ;
; -0.041 ; Data_A_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 4.047      ; 4.270      ;
; 0.062  ; Data_D_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.638      ; 3.758      ;
; 0.088  ; Data_B_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.367      ; 3.461      ;
; 0.103  ; Data_B_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.387      ; 3.466      ;
; 0.114  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[0]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.455      ; 1.971      ;
; 0.145  ; Data_D_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.341      ; 3.378      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.145  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.799      ;
; 0.158  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; -0.253     ; 1.219      ;
; 0.165  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[0]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; -0.253     ; 1.212      ;
; 0.187  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[3]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; -0.253     ; 1.190      ;
; 0.220  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a2                    ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.542     ; 2.384      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.236  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.202     ; 2.708      ;
; 0.272  ; Data_A_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.797      ; 3.707      ;
; 0.294  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[0]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.593      ; 1.929      ;
; 0.307  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0                                                                                                              ; DCO_CLK      ; DCO_CLK     ; 3.125        ; 0.327      ; 3.166      ;
; 0.310  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]                           ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.056     ; 2.780      ;
; 0.371  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.007      ; 1.266      ;
; 0.379  ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[4]                                                                                                            ; AD9253Driver:AD9253Driver_inst|Data_CH0[0]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.098     ; 2.669      ;
; 0.381  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]                           ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.049     ; 2.716      ;
; 0.396  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[2]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.007      ; 1.241      ;
; 0.398  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0                                                                                                              ; DCO_CLK      ; DCO_CLK     ; 3.125        ; 0.327      ; 3.075      ;
; 0.412  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]                           ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.049     ; 2.685      ;
; 0.418  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[13]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.290     ; 2.438      ;
; 0.418  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[12]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.290     ; 2.438      ;
; 0.418  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.290     ; 2.438      ;
; 0.418  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[10]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.290     ; 2.438      ;
; 0.418  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[6]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.290     ; 2.438      ;
; 0.418  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[4]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.290     ; 2.438      ;
; 0.418  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[2]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.290     ; 2.438      ;
; 0.418  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[1]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.290     ; 2.438      ;
; 0.418  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[0]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.290     ; 2.438      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.931 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 7.015      ;
; 43.093 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.046     ; 6.862      ;
; 43.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 6.680      ;
; 43.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 6.557      ;
; 43.414 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 6.536      ;
; 43.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.103     ; 6.218      ;
; 43.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 6.202      ;
; 43.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 6.134      ;
; 43.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 6.128      ;
; 44.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.105     ; 5.889      ;
; 44.139 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 5.807      ;
; 44.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 5.768      ;
; 44.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 5.742      ;
; 44.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 5.670      ;
; 44.462 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 5.484      ;
; 44.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 5.437      ;
; 45.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 4.929      ;
; 45.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 4.839      ;
; 45.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 4.681      ;
; 45.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.059     ; 4.509      ;
; 46.369 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 3.578      ;
; 46.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 3.322      ;
; 46.727 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 3.220      ;
; 46.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 3.173      ;
; 46.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 3.122      ;
; 47.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 2.855      ;
; 47.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 2.580      ;
; 49.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 0.891      ;
; 92.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.891      ;
; 92.140 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.795      ;
; 92.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.642      ;
; 92.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.590      ;
; 92.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.558      ;
; 92.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.521      ;
; 92.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.433      ;
; 92.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.427      ;
; 92.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.395      ;
; 92.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.352      ;
; 92.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.341      ;
; 92.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.323      ;
; 92.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.322      ;
; 92.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.313      ;
; 92.615 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.312      ;
; 92.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.283      ;
; 92.654 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.271      ;
; 92.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.272      ;
; 92.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.264      ;
; 92.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.227      ;
; 92.719 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.217      ;
; 92.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.216      ;
; 92.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.215      ;
; 92.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.181      ;
; 92.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.180      ;
; 92.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.172      ;
; 92.760 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.172      ;
; 92.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.170      ;
; 92.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.170      ;
; 92.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.168      ;
; 92.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.175      ;
; 92.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.176      ;
; 92.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.176      ;
; 92.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.174      ;
; 92.768 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.173      ;
; 92.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.159      ;
; 92.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.157      ;
; 92.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.149      ;
; 92.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.154      ;
; 92.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.103      ;
; 92.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.084      ;
; 92.852 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.074      ;
; 92.864 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.064      ;
; 92.865 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.063      ;
; 92.891 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.047      ;
; 92.894 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.034      ;
; 92.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.027      ;
; 92.903 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.037      ;
; 92.904 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.022      ;
; 92.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.015      ;
; 92.937 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.992      ;
; 92.962 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.966      ;
; 92.978 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.950      ;
; 92.982 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.956      ;
; 92.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.933      ;
; 92.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.932      ;
; 92.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.931      ;
; 92.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.930      ;
; 92.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.930      ;
; 92.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.929      ;
; 92.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.929      ;
; 92.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.928      ;
; 92.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.932      ;
; 92.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.928      ;
; 92.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.926      ;
; 92.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.926      ;
; 93.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.927      ;
; 93.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.925      ;
; 93.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.925      ;
; 93.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.924      ;
; 93.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.924      ;
; 93.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.924      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DCO_CLK'                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.100 ; Data_A_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.954      ; 3.475      ;
; 0.126 ; Data_B_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.506      ; 3.053      ;
; 0.127 ; Data_B_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.527      ; 3.075      ;
; 0.269 ; Data_D_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.788      ; 3.478      ;
; 0.315 ; Data_D_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.479      ; 3.215      ;
; 0.342 ; Data_A_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 4.214      ; 3.977      ;
; 0.377 ; Data_C_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.368      ; 3.166      ;
; 0.378 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH0[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 1.282      ; 1.914      ;
; 0.439 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH1[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 1.282      ; 1.975      ;
; 0.453 ; Data_C_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.368      ; 3.242      ;
; 0.485 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.758      ;
; 0.520 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[0]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.059      ; 0.791      ;
; 0.521 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.059      ; 0.792      ;
; 0.521 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH0[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[0]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.059      ; 0.792      ;
; 0.521 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.059      ; 0.792      ;
; 0.521 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.058      ; 0.791      ;
; 0.522 ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[0]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.058      ; 0.792      ;
; 0.522 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH2[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.964      ; 1.740      ;
; 0.523 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.056      ; 0.791      ;
; 0.525 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.058      ; 0.795      ;
; 0.534 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.056      ; 0.802      ;
; 0.546 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.058      ; 0.816      ;
; 0.547 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.058      ; 0.817      ;
; 0.548 ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[10]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.058      ; 0.818      ;
; 0.548 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[10]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.057      ; 0.817      ;
; 0.548 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.058      ; 0.818      ;
; 0.548 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.057      ; 0.817      ;
; 0.549 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.058      ; 0.819      ;
; 0.550 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.056      ; 0.818      ;
; 0.552 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.052      ; 0.816      ;
; 0.552 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.054      ; 0.818      ;
; 0.552 ; Data_B_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.368      ; 3.341      ;
; 0.554 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.052      ; 0.818      ;
; 0.556 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.052      ; 0.820      ;
; 0.629 ; Data_C_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH2[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.168      ; 3.218      ;
; 0.643 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH2[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH2[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.476      ; 1.331      ;
; 0.645 ; Data_A_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH0[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.800      ; 3.866      ;
; 0.668 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.059      ; 0.939      ;
; 0.669 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH3[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[0]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.058      ; 0.939      ;
; 0.670 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.058      ; 0.940      ;
; 0.681 ; Data_D_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH3[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.710      ; 3.812      ;
; 0.685 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.383      ; 1.280      ;
; 0.694 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.058      ; 0.964      ;
; 0.696 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.058      ; 0.966      ;
; 0.696 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.057      ; 0.965      ;
; 0.697 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.058      ; 0.967      ;
; 0.700 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.054      ; 0.966      ;
; 0.701 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.051      ; 0.964      ;
; 0.701 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.052      ; 0.965      ;
; 0.701 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.052      ; 0.965      ;
; 0.701 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[10]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.415      ; 1.328      ;
; 0.702 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.053      ; 0.967      ;
; 0.711 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|dffe3a[1]                                                   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.056      ; 0.979      ;
; 0.712 ; Data_B_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH1[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.956      ; 3.089      ;
; 0.717 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|dffe3a[0]                                                   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.056      ; 0.985      ;
; 0.738 ; Data_C_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH2[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.288      ; 3.447      ;
; 0.746 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.056      ; 1.014      ;
; 0.747 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.033      ; 0.992      ;
; 0.780 ; FCO                                                                                                                                      ; AD9253Driver:AD9253Driver_inst|FCO_REG1                                                                                                                    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.910      ; 3.111      ;
; 0.791 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3[12]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.210     ; 0.793      ;
; 0.804 ; Data_A_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH0[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.956      ; 3.181      ;
; 0.829 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[10]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.172      ; 1.213      ;
; 0.838 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|dffe3a[0]                                 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.116      ; 1.208      ;
; 0.840 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.056      ; 1.108      ;
; 0.841 ; Data_D_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH3[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.593      ; 3.855      ;
; 0.861 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_address_reg0 ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.114      ; 1.229      ;
; 0.875 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.441      ; 1.528      ;
; 0.878 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.106     ; 0.984      ;
; 0.878 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.106     ; 0.984      ;
; 0.893 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a3  ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.033     ; 1.072      ;
; 0.919 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.437      ; 1.568      ;
; 0.921 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.339     ; 0.794      ;
; 0.926 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.339     ; 0.799      ;
; 0.935 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2[0]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 1.090      ; 2.237      ;
; 0.943 ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.057      ; 1.212      ;
; 0.988 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_address_reg0 ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.114      ; 1.356      ;
; 0.991 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.551      ; 1.754      ;
; 0.993 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.413     ; 0.792      ;
; 1.033 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a27 ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.035      ; 1.280      ;
; 1.042 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3[10]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.263     ; 0.991      ;
; 1.046 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH3[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.558      ; 1.858      ;
; 1.048 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.106     ; 1.154      ;
; 1.054 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH0[12]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.263     ; 1.003      ;
; 1.059 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.957      ; 2.228      ;
; 1.079 ; AD9253Driver:AD9253Driver_inst|FCO_REG1                                                                                                  ; AD9253Driver:AD9253Driver_inst|FCO_REG2                                                                                                                    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.004      ; 1.295      ;
; 1.092 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.758      ; 2.062      ;
; 1.103 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0  ; AD9253Driver:AD9253Driver_inst|Data_CH0[1]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.295      ; 1.610      ;
; 1.115 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH0[8]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.145      ; 1.472      ;
; 1.136 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|dffe3a[1]                                 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.116      ; 1.506      ;
; 1.148 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.284      ; 1.644      ;
; 1.164 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.188      ; 1.564      ;
; 1.168 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a9  ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.295      ; 1.675      ;
; 1.172 ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.149     ; 1.235      ;
; 1.174 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.057     ; 1.329      ;
; 1.174 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.957      ; 2.343      ;
; 1.193 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.092      ; 1.497      ;
; 1.204 ; AD9253Driver:AD9253Driver_inst|FCO_REG2                                                                                                  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.996      ; 2.412      ;
; 1.208 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.218     ; 1.202      ;
; 1.211 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.419      ; 1.842      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.365 ; MR_DATA_CH0[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.817      ;
; 0.366 ; MR_DATA_CH1[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.817      ;
; 0.366 ; MR_DATA_CH3[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[118]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.817      ;
; 0.368 ; MR_DATA_CH1[8]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.807      ;
; 0.368 ; MR_DATA_CH2[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.807      ;
; 0.368 ; MR_DATA_CH3[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.819      ;
; 0.369 ; MR_DATA_CH1[8]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[101]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.808      ;
; 0.369 ; MR_DATA_CH2[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[110]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.808      ;
; 0.374 ; MR_DATA_CH2[7]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[114]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.825      ;
; 0.374 ; MR_DATA_CH2[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.826      ;
; 0.374 ; MR_DATA_CH2[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[108]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.826      ;
; 0.375 ; MR_DATA_CH0[4]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.827      ;
; 0.375 ; MR_DATA_CH2[7]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[114]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.826      ;
; 0.375 ; MR_DATA_CH3[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[119]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.827      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.112      ;
; 0.376 ; MR_DATA_CH1[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.827      ;
; 0.376 ; MR_DATA_CH1[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.827      ;
; 0.376 ; MR_DATA_CH3[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.828      ;
; 0.377 ; MR_DATA_CH3[6]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[127]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.828      ;
; 0.378 ; AD5624:AD5624_inst|sclk~reg0                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.817      ;
; 0.378 ; MR_DATA_CH1[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.817      ;
; 0.379 ; MR_DATA_CH3[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 0.817      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.145      ;
; 0.380 ; MR_DATA_CH1[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.819      ;
; 0.380 ; MR_DATA_CH3[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[124]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 0.818      ;
; 0.384 ; MR_DATA_CH2[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.823      ;
; 0.384 ; MR_DATA_CH3[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[121]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.823      ;
; 0.385 ; MR_DATA_CH0[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.825      ;
; 0.385 ; MR_DATA_CH3[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[122]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.824      ;
; 0.386 ; MR_DATA_CH0[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.826      ;
; 0.387 ; MR_DATA_CH0[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.826      ;
; 0.387 ; MR_DATA_CH0[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.826      ;
; 0.387 ; MR_DATA_CH1[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[98]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.826      ;
; 0.387 ; MR_DATA_CH3[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[121]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.826      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.123      ;
; 0.388 ; MR_DATA_CH0[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.827      ;
; 0.388 ; MR_DATA_CH0[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.827      ;
; 0.388 ; MR_DATA_CH2[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.827      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.132      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.135      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.143      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.144      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.139      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.145      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.140      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.160      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.147      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.148      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.144      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.150      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.150      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.146      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.153      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.157      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.157      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.158      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.161      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.163      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.158      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.158      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.159      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.165      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.160      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.161      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.165      ;
; 0.431 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.166      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.174      ;
; 0.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.179      ;
; 0.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.179      ;
; 0.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.180      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.184      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.184      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.185      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.185      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.181      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.181      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.183      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                                                                                           ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0                                                                               ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.180      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.746      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.186      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.193      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.451 ; AD5624:AD5624_inst|REG_COUNT[0]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[0]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; AD5624:AD5624_inst|sclk~reg0                                                                                                                    ; AD5624:AD5624_inst|sclk~reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; AD5624:AD5624_inst|REG_COUNT[2]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[2]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; AD5624:AD5624_inst|REG_COUNT[1]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[1]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.478 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.791      ;
; 0.478 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.774      ;
; 0.480 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.775      ;
; 0.480 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.776      ;
; 0.495 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.791      ;
; 0.497 ; AD5624:AD5624_inst|data_buf[6]                                                                                                                  ; AD5624:AD5624_inst|data_buf[7]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.147      ;
; 0.497 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.147      ;
; 0.497 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.792      ;
; 0.498 ; AD5624:AD5624_inst|data_buf[7]                                                                                                                  ; AD5624:AD5624_inst|data_buf[8]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; AD5624:AD5624_inst|data_buf[5]                                                                                                                  ; AD5624:AD5624_inst|data_buf[6]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.793      ;
; 0.499 ; AD5624:AD5624_inst|data_buf[21]                                                                                                                 ; AD5624:AD5624_inst|data_buf[22]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; AD5624:AD5624_inst|data_buf[18]                                                                                                                 ; AD5624:AD5624_inst|data_buf[19]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.511 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.807      ;
; 0.514 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.810      ;
; 0.514 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.810      ;
; 0.514 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.809      ;
; 0.514 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.809      ;
; 0.515 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.167      ;
; 0.517 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.813      ;
; 0.517 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.813      ;
; 0.524 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.176      ;
; 0.528 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.824      ;
; 0.529 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.825      ;
; 0.529 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 1.186      ;
; 0.542 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.838      ;
; 0.554 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.850      ;
; 0.554 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.849      ;
; 0.556 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.852      ;
; 0.558 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.854      ;
; 0.559 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.854      ;
; 0.560 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.212      ;
; 0.595 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.247      ;
; 0.599 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 1.256      ;
; 0.626 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.922      ;
; 0.627 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.940      ;
; 0.628 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.924      ;
; 0.643 ; AD5624:AD5624_inst|data_buf[9]                                                                                                                  ; AD5624:AD5624_inst|data_buf[10]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.938      ;
; 0.643 ; AD5624:AD5624_inst|sclkcount[0]                                                                                                                 ; AD5624:AD5624_inst|data_buf[0]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.938      ;
; 0.644 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.939      ;
; 0.646 ; AD5624:AD5624_inst|data_buf[10]                                                                                                                 ; AD5624:AD5624_inst|data_buf[11]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.941      ;
; 0.647 ; AD5624:AD5624_inst|data_buf[17]                                                                                                                 ; AD5624:AD5624_inst|data_buf[18]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.941      ;
; 0.668 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.963      ;
; 0.669 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.965      ;
; 0.669 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.964      ;
; 0.672 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.968      ;
; 0.675 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.971      ;
; 0.680 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.976      ;
; 0.680 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.976      ;
; 0.680 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.976      ;
; 0.682 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.978      ;
; 0.683 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.996      ;
; 0.685 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.998      ;
; 0.690 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.986      ;
; 0.696 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.991      ;
; 0.701 ; AD5624:AD5624_inst|data_buf[11]                                                                                                                 ; AD5624:AD5624_inst|data_buf[12]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.996      ;
; 0.701 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.996      ;
; 0.702 ; AD5624:AD5624_inst|data_buf[4]                                                                                                                  ; AD5624:AD5624_inst|data_buf[5]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.997      ;
; 0.702 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.997      ;
; 0.702 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.997      ;
; 0.703 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.998      ;
; 0.713 ; AD5624:AD5624_inst|data_buf[0]                                                                                                                  ; AD5624:AD5624_inst|data_buf[1]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.007      ;
; 0.716 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.012      ;
; 0.716 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.012      ;
; 0.726 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.022      ;
; 0.739 ; AD5624:AD5624_inst|REG_COUNT[0]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[1]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.036      ;
; 0.742 ; AD5624:AD5624_inst|sclkcount[1]                                                                                                                 ; AD5624:AD5624_inst|sclkcount[1]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.037      ;
; 0.743 ; AD5624:AD5624_inst|sclkcount[3]                                                                                                                 ; AD5624:AD5624_inst|sclkcount[3]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.038      ;
; 0.745 ; AD5624:AD5624_inst|sclkcount[2]                                                                                                                 ; AD5624:AD5624_inst|sclkcount[2]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; AD5624:AD5624_inst|REG_COUNT[0]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[2]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.041      ;
; 0.746 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.041      ;
; 0.749 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.045      ;
; 0.751 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.046      ;
; 0.752 ; AD5624:AD5624_inst|sclkcount[5]                                                                                                                 ; AD5624:AD5624_inst|sclkcount[5]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.047      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.775      ;
; 0.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.783      ;
; 0.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.782      ;
; 0.490 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.783      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.791      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.790      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.792      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.791      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.791      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.798      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.798      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.798      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.799      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.799      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.799      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.799      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.799      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.798      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.799      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.799      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.799      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.799      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 1.905      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.002      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.015      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[388] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[370] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[364] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.013      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.008      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.011      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.014      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.024      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.015      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.002      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.002      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.002      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.002      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.002      ;
; 95.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.015      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.650      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.693      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.693      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.693      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.693      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.693      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.693      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.693      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.693      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.693      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.693      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.693      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.693      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.191      ;
; 1.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.210      ;
; 1.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.210      ;
; 1.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.220      ;
; 1.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.220      ;
; 1.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.220      ;
; 1.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.220      ;
; 1.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.220      ;
; 1.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][9]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.220      ;
; 1.962 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.262      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][8]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.440      ;
; 2.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.449      ;
; 2.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.449      ;
; 2.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.449      ;
; 2.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.449      ;
; 2.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.449      ;
; 2.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.449      ;
; 2.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.449      ;
; 2.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.449      ;
; 2.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.449      ;
; 2.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.449      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.780      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.779      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.779      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.779      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.779      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.779      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 3.773      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 3.773      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 3.773      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 3.773      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 3.773      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 3.773      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 3.773      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 3.773      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 3.773      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 3.773      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 3.773      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 3.773      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.144      ; 3.773      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 3.776      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 3.776      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 3.776      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 3.776      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 3.774      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 3.774      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 3.774      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 3.774      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 3.774      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 3.774      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 3.774      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 3.774      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 3.774      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 3.774      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 3.774      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 3.774      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.148      ; 3.777      ;
; 3.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.148      ; 3.777      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'DCO_CLK'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a1                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a10                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a11                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a12                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a13                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a14                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a15                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a16                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a17                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a18                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a19                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a2                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a20                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a21                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a22                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a23                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a24                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a25                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a26                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a27                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a28                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a29                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a3                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a30                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a31                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a4                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a5                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a6                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a7                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a8                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a9                    ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[0]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[10]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[12]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[13]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[1]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[2]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[6]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[7]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[8]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[4]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[10]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[12]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[4]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[12]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[4]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[10]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[12]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[4]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[0]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[11]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[13]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[2]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[4]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[7]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[12]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[10]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[12]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[2]                                                                                                            ;
+--------+--------------+----------------+------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg                                                                                      ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg                                                                                      ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg                                                                                      ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg                                                                                      ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_address_reg0 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_we_reg       ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_address_reg0  ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_we_reg        ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_address_reg0  ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_we_reg        ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                                                                                                      ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]                                                                                             ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]                                                                                             ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[3]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[3]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                                                                                                      ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]                                                                                             ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]                                                                                             ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[3]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[3]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                   ;
+--------+--------------+----------------+------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.889 ; 6.109        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; 5.891 ; 6.111        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; 5.891 ; 6.111        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; 5.891 ; 6.111        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; 5.891 ; 6.111        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; 5.891 ; 6.111        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; 5.891 ; 6.111        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;
; 5.891 ; 6.111        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;
; 5.891 ; 6.111        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;
; 5.891 ; 6.111        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;
; 5.891 ; 6.111        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;
; 5.895 ; 6.115        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; 5.907 ; 6.127        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[13]                                                                                                                                 ;
; 5.907 ; 6.127        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[1]                                                                                                                                  ;
; 5.908 ; 6.128        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[10]                                                                                                                                 ;
; 5.908 ; 6.128        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[12]                                                                                                                                 ;
; 5.908 ; 6.128        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[13]                                                                                                                                 ;
; 5.908 ; 6.128        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[1]                                                                                                                                  ;
; 5.908 ; 6.128        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[2]                                                                                                                                  ;
; 5.908 ; 6.128        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[4]                                                                                                                                  ;
; 5.908 ; 6.128        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[5]                                                                                                                                  ;
; 5.908 ; 6.128        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[2]                                                                                                                                  ;
; 5.909 ; 6.129        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[11]                                                                                                                                 ;
; 5.909 ; 6.129        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[6]                                                                                                                                  ;
; 5.909 ; 6.129        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[8]                                                                                                                                  ;
; 5.909 ; 6.129        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[9]                                                                                                                                  ;
; 5.909 ; 6.129        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[8]                                                                                                                                  ;
; 5.909 ; 6.129        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[0]                                                                                                                                  ;
; 5.909 ; 6.129        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[11]                                                                                                                                 ;
; 5.909 ; 6.129        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[7]                                                                                                                                  ;
; 5.909 ; 6.129        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[11]                                                                                                                                 ;
; 5.909 ; 6.129        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[3]                                                                                                                                  ;
; 5.909 ; 6.129        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[5]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[0]                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[0]                                                                                                                 ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[1]                                                                                                                 ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[2]                                                                                                                 ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[3]                                                                                                                 ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[4]                                                                                                                 ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[5]                                                                                                                 ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[6]                                                                                                                 ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[7]                                                                                                                 ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[0]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[7]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[0]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[11]                                                                                                                                 ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[9]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[10]                                                                                                                                 ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[12]                                                                                                                                 ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[13]                                                                                                                                 ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[2]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[3]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[6]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[8]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[9]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[0]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[10]                                                                                                                                 ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[4]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[6]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[7]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[8]                                                                                                                                  ;
; 5.910 ; 6.130        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[9]                                                                                                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[10]                                                                                                                 ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[11]                                                                                                                 ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[12]                                                                                                                 ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[1]                                                                                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[3]                                                                                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[4]                                                                                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[5]                                                                                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[6]                                                                                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[7]                                                                                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[8]                                                                                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[9]                                                                                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclk~reg0                                                                                                                    ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ;
; 5.911 ; 6.131        ; 0.220          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Ex_Clock'                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+
; 9.930  ; 9.930        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; SysClk~input|o                                                   ;
; 9.966  ; 9.966        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.966  ; 9.966        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.966  ; 9.966        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; SysClk~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; SysClk~input|i                                                   ;
; 10.031 ; 10.031       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.031 ; 10.031       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.031 ; 10.031       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.069 ; 10.069       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; SysClk~input|o                                                   ;
; 10.070 ; 10.070       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Ex_Clock ; Rise       ; SysClk                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.711 ; 49.946       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.711 ; 49.946       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~portb_address_reg0                                                        ;
; 49.711 ; 49.946       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.711 ; 49.946       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398] ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                              ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; 0.202  ; 0.082  ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -0.111 ; -0.190 ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.073  ; -0.094 ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.058  ; -0.090 ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.226  ; 0.130  ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.229  ; 0.158  ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; -0.016 ; 0.016  ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 0.045  ; 0.099  ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; 0.669  ; 0.460  ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 0.510  ; 0.367  ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.652  ; 0.473  ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.406  ; 0.202  ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.586  ; 0.423  ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.609  ; 0.407  ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.474  ; 0.546  ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 0.687  ; 0.555  ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.583  ; 0.432  ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; 1.936  ; 1.861  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; 1.914  ; 1.899  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; 6.119  ; 6.425  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.520  ; 2.619  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 4.771  ; 4.701  ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; 0.322  ; 0.449  ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 0.605  ; 0.691  ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.470  ; 0.665  ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.489  ; 0.664  ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.237  ; 0.338  ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.315  ; 0.414  ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.476  ; 0.458  ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 0.522  ; 0.506  ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; -0.226 ; -0.013 ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -0.003 ; 0.146  ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; -0.128 ; 0.079  ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.042  ; 0.239  ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; -0.113 ; 0.053  ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; -0.066 ; 0.162  ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.110  ; 0.073  ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; -0.187 ; -0.050 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; -0.145 ; 0.011  ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; -0.937 ; -0.841 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; -0.882 ; -0.783 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; -4.277 ; -4.519 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.846  ; 0.809  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 0.007  ; -0.051 ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; CLK_Drive           ; Ex_Clock            ; 1.095  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 1.085  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; TEST                ; Ex_Clock            ; 10.336 ; 9.909  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 7.654  ; 7.333  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 6.515  ; 6.280  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 6.730  ; 6.428  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;        ; 1.124  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;        ; 1.114  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.653 ; 13.959 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; CLK_Drive           ; Ex_Clock            ; 0.414  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 0.404  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; TEST                ; Ex_Clock            ; 6.820  ; 6.638  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 6.702  ; 6.388  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 5.617  ; 5.386  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 5.823  ; 5.528  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;        ; 0.443  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;        ; 0.433  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.686 ; 11.997 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                            ; Synchronization Node                                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 0.488          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;                ;              ;                  ; 2.163        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;                ;              ;                  ; -1.675       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 0.511          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;                ;              ;                  ; 1.979        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;                ;              ;                  ; -1.468       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 0.545          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;                ;              ;                  ; 2.164        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;                ;              ;                  ; -1.619       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 0.675          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;                ;              ;                  ; 2.016        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;                ;              ;                  ; -1.341       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.161          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;                ;              ;                  ; 2.165        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;                ;              ;                  ; -1.004       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.326          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;                ;              ;                  ; 2.026        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;                ;              ;                  ; -0.700       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.518          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;                ;              ;                  ; 2.164        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;                ;              ;                  ; -0.646       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.574          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;                ;              ;                  ; 1.818        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;                ;              ;                  ; -0.244       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.588          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;                ;              ;                  ; 1.372        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;                ;              ;                  ; 0.216        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.597          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;                ;              ;                  ; 1.978        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;                ;              ;                  ; -0.381       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.644          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;                ;              ;                  ; 1.089        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;                ;              ;                  ; 0.555        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.686          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;                ;              ;                  ; 1.793        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;                ;              ;                  ; -0.107       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.748          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;                ;              ;                  ; 2.163        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;                ;              ;                  ; -0.415       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.766          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;                ;              ;                  ; 2.163        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;                ;              ;                  ; -0.397       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.778          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;                ;              ;                  ; 2.164        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;                ;              ;                  ; -0.386       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.922          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;                ;              ;                  ; 1.806        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;                ;              ;                  ; 0.116        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.968          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;                ;              ;                  ; 1.956        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;                ;              ;                  ; 0.012        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 2.094          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;                ;              ;                  ; 2.163        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;                ;              ;                  ; -0.069       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 2.110          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;                ;              ;                  ; 2.165        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;                ;              ;                  ; -0.055       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 2.115          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;                ;              ;                  ; 2.164        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;                ;              ;                  ; -0.049       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 19.818         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 10.347       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;                ;              ;                  ; 9.471        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 19.992         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 10.313       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;                ;              ;                  ; 9.679        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.059         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 11.163       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;                ;              ;                  ; 8.896        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.079         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 11.310       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;                ;              ;                  ; 8.769        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.082         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 11.313       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;                ;              ;                  ; 8.769        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.106         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 10.840       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;                ;              ;                  ; 9.266        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.166         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 11.337       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;                ;              ;                  ; 8.829        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.226         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 11.523       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;                ;              ;                  ; 8.703        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.446         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 11.181       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;                ;              ;                  ; 9.265        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.462         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 11.328       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;                ;              ;                  ; 9.134        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.483         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 11.138       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;                ;              ;                  ; 9.345        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.526         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 11.181       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;                ;              ;                  ; 9.345        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.554         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 11.356       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;                ;              ;                  ; 9.198        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.586         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 11.180       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;                ;              ;                  ; 9.406        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.609         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 11.330       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;                ;              ;                  ; 9.279        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.651         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 11.178       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;                ;              ;                  ; 9.473        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.721         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 11.329       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;                ;              ;                  ; 9.392        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.737         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 11.539       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;                ;              ;                  ; 9.198        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.774         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 11.161       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;                ;              ;                  ; 9.613        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 21.135         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 11.331       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;                ;              ;                  ; 9.804        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                      ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                           ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; 73.95 MHz  ; 73.95 MHz       ; altera_reserved_tck                                    ;                                                ;
; 202.22 MHz ; 202.22 MHz      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 221.73 MHz ; 221.73 MHz      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 302.66 MHz ; 238.04 MHz      ; DCO_CLK                                                ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.796 ; -962.439      ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.369 ; -79.125       ;
; DCO_CLK                                                ; -0.623 ; -10.454       ;
; altera_reserved_tck                                    ; 43.239 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; DCO_CLK                                                ; 0.006 ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.347 ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.399 ; 0.000         ;
; altera_reserved_tck                                    ; 0.400 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.171 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.249 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; DCO_CLK                                                ; -1.076 ; -37.660       ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.076 ; -25.824       ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.874  ; 0.000         ;
; Ex_Clock                                               ; 9.951  ; 0.000         ;
; altera_reserved_tck                                    ; 49.705 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -6.796 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.424     ; 4.133      ;
; -6.795 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.429     ; 4.127      ;
; -6.795 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0 ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.429     ; 4.127      ;
; -6.703 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.421     ; 4.043      ;
; -6.703 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.775     ; 3.652      ;
; -6.703 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.775     ; 3.652      ;
; -6.703 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.775     ; 3.652      ;
; -6.703 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.775     ; 3.652      ;
; -6.702 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.426     ; 4.037      ;
; -6.702 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0 ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.426     ; 4.037      ;
; -6.582 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.787     ; 3.519      ;
; -6.580 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.787     ; 3.517      ;
; -6.568 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.429     ; 3.900      ;
; -6.567 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.434     ; 3.894      ;
; -6.567 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0 ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.434     ; 3.894      ;
; -6.560 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.787     ; 3.497      ;
; -6.508 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.783     ; 3.449      ;
; -6.506 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.783     ; 3.447      ;
; -6.496 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.783     ; 3.437      ;
; -6.462 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.434     ; 3.789      ;
; -6.461 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.439     ; 3.783      ;
; -6.461 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0 ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.439     ; 3.783      ;
; -6.442 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.336     ; 3.830      ;
; -6.441 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.336     ; 3.829      ;
; -6.371 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.787     ; 3.308      ;
; -6.299 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.783     ; 3.240      ;
; -6.256 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.787     ; 3.193      ;
; -6.256 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.787     ; 3.193      ;
; -6.256 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.787     ; 3.193      ;
; -6.256 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.787     ; 3.193      ;
; -6.256 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.787     ; 3.193      ;
; -6.256 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.787     ; 3.193      ;
; -6.256 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.787     ; 3.193      ;
; -6.256 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.787     ; 3.193      ;
; -6.256 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.787     ; 3.193      ;
; -6.232 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.782     ; 3.174      ;
; -6.232 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.782     ; 3.174      ;
; -6.232 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.782     ; 3.174      ;
; -6.232 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.782     ; 3.174      ;
; -6.232 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.782     ; 3.174      ;
; -6.232 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.782     ; 3.174      ;
; -6.232 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.782     ; 3.174      ;
; -6.232 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.782     ; 3.174      ;
; -6.232 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.782     ; 3.174      ;
; -6.212 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.788     ; 3.148      ;
; -6.212 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.788     ; 3.148      ;
; -6.212 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.788     ; 3.148      ;
; -6.212 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.788     ; 3.148      ;
; -6.212 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.788     ; 3.148      ;
; -6.212 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.788     ; 3.148      ;
; -6.212 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.788     ; 3.148      ;
; -6.212 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.788     ; 3.148      ;
; -6.212 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.788     ; 3.148      ;
; -6.121 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.788     ; 3.057      ;
; -6.071 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.800     ; 2.995      ;
; -6.071 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.800     ; 2.995      ;
; -6.071 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.800     ; 2.995      ;
; -6.058 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.788     ; 2.994      ;
; -6.048 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.336     ; 3.436      ;
; -5.863 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.799     ; 2.788      ;
; -5.729 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.788     ; 2.665      ;
; -5.729 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.788     ; 2.665      ;
; -5.593 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.800     ; 2.517      ;
; -5.372 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.348     ; 2.748      ;
; -5.364 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.785     ; 2.303      ;
; -5.240 ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.964     ; 3.037      ;
; -5.220 ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.303     ; 2.641      ;
; -5.218 ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.282     ; 2.660      ;
; -5.198 ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.303     ; 2.619      ;
; -5.198 ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.303     ; 2.619      ;
; -5.188 ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.455     ; 2.457      ;
; -5.160 ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.301     ; 2.583      ;
; -5.131 ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.340     ; 2.515      ;
; -5.119 ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.281     ; 2.562      ;
; -5.103 ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.301     ; 2.526      ;
; -5.099 ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.410     ; 2.450      ;
; -5.091 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.779     ; 2.036      ;
; -5.089 ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.975     ; 2.875      ;
; -5.073 ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                          ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.282     ; 2.515      ;
; -5.065 ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.329     ; 2.460      ;
; -5.052 ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.294     ; 2.482      ;
; -5.047 ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.294     ; 2.477      ;
; -5.007 ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.964     ; 2.804      ;
; -4.984 ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.328     ; 2.380      ;
; -4.979 ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.341     ; 2.362      ;
; -4.974 ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.937     ; 2.798      ;
; -4.924 ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.328     ; 2.320      ;
; -4.921 ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.917     ; 2.765      ;
; -4.919 ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.917     ; 2.763      ;
; -4.885 ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.917     ; 2.729      ;
; -4.859 ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.964     ; 2.656      ;
; -4.840 ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.945     ; 2.656      ;
; -4.833 ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.917     ; 2.677      ;
; -4.825 ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.350     ; 2.199      ;
; -4.803 ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.774     ; 1.753      ;
; -4.791 ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.313     ; 2.202      ;
; -4.787 ; AD9253Driver:AD9253Driver_inst|Data_CH3[0]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.843     ; 2.705      ;
; -4.777 ; AD9253Driver:AD9253Driver_inst|Data_CH3[2]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.200     ; 2.301      ;
; -4.757 ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.279     ; 2.202      ;
; -4.754 ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -3.095     ; 2.420      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.369 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.515      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -1.235 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 4.381      ;
; -0.968 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.916      ;
; -0.967 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.915      ;
; -0.966 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.914      ;
; -0.906 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.854      ;
; -0.906 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.854      ;
; -0.906 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.854      ;
; -0.906 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.854      ;
; -0.906 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.854      ;
; -0.906 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.854      ;
; -0.906 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.854      ;
; -0.906 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.854      ;
; -0.906 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.854      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.890 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 4.031      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.852 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.994      ;
; -0.834 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.782      ;
; -0.833 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.781      ;
; -0.832 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.179     ; 3.780      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.817 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.092      ; 3.958      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.797 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.093      ; 3.939      ;
; -0.791 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.097      ; 3.937      ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DCO_CLK'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.623 ; Data_D_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH3[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.122      ; 3.928      ;
; -0.610 ; Data_A_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH0[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.575      ; 3.368      ;
; -0.583 ; Data_B_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH1[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.575      ; 3.341      ;
; -0.541 ; Data_C_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH2[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.753      ; 3.477      ;
; -0.514 ; Data_C_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH2[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.859      ; 3.556      ;
; -0.502 ; FCO                                                                                                                                                        ; AD9253Driver:AD9253Driver_inst|FCO_REG1                                                                                                                   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.539      ; 3.224      ;
; -0.464 ; Data_A_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH0[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.303      ; 3.950      ;
; -0.363 ; Data_B_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 2.930      ; 3.476      ;
; -0.351 ; Data_D_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH3[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.224      ; 3.758      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a31                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a30                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a29                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a28                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a27                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a26                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a25                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a24                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a23                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a22                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a21                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a20                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a19                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a18                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a17                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a16                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a15                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a14                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a13                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a12                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a11                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a10                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a9                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a8                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a7                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a6                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a5                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a4                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a3                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a2                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a1                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.179 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.091     ; 3.157      ;
; -0.063 ; Data_C_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.040      ; 3.286      ;
; -0.063 ; Data_C_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.040      ; 3.286      ;
; -0.049 ; Data_A_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.820      ; 4.052      ;
; 0.027  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[0]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.296      ; 1.890      ;
; 0.063  ; Data_B_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.166      ; 3.286      ;
; 0.078  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; -0.386     ; 1.157      ;
; 0.082  ; Data_B_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.184      ; 3.285      ;
; 0.086  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[0]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; -0.386     ; 1.149      ;
; 0.104  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[3]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; -0.386     ; 1.131      ;
; 0.171  ; Data_D_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.427      ; 3.439      ;
; 0.195  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[0]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.427      ; 1.853      ;
; 0.232  ; Data_D_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.149      ; 3.100      ;
; 0.269  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; -0.139     ; 1.213      ;
; 0.271  ; Data_A_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 3.583      ; 3.495      ;
; 0.299  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[2]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; -0.139     ; 1.183      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.316  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.642      ;
; 0.371  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a2                    ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.496     ; 2.280      ;
; 0.381  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.283      ; 1.523      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.400  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.189     ; 2.558      ;
; 0.432  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0                                                                                                              ; DCO_CLK      ; DCO_CLK     ; 3.125        ; 0.292      ; 3.007      ;
; 0.506  ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[4]                                                                                                            ; AD9253Driver:AD9253Driver_inst|Data_CH0[0]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.081     ; 2.560      ;
; 0.516  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0                                                                                                              ; DCO_CLK      ; DCO_CLK     ; 3.125        ; 0.292      ; 2.923      ;
; 0.578  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.436      ; 1.479      ;
; 0.590  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.436      ; 1.467      ;
; 0.592  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[2]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.436      ; 1.465      ;
; 0.596  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[13]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.267     ; 2.284      ;
; 0.596  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[12]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.267     ; 2.284      ;
; 0.596  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.267     ; 2.284      ;
; 0.596  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[10]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.267     ; 2.284      ;
; 0.596  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[6]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.267     ; 2.284      ;
; 0.596  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[4]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.267     ; 2.284      ;
; 0.596  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[2]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.267     ; 2.284      ;
; 0.596  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[1]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.267     ; 2.284      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 6.703      ;
; 43.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.049     ; 6.444      ;
; 43.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 6.388      ;
; 43.687 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 6.254      ;
; 43.702 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 6.246      ;
; 43.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.102     ; 5.909      ;
; 44.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 5.929      ;
; 44.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 5.838      ;
; 44.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 5.820      ;
; 44.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.103     ; 5.613      ;
; 44.477 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 5.465      ;
; 44.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 5.453      ;
; 44.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 5.426      ;
; 44.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 5.394      ;
; 44.711 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 5.231      ;
; 44.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 5.135      ;
; 45.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 4.698      ;
; 45.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 4.598      ;
; 45.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 4.448      ;
; 45.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 4.270      ;
; 46.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 3.329      ;
; 46.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 3.095      ;
; 46.901 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 3.041      ;
; 47.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 2.913      ;
; 47.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 2.908      ;
; 47.243 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 2.699      ;
; 47.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 2.444      ;
; 49.137 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 0.808      ;
; 92.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.549      ;
; 92.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.244      ;
; 92.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.249      ;
; 92.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.214      ;
; 92.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.205      ;
; 92.836 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.104      ;
; 92.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.110      ;
; 92.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.985      ;
; 92.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.980      ;
; 92.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.983      ;
; 92.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.979      ;
; 92.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.956      ;
; 92.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.969      ;
; 92.986 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.947      ;
; 92.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.954      ;
; 92.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.940      ;
; 93.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.909      ;
; 93.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.870      ;
; 93.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.854      ;
; 93.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.856      ;
; 93.088 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.863      ;
; 93.103 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.834      ;
; 93.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.832      ;
; 93.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.833      ;
; 93.107 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.832      ;
; 93.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.788      ;
; 93.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.769      ;
; 93.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.738      ;
; 93.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.729      ;
; 93.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.722      ;
; 93.229 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.722      ;
; 93.230 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.722      ;
; 93.230 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.721      ;
; 93.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.705      ;
; 93.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.705      ;
; 93.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.702      ;
; 93.248 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.701      ;
; 93.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.686      ;
; 93.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.690      ;
; 93.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.689      ;
; 93.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.676      ;
; 93.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.668      ;
; 93.287 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.650      ;
; 93.294 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.645      ;
; 93.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.648      ;
; 93.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.644      ;
; 93.304 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.632      ;
; 93.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.628      ;
; 93.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.627      ;
; 93.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.627      ;
; 93.307 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.626      ;
; 93.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.625      ;
; 93.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.625      ;
; 93.309 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.624      ;
; 93.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.623      ;
; 93.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.624      ;
; 93.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.622      ;
; 93.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.623      ;
; 93.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.621      ;
; 93.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.621      ;
; 93.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.620      ;
; 93.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.620      ;
; 93.314 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.619      ;
; 93.314 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.621      ;
; 93.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.620      ;
; 93.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.621      ;
; 93.316 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.619      ;
; 93.317 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 6.631      ;
; 93.318 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.617      ;
; 93.318 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.621      ;
; 93.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.616      ;
; 93.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.616      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DCO_CLK'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.006 ; Data_A_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.731      ; 3.141      ;
; 0.053 ; Data_B_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.296      ; 2.753      ;
; 0.054 ; Data_B_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.315      ; 2.773      ;
; 0.156 ; Data_D_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.568      ; 3.128      ;
; 0.207 ; Data_D_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.279      ; 2.890      ;
; 0.211 ; Data_A_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.978      ; 3.593      ;
; 0.286 ; Data_C_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.165      ; 2.855      ;
; 0.354 ; Data_C_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.165      ; 2.923      ;
; 0.354 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH0[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 1.154      ; 1.738      ;
; 0.411 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH1[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 1.154      ; 1.795      ;
; 0.432 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.042      ; 0.669      ;
; 0.447 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.042      ; 0.684      ;
; 0.486 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.051      ; 0.732      ;
; 0.487 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.050      ; 0.732      ;
; 0.487 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[0]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.050      ; 0.732      ;
; 0.488 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.050      ; 0.733      ;
; 0.488 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH0[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[0]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.050      ; 0.733      ;
; 0.488 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.732      ;
; 0.488 ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[0]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.732      ;
; 0.489 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH2[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.870      ; 1.589      ;
; 0.491 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.735      ;
; 0.498 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.048      ; 0.741      ;
; 0.509 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.051      ; 0.755      ;
; 0.510 ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[10]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.050      ; 0.755      ;
; 0.510 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.754      ;
; 0.510 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.754      ;
; 0.511 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.048      ; 0.754      ;
; 0.511 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.048      ; 0.754      ;
; 0.511 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.755      ;
; 0.512 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.048      ; 0.755      ;
; 0.512 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.048      ; 0.755      ;
; 0.512 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[10]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.047      ; 0.754      ;
; 0.512 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.756      ;
; 0.514 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.048      ; 0.757      ;
; 0.579 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH2[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH2[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.417      ; 1.191      ;
; 0.585 ; Data_B_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.049      ; 3.038      ;
; 0.592 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.362      ; 1.149      ;
; 0.622 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.050      ; 0.867      ;
; 0.623 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH3[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[0]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.867      ;
; 0.624 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.868      ;
; 0.631 ; Data_C_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH2[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.864      ; 2.899      ;
; 0.637 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[10]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.359      ; 1.191      ;
; 0.644 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.050      ; 0.889      ;
; 0.644 ; Data_A_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH0[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.437      ; 3.485      ;
; 0.645 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.889      ;
; 0.646 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.050      ; 0.891      ;
; 0.647 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.048      ; 0.890      ;
; 0.647 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.048      ; 0.890      ;
; 0.648 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.048      ; 0.891      ;
; 0.648 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.047      ; 0.890      ;
; 0.648 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.049      ; 0.892      ;
; 0.649 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.048      ; 0.892      ;
; 0.658 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|dffe3a[1]                                                   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.047      ; 0.900      ;
; 0.665 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|dffe3a[0]                                                   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.047      ; 0.907      ;
; 0.665 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.029      ; 0.889      ;
; 0.680 ; Data_D_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH3[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.355      ; 3.439      ;
; 0.696 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.047      ; 0.938      ;
; 0.707 ; Data_B_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH1[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.680      ; 2.791      ;
; 0.727 ; Data_C_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH2[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.975      ; 3.106      ;
; 0.738 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3[12]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.200     ; 0.733      ;
; 0.739 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[10]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.147      ; 1.081      ;
; 0.754 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.428      ; 1.377      ;
; 0.762 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|dffe3a[0]                                 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.113      ; 1.105      ;
; 0.773 ; FCO                                                                                                                                      ; AD9253Driver:AD9253Driver_inst|FCO_REG1                                                                                                                    ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.642      ; 2.819      ;
; 0.783 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_address_reg0 ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.111      ; 1.124      ;
; 0.784 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.047      ; 1.026      ;
; 0.785 ; Data_A_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH0[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 2.680      ; 2.869      ;
; 0.790 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a3  ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.035     ; 0.950      ;
; 0.795 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.110     ; 0.880      ;
; 0.798 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.110     ; 0.883      ;
; 0.812 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.414      ; 1.421      ;
; 0.829 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2[0]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.988      ; 2.012      ;
; 0.833 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.294     ; 0.734      ;
; 0.837 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.294     ; 0.738      ;
; 0.838 ; Data_D_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH3[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 3.249      ; 3.491      ;
; 0.865 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.532      ; 1.592      ;
; 0.865 ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.050      ; 1.110      ;
; 0.897 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_address_reg0 ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.111      ; 1.238      ;
; 0.914 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.376     ; 0.733      ;
; 0.918 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a27 ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.022      ; 1.135      ;
; 0.940 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3[10]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.246     ; 0.889      ;
; 0.949 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH0[12]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.246     ; 0.898      ;
; 0.950 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH3[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.505      ; 1.685      ;
; 0.952 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.857      ; 2.004      ;
; 0.956 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.110     ; 1.041      ;
; 0.970 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.684      ; 1.849      ;
; 0.983 ; AD9253Driver:AD9253Driver_inst|FCO_REG1                                                                                                  ; AD9253Driver:AD9253Driver_inst|FCO_REG2                                                                                                                    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.015     ; 1.163      ;
; 0.991 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0  ; AD9253Driver:AD9253Driver_inst|Data_CH0[1]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.242      ; 1.428      ;
; 1.006 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH0[8]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.124      ; 1.325      ;
; 1.031 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.175      ; 1.401      ;
; 1.040 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|dffe3a[1]                                 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.113      ; 1.383      ;
; 1.040 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.240      ; 1.475      ;
; 1.045 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.857      ; 2.097      ;
; 1.049 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.052     ; 1.192      ;
; 1.055 ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.144     ; 1.106      ;
; 1.058 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a9  ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.242      ; 1.495      ;
; 1.060 ; AD9253Driver:AD9253Driver_inst|FCO_REG2                                                                                                  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.904      ; 2.159      ;
; 1.074 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.083      ; 1.352      ;
; 1.082 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.857      ; 2.134      ;
; 1.092 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.390      ; 1.677      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.347 ; MR_DATA_CH0[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.754      ;
; 0.347 ; MR_DATA_CH2[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.745      ;
; 0.348 ; MR_DATA_CH1[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.754      ;
; 0.349 ; MR_DATA_CH2[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[110]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.747      ;
; 0.349 ; MR_DATA_CH3[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[118]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.755      ;
; 0.350 ; MR_DATA_CH1[8]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.747      ;
; 0.350 ; MR_DATA_CH1[8]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[101]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.747      ;
; 0.350 ; MR_DATA_CH3[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.756      ;
; 0.355 ; MR_DATA_CH2[7]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[114]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.761      ;
; 0.356 ; AD5624:AD5624_inst|sclk~reg0                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.754      ;
; 0.356 ; MR_DATA_CH0[4]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.763      ;
; 0.356 ; MR_DATA_CH2[7]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[114]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.762      ;
; 0.356 ; MR_DATA_CH3[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.754      ;
; 0.357 ; MR_DATA_CH1[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.763      ;
; 0.357 ; MR_DATA_CH1[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.763      ;
; 0.357 ; MR_DATA_CH1[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.754      ;
; 0.357 ; MR_DATA_CH2[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[108]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.762      ;
; 0.357 ; MR_DATA_CH3[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[119]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.763      ;
; 0.357 ; MR_DATA_CH3[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[124]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.755      ;
; 0.358 ; MR_DATA_CH2[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.763      ;
; 0.358 ; MR_DATA_CH3[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.764      ;
; 0.358 ; MR_DATA_CH3[6]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[127]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.764      ;
; 0.359 ; MR_DATA_CH1[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.756      ;
; 0.362 ; MR_DATA_CH2[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.759      ;
; 0.363 ; MR_DATA_CH0[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.761      ;
; 0.363 ; MR_DATA_CH3[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[121]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.760      ;
; 0.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.046      ;
; 0.364 ; MR_DATA_CH0[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.762      ;
; 0.365 ; MR_DATA_CH0[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.762      ;
; 0.365 ; MR_DATA_CH0[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.762      ;
; 0.365 ; MR_DATA_CH3[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[121]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.762      ;
; 0.365 ; MR_DATA_CH3[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[122]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.762      ;
; 0.366 ; MR_DATA_CH0[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.763      ;
; 0.366 ; MR_DATA_CH0[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.763      ;
; 0.366 ; MR_DATA_CH1[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[98]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.763      ;
; 0.367 ; MR_DATA_CH2[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.764      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.022      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.030      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.382 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.059      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.047      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.047      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.040      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.042      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.048      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.043      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.043      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.049      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.047      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.053      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.054      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.054      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.051      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.058      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.058      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.060      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.062      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.058      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.065      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.059      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.060      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.061      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.064      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.069      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.066      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.068      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.071      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.077      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.079      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.079      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.079      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.082      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.084      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.085      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.399 ; AD5624:AD5624_inst|REG_COUNT[0]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[0]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; AD5624:AD5624_inst|sclk~reg0                                                                                                                    ; AD5624:AD5624_inst|sclk~reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.400 ; AD5624:AD5624_inst|REG_COUNT[2]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[2]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; AD5624:AD5624_inst|REG_COUNT[1]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[1]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.440 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.710      ;
; 0.440 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.710      ;
; 0.442 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.711      ;
; 0.446 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.732      ;
; 0.456 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.725      ;
; 0.463 ; AD5624:AD5624_inst|data_buf[6]                                                                                                                  ; AD5624:AD5624_inst|data_buf[7]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.733      ;
; 0.464 ; AD5624:AD5624_inst|data_buf[7]                                                                                                                  ; AD5624:AD5624_inst|data_buf[8]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; AD5624:AD5624_inst|data_buf[5]                                                                                                                  ; AD5624:AD5624_inst|data_buf[6]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.733      ;
; 0.465 ; AD5624:AD5624_inst|data_buf[21]                                                                                                                 ; AD5624:AD5624_inst|data_buf[22]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.734      ;
; 0.466 ; AD5624:AD5624_inst|data_buf[18]                                                                                                                 ; AD5624:AD5624_inst|data_buf[19]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.735      ;
; 0.470 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.048      ;
; 0.471 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.049      ;
; 0.473 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.743      ;
; 0.477 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.747      ;
; 0.478 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.748      ;
; 0.479 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.748      ;
; 0.479 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.748      ;
; 0.482 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.751      ;
; 0.488 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.067      ;
; 0.490 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.760      ;
; 0.491 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.761      ;
; 0.498 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.349      ; 1.077      ;
; 0.501 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.085      ;
; 0.503 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.772      ;
; 0.512 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.782      ;
; 0.514 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.783      ;
; 0.520 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.790      ;
; 0.522 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.792      ;
; 0.523 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.792      ;
; 0.531 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.109      ;
; 0.564 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.148      ;
; 0.566 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.144      ;
; 0.577 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.847      ;
; 0.580 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.849      ;
; 0.582 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.868      ;
; 0.594 ; AD5624:AD5624_inst|sclkcount[0]                                                                                                                 ; AD5624:AD5624_inst|data_buf[0]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.864      ;
; 0.597 ; AD5624:AD5624_inst|data_buf[9]                                                                                                                  ; AD5624:AD5624_inst|data_buf[10]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.867      ;
; 0.600 ; AD5624:AD5624_inst|data_buf[17]                                                                                                                 ; AD5624:AD5624_inst|data_buf[18]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.869      ;
; 0.600 ; AD5624:AD5624_inst|data_buf[10]                                                                                                                 ; AD5624:AD5624_inst|data_buf[11]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.869      ;
; 0.611 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.881      ;
; 0.614 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.884      ;
; 0.616 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.886      ;
; 0.617 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.886      ;
; 0.617 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.887      ;
; 0.620 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.889      ;
; 0.620 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.890      ;
; 0.622 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.892      ;
; 0.626 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.895      ;
; 0.626 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.895      ;
; 0.628 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.914      ;
; 0.629 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.899      ;
; 0.631 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.917      ;
; 0.635 ; AD5624:AD5624_inst|data_buf[0]                                                                                                                  ; AD5624:AD5624_inst|data_buf[1]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.904      ;
; 0.643 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.914      ;
; 0.645 ; AD5624:AD5624_inst|data_buf[11]                                                                                                                 ; AD5624:AD5624_inst|data_buf[12]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.914      ;
; 0.645 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.915      ;
; 0.646 ; AD5624:AD5624_inst|data_buf[4]                                                                                                                  ; AD5624:AD5624_inst|data_buf[5]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.915      ;
; 0.646 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.915      ;
; 0.647 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.916      ;
; 0.654 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.923      ;
; 0.657 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.926      ;
; 0.662 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.931      ;
; 0.662 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.931      ;
; 0.668 ; AD5624:AD5624_inst|REG_COUNT[0]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[1]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.937      ;
; 0.674 ; AD5624:AD5624_inst|REG_COUNT[0]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[2]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.943      ;
; 0.682 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.952      ;
; 0.686 ; AD5624:AD5624_inst|sclkcount[1]                                                                                                                 ; AD5624:AD5624_inst|sclkcount[1]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.956      ;
; 0.688 ; AD5624:AD5624_inst|sclkcount[2]                                                                                                                 ; AD5624:AD5624_inst|sclkcount[2]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.958      ;
; 0.690 ; AD5624:AD5624_inst|sclkcount[3]                                                                                                                 ; AD5624:AD5624_inst|sclkcount[3]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.960      ;
; 0.693 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.963      ;
; 0.694 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.964      ;
; 0.694 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.963      ;
; 0.696 ; AD5624:AD5624_inst|sclkcount[7]                                                                                                                 ; AD5624:AD5624_inst|sclkcount[7]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.966      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.710      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.717      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.717      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.719      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.718      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.731      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.731      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.731      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.731      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.731      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.731      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.731      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.733      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.733      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.733      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.733      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.733      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.733      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.733      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.733      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.733      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.734      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.734      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.734      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.734      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.734      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.734      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.735      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.735      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.735      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.735      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.171 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 1.774      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.679      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.679      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.679      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.679      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.679      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[370] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[364] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.669      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.673      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.673      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.673      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.672      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.672      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.672      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.672      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.672      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.672      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.672      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.675      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.675      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.675      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.675      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.675      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.675      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.675      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.675      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.675      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.675      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.675      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.675      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.674      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.674      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.674      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.677      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.673      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.673      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.673      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.671      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.671      ;
; 96.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.674      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.658      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.669      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[388] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[373] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[372] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[371] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
; 96.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.668      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.517      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.971      ;
; 1.715 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.986      ;
; 1.715 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.986      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.000      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][9]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.000      ;
; 1.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.024      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][8]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.194      ;
; 1.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.202      ;
; 1.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.202      ;
; 1.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.202      ;
; 1.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.202      ;
; 1.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.202      ;
; 1.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.202      ;
; 1.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.202      ;
; 1.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.202      ;
; 1.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.202      ;
; 1.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.202      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.389      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 3.388      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 3.388      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 3.388      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 3.388      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.136      ; 3.388      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.383      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.383      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.383      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.382      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.382      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.382      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.382      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.382      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.382      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.382      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 3.385      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 3.385      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 3.385      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 3.385      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 3.385      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 3.385      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 3.385      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 3.385      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 3.385      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 3.385      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 3.385      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 3.385      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.384      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.384      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.384      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 3.380      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 3.380      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 3.380      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 3.380      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 3.380      ;
; 3.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 3.380      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'DCO_CLK'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_address_reg0 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a1                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a10                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a11                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a12                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a13                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a14                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a15                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a16                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a17                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a18                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a19                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a2                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a20                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a21                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a22                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a23                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a24                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a25                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a26                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a27                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a28                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a29                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a3                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a30                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a31                   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a4                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a5                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a6                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a7                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a8                    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a9                    ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[0]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[10]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[12]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[13]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[1]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[2]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[6]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[7]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[8]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[4]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[10]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[12]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[4]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[12]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[4]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[10]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[12]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[4]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[0]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[11]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[13]~reg0                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[2]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[4]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[7]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[12]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[10]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[12]                                                                                                           ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[2]                                                                                                            ;
+--------+--------------+----------------+------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg                                                                                      ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg                                                                                      ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg                                                                                      ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg                                                                                      ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_address_reg0 ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_we_reg       ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_address_reg0  ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_we_reg        ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_address_reg0  ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0   ;
; -1.076 ; 3.125        ; 4.201          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_we_reg        ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                                                                                                      ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]                                                                                             ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]                                                                                             ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[3]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[3]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                                                                                                      ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]                                                                                             ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]                                                                                             ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4]                                                                              ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                                                                                                       ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[3]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[2]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[3]                                                                                                            ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                                                                                               ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                   ;
; 0.268  ; 3.125        ; 2.857          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                   ;
+--------+--------------+----------------+------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.874 ; 6.090        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; 5.874 ; 6.090        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; 5.874 ; 6.090        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; 5.874 ; 6.090        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; 5.874 ; 6.090        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; 5.874 ; 6.090        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;
; 5.874 ; 6.090        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;
; 5.874 ; 6.090        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;
; 5.874 ; 6.090        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;
; 5.874 ; 6.090        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;
; 5.875 ; 6.091        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; 5.878 ; 6.094        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; 5.909 ; 6.125        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[13]                                                                                                                                 ;
; 5.909 ; 6.125        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[1]                                                                                                                                  ;
; 5.910 ; 6.126        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[9]                                                                                                                                  ;
; 5.910 ; 6.126        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[0]                                                                                                                                  ;
; 5.910 ; 6.126        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[3]                                                                                                                                  ;
; 5.910 ; 6.126        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[5]                                                                                                                                  ;
; 5.911 ; 6.127        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[10]                                                                                                                                 ;
; 5.911 ; 6.127        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[12]                                                                                                                                 ;
; 5.911 ; 6.127        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[13]                                                                                                                                 ;
; 5.911 ; 6.127        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[1]                                                                                                                                  ;
; 5.911 ; 6.127        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[2]                                                                                                                                  ;
; 5.911 ; 6.127        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[4]                                                                                                                                  ;
; 5.911 ; 6.127        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[5]                                                                                                                                  ;
; 5.911 ; 6.127        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[2]                                                                                                                                  ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[11]                                                                                                                                 ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[11]                                                                                                                                 ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[8]                                                                                                                                  ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[9]                                                                                                                                  ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[10]                                                                                                                                 ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[11]                                                                                                                                 ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[12]                                                                                                                                 ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[13]                                                                                                                                 ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[0]                                                                                                                                  ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[10]                                                                                                                                 ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[4]                                                                                                                                  ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[6]                                                                                                                                  ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[7]                                                                                                                                  ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[8]                                                                                                                                  ;
; 5.912 ; 6.128        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[9]                                                                                                                                  ;
; 5.913 ; 6.129        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; 5.913 ; 6.129        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; 5.913 ; 6.129        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; 5.913 ; 6.129        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;
; 5.913 ; 6.129        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;
; 5.913 ; 6.129        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;
; 5.913 ; 6.129        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;
; 5.913 ; 6.129        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;
; 5.913 ; 6.129        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[6]                                                                                                                                  ;
; 5.913 ; 6.129        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[8]                                                                                                                                  ;
; 5.913 ; 6.129        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[0]                                                                                                                                  ;
; 5.913 ; 6.129        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[7]                                                                                                                                  ;
; 5.913 ; 6.129        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[11]                                                                                                                                 ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; 5.914 ; 6.130        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[12]                                                                                                                                 ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[13]                                                                                                                                 ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[1]                                                                                                                                  ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[2]                                                                                                                                  ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[4]                                                                                                                                  ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[5]                                                                                                                                  ;
; 5.915 ; 6.131        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[12]                                                                                                                                 ;
; 5.916 ; 6.132        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[10]                                                                                                                                 ;
; 5.916 ; 6.132        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[3]                                                                                                                                  ;
; 5.916 ; 6.132        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[6]                                                                                                                                  ;
; 5.916 ; 6.132        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[7]                                                                                                                                  ;
; 5.917 ; 6.133        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[0]                                                                                                                 ;
; 5.917 ; 6.133        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[1]                                                                                                                 ;
; 5.917 ; 6.133        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|REG_COUNT[2]                                                                                                                 ;
; 5.917 ; 6.133        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|cs~reg0                                                                                                                      ;
; 5.917 ; 6.133        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[0]                                                                                                                  ;
; 5.917 ; 6.133        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[10]                                                                                                                 ;
; 5.917 ; 6.133        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[11]                                                                                                                 ;
; 5.917 ; 6.133        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[12]                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Ex_Clock'                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+
; 9.951  ; 9.951        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; SysClk~input|o                                                   ;
; 9.953  ; 9.953        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.980  ; 9.980        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.980  ; 9.980        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.980  ; 9.980        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; SysClk~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; SysClk~input|i                                                   ;
; 10.017 ; 10.017       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.017 ; 10.017       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.017 ; 10.017       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.047 ; 10.047       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.049 ; 10.049       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; SysClk~input|o                                                   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Ex_Clock ; Rise       ; SysClk                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.705 ; 49.935       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.705 ; 49.935       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~portb_address_reg0                                                        ;
; 49.705 ; 49.935       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.706 ; 49.936       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                               ;
; 49.757 ; 49.973       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398] ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[0]            ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[1]            ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[2]            ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[3]            ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[4]            ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[5]            ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[6]            ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_faj:auto_generated|counter_reg_bit[7]            ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                              ;
; 49.758 ; 49.974       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; 0.210  ; -0.094 ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -0.110 ; -0.324 ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.098  ; -0.214 ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.079  ; -0.211 ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.224  ; -0.008 ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.224  ; 0.022  ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; -0.071 ; -0.149 ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; -0.010 ; -0.079 ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; 0.771  ; 0.397  ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 0.625  ; 0.314  ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.744  ; 0.417  ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.524  ; 0.190  ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.675  ; 0.364  ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.702  ; 0.354  ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.512  ; 0.451  ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 0.784  ; 0.502  ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.663  ; 0.379  ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; 1.658  ; 1.568  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; 1.627  ; 1.607  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; 5.389  ; 5.519  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.581  ; 2.602  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 4.765  ; 4.593  ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; 0.282  ; 0.580  ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 0.566  ; 0.785  ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.412  ; 0.738  ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.434  ; 0.737  ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.204  ; 0.437  ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.283  ; 0.505  ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.494  ; 0.584  ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 0.536  ; 0.635  ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; -0.362 ; 0.006  ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -0.164 ; 0.147  ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; -0.257 ; 0.084  ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; -0.114 ; 0.206  ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; -0.245 ; 0.064  ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; -0.204 ; 0.160  ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.022  ; 0.111  ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; -0.329 ; -0.047 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; -0.260 ; 0.018  ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; -0.772 ; -0.619 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; -0.728 ; -0.575 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; -3.734 ; -3.803 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.623  ; 0.615  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; -0.189 ; -0.228 ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; CLK_Drive           ; Ex_Clock            ; 1.118  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 1.108  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; TEST                ; Ex_Clock            ; 9.768  ; 8.989  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 7.191  ; 6.698  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 6.083  ; 5.731  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 6.298  ; 5.866  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;        ; 1.147  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;        ; 1.137  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.675 ; 12.756 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; CLK_Drive           ; Ex_Clock            ; 0.511  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 0.501  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; TEST                ; Ex_Clock            ; 6.408  ; 6.052  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 6.331  ; 5.853  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 5.275  ; 4.933  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 5.480  ; 5.062  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;        ; 0.540  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;        ; 0.530  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.758 ; 10.848 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                            ; Synchronization Node                                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 0.887          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;                ;              ;                  ; 2.263        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;                ;              ;                  ; -1.376       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 0.889          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;                ;              ;                  ; 2.092        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;                ;              ;                  ; -1.203       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 0.940          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;                ;              ;                  ; 2.264        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;                ;              ;                  ; -1.324       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 0.998          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;                ;              ;                  ; 2.079        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;                ;              ;                  ; -1.081       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.504          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;                ;              ;                  ; 2.263        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;                ;              ;                  ; -0.759       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.616          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;                ;              ;                  ; 2.086        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;                ;              ;                  ; -0.470       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.849          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;                ;              ;                  ; 2.262        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;                ;              ;                  ; -0.413       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.895          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;                ;              ;                  ; 1.467        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;                ;              ;                  ; 0.428        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.918          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;                ;              ;                  ; 1.902        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;                ;              ;                  ; 0.016        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.925          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;                ;              ;                  ; 2.090        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;                ;              ;                  ; -0.165       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 1.951          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;                ;              ;                  ; 1.207        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;                ;              ;                  ; 0.744        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 2.021          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;                ;              ;                  ; 1.879        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;                ;              ;                  ; 0.142        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 2.075          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;                ;              ;                  ; 2.263        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;                ;              ;                  ; -0.188       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 2.080          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;                ;              ;                  ; 2.262        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;                ;              ;                  ; -0.182       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 2.085          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;                ;              ;                  ; 2.261        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;                ;              ;                  ; -0.176       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 2.223          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;                ;              ;                  ; 1.896        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;                ;              ;                  ; 0.327        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 2.264          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;                ;              ;                  ; 2.056        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;                ;              ;                  ; 0.208        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 2.402          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;                ;              ;                  ; 2.261        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;                ;              ;                  ; 0.141        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 2.408          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;                ;              ;                  ; 2.263        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;                ;              ;                  ; 0.145        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 2.469          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;                ;              ;                  ; 2.262        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;                ;              ;                  ; 0.207        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.163         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 10.474       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;                ;              ;                  ; 9.689        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.322         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 10.439       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;                ;              ;                  ; 9.883        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.398         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 11.252       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;                ;              ;                  ; 9.146        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.417         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 10.940       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;                ;              ;                  ; 9.477        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.436         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 11.412       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;                ;              ;                  ; 9.024        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.439         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 11.416       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;                ;              ;                  ; 9.023        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.535         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 11.450       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;                ;              ;                  ; 9.085        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.586         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 11.623       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;                ;              ;                  ; 8.963        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.746         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 11.268       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;                ;              ;                  ; 9.478        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.771         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 11.430       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;                ;              ;                  ; 9.341        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.804         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 11.237       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;                ;              ;                  ; 9.567        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.837         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 11.269       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;                ;              ;                  ; 9.568        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.873         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 11.264       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;                ;              ;                  ; 9.609        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.882         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 11.467       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;                ;              ;                  ; 9.415        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.933         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 11.263       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;                ;              ;                  ; 9.670        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 20.938         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 11.431       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;                ;              ;                  ; 9.507        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 21.030         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 11.430       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;                ;              ;                  ; 9.600        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 21.054         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 11.637       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;                ;              ;                  ; 9.417        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 21.068         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 11.245       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;                ;              ;                  ; 9.823        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 21.434         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40             ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 11.430       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;                ;              ;                  ; 10.004       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.399 ; -463.370      ;
; DCO_CLK                                                ; -0.183 ; -0.754        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.978  ; 0.000         ;
; altera_reserved_tck                                    ; 47.259 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; DCO_CLK                                                ; 0.065 ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.115 ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.185 ; 0.000         ;
; altera_reserved_tck                                    ; 0.186 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.465 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.572 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; DCO_CLK                                                ; 0.842  ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.125  ; 0.000         ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.000  ; 0.000         ;
; Ex_Clock                                               ; 9.625  ; 0.000         ;
; altera_reserved_tck                                    ; 49.410 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -3.399 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.171     ; 1.959      ;
; -3.399 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0 ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.171     ; 1.959      ;
; -3.397 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.168     ; 1.960      ;
; -3.282 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.638      ;
; -3.280 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.636      ;
; -3.279 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.347     ; 1.641      ;
; -3.279 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.347     ; 1.641      ;
; -3.279 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.347     ; 1.641      ;
; -3.279 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.347     ; 1.641      ;
; -3.273 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.350     ; 1.632      ;
; -3.272 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.173     ; 1.830      ;
; -3.272 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0 ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.173     ; 1.830      ;
; -3.271 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.350     ; 1.630      ;
; -3.270 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.170     ; 1.831      ;
; -3.268 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.350     ; 1.627      ;
; -3.265 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.621      ;
; -3.261 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.176     ; 1.816      ;
; -3.261 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0 ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.176     ; 1.816      ;
; -3.259 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.173     ; 1.817      ;
; -3.207 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.179     ; 1.759      ;
; -3.207 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0 ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.179     ; 1.759      ;
; -3.205 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.176     ; 1.760      ;
; -3.183 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.539      ;
; -3.177 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.350     ; 1.536      ;
; -3.165 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.158     ; 1.716      ;
; -3.165 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.158     ; 1.716      ;
; -3.158 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.349     ; 1.518      ;
; -3.158 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.349     ; 1.518      ;
; -3.158 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.349     ; 1.518      ;
; -3.158 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.349     ; 1.518      ;
; -3.158 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.349     ; 1.518      ;
; -3.158 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.349     ; 1.518      ;
; -3.158 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.349     ; 1.518      ;
; -3.158 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.349     ; 1.518      ;
; -3.158 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.349     ; 1.518      ;
; -3.134 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.354     ; 1.489      ;
; -3.134 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.354     ; 1.489      ;
; -3.134 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.354     ; 1.489      ;
; -3.134 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.354     ; 1.489      ;
; -3.134 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.354     ; 1.489      ;
; -3.134 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.354     ; 1.489      ;
; -3.134 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.354     ; 1.489      ;
; -3.134 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.354     ; 1.489      ;
; -3.134 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.354     ; 1.489      ;
; -3.125 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.481      ;
; -3.125 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.481      ;
; -3.125 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.481      ;
; -3.125 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.481      ;
; -3.125 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.481      ;
; -3.125 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.481      ;
; -3.125 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.481      ;
; -3.125 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.481      ;
; -3.125 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.481      ;
; -3.093 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.449      ;
; -3.072 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.428      ;
; -2.991 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.158     ; 1.542      ;
; -2.969 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.361     ; 1.317      ;
; -2.969 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.361     ; 1.317      ;
; -2.969 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.361     ; 1.317      ;
; -2.919 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.275      ;
; -2.919 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.353     ; 1.275      ;
; -2.901 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                       ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.361     ; 1.249      ;
; -2.760 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                    ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.361     ; 1.108      ;
; -2.731 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.352     ; 1.088      ;
; -2.727 ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.902     ; 1.556      ;
; -2.700 ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.142     ; 1.289      ;
; -2.688 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]              ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.173     ; 1.224      ;
; -2.685 ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.919     ; 1.497      ;
; -2.672 ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.161     ; 1.220      ;
; -2.645 ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.902     ; 1.474      ;
; -2.627 ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.892     ; 1.466      ;
; -2.619 ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.346     ; 0.982      ;
; -2.618 ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.075     ; 1.252      ;
; -2.616 ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.075     ; 1.250      ;
; -2.615 ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.075     ; 1.249      ;
; -2.603 ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.101     ; 1.211      ;
; -2.574 ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.075     ; 1.208      ;
; -2.570 ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.042     ; 1.237      ;
; -2.569 ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.074     ; 1.204      ;
; -2.568 ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.859     ; 1.440      ;
; -2.553 ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.102     ; 1.160      ;
; -2.550 ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.895     ; 1.386      ;
; -2.547 ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.084     ; 1.172      ;
; -2.546 ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.067     ; 1.188      ;
; -2.540 ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.067     ; 1.182      ;
; -2.536 ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.859     ; 1.408      ;
; -2.536 ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.041     ; 1.204      ;
; -2.535 ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.859     ; 1.407      ;
; -2.518 ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                          ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.041     ; 1.186      ;
; -2.516 ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.983     ; 1.264      ;
; -2.513 ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.083     ; 1.139      ;
; -2.504 ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.902     ; 1.333      ;
; -2.503 ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.859     ; 1.375      ;
; -2.482 ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.324     ; 0.867      ;
; -2.455 ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.111     ; 1.053      ;
; -2.452 ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                         ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.084     ; 1.077      ;
; -2.451 ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.919     ; 1.263      ;
; -2.443 ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.082     ; 1.070      ;
; -2.440 ; AD9253Driver:AD9253Driver_inst|Data_CH3[0]~reg0  ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0  ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -1.824     ; 1.347      ;
; -2.413 ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                            ; DCO_CLK      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.782        ; -2.074     ; 1.048      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DCO_CLK'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.183 ; Data_D_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH3[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.748      ; 2.099      ;
; -0.074 ; Data_C_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH2[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.599      ; 1.841      ;
; -0.067 ; Data_A_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH0[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.434      ; 1.669      ;
; -0.060 ; Data_A_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.867      ; 2.095      ;
; -0.060 ; Data_D_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH3[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.810      ; 2.038      ;
; -0.059 ; Data_C_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.504      ; 1.731      ;
; -0.053 ; FCO                                                                                                                                                        ; AD9253Driver:AD9253Driver_inst|FCO_REG1                                                                                                                   ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.412      ; 1.633      ;
; -0.052 ; Data_B_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH1[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.434      ; 1.654      ;
; -0.052 ; Data_C_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH2[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.529      ; 1.749      ;
; -0.052 ; Data_A_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH0[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.864      ; 2.084      ;
; -0.036 ; Data_C_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.504      ; 1.708      ;
; -0.006 ; Data_D_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.692      ; 1.866      ;
; 0.027  ; Data_D_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.550      ; 1.691      ;
; 0.030  ; Data_A_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.752      ; 1.890      ;
; 0.098  ; Data_B_H                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.566      ; 1.636      ;
; 0.101  ; Data_B_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.577      ; 1.644      ;
; 0.110  ; Data_B_L                                                                                                                                                   ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[0]                                                                                                        ; CLK_VIR      ; DCO_CLK     ; 0.781        ; 1.650      ; 1.708      ;
; 1.012  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[0]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.365      ; 0.944      ;
; 1.083  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.051      ; 0.559      ;
; 1.086  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[0]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.051      ; 0.556      ;
; 1.093  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[3]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.051      ; 0.549      ;
; 1.126  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[0]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.429      ; 0.894      ;
; 1.188  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.171      ; 0.574      ;
; 1.191  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[2]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.171      ; 0.571      ;
; 1.216  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.376      ; 0.751      ;
; 1.321  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.421      ; 0.691      ;
; 1.329  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.421      ; 0.683      ;
; 1.330  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[2]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.421      ; 0.682      ;
; 1.354  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[3]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.421      ; 0.658      ;
; 1.395  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[0]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.381      ; 0.577      ;
; 1.395  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[3]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.360      ; 0.556      ;
; 1.420  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.386      ; 0.557      ;
; 1.420  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[2]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.386      ; 0.557      ;
; 1.437  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[2]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.231      ; 0.385      ;
; 1.438  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[2]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.231      ; 0.384      ;
; 1.438  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[2]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.231      ; 0.384      ;
; 1.438  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[2]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.231      ; 0.384      ;
; 1.438  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.231      ; 0.384      ;
; 1.439  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[1]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.231      ; 0.383      ;
; 1.440  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[2]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.231      ; 0.382      ;
; 1.447  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[3]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.231      ; 0.375      ;
; 1.448  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[3]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.231      ; 0.374      ;
; 1.448  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[3]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.231      ; 0.374      ;
; 1.448  ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[3]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.231      ; 0.374      ;
; 1.449  ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[3]                                                                                                         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0 ; DCO_CLK      ; DCO_CLK     ; 1.562        ; 0.231      ; 0.373      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a31                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a30                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a29                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a28                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a27                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a26                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a25                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a24                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a23                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a22                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a21                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a20                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a19                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a18                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a17                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a16                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a15                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a14                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a13                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a12                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a11                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a10                  ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a9                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a8                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a7                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a6                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a5                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a4                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a3                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a2                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a1                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.808  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0                   ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.044     ; 1.248      ;
; 1.813  ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a2                    ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.252     ; 1.067      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.842  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.166      ;
; 1.856  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0                                                                                                              ; DCO_CLK      ; DCO_CLK     ; 3.125        ; 0.173      ; 1.449      ;
; 1.866  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.142      ;
; 1.866  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.142      ;
; 1.866  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0                                                                                                          ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.142      ;
; 1.866  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.142      ;
; 1.866  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.142      ;
; 1.866  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.142      ;
; 1.866  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 3.125        ; -0.124     ; 1.142      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 0.978 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.148      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.092 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.046      ; 2.034      ;
; 1.156 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.860      ;
; 1.157 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.859      ;
; 1.159 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.857      ;
; 1.200 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.816      ;
; 1.200 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.816      ;
; 1.200 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.816      ;
; 1.200 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.816      ;
; 1.200 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.816      ;
; 1.200 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.816      ;
; 1.200 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.816      ;
; 1.200 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.816      ;
; 1.200 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.816      ;
; 1.270 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.746      ;
; 1.271 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.745      ;
; 1.273 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.743      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.848      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.304 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.818      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.305 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.042      ; 1.817      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]             ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.306 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]            ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; 0.047      ; 1.821      ;
; 1.313 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.125        ; -0.096     ; 1.703      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 3.054      ;
; 47.331 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 2.991      ;
; 47.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 2.911      ;
; 47.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 2.876      ;
; 47.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 2.849      ;
; 47.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 2.723      ;
; 47.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 2.705      ;
; 47.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 2.687      ;
; 47.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 2.671      ;
; 47.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.559      ;
; 47.800 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 2.513      ;
; 47.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 2.494      ;
; 47.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 2.463      ;
; 47.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 2.428      ;
; 47.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 2.378      ;
; 47.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 2.360      ;
; 48.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 2.132      ;
; 48.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 2.071      ;
; 48.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 2.038      ;
; 48.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 1.940      ;
; 48.770 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 1.543      ;
; 48.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 1.424      ;
; 48.900 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 1.413      ;
; 48.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 1.343      ;
; 48.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.331      ; 1.322      ;
; 49.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 1.241      ;
; 49.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 1.138      ;
; 49.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 0.368      ;
; 96.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.613      ;
; 96.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.454      ;
; 96.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.437      ;
; 96.525 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.427      ;
; 96.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.393      ;
; 96.580 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.370      ;
; 96.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.371      ;
; 96.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.364      ;
; 96.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.360      ;
; 96.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.359      ;
; 96.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.353      ;
; 96.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.331      ;
; 96.646 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.311      ;
; 96.667 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.301      ;
; 96.687 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.275      ;
; 96.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.251      ;
; 96.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.246      ;
; 96.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.245      ;
; 96.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.244      ;
; 96.711 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.246      ;
; 96.712 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.245      ;
; 96.715 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.243      ;
; 96.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.252      ;
; 96.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.241      ;
; 96.744 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.206      ;
; 96.744 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.217      ;
; 96.745 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.205      ;
; 96.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.204      ;
; 96.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.204      ;
; 96.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.203      ;
; 96.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.202      ;
; 96.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.202      ;
; 96.749 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.211      ;
; 96.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.200      ;
; 96.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.199      ;
; 96.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.212      ;
; 96.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.198      ;
; 96.753 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.197      ;
; 96.753 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.197      ;
; 96.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.199      ;
; 96.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.196      ;
; 96.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.198      ;
; 96.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.195      ;
; 96.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.205      ;
; 96.756 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.211      ;
; 96.758 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.195      ;
; 96.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.194      ;
; 96.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.194      ;
; 96.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.192      ;
; 96.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.202      ;
; 96.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.195      ;
; 96.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.201      ;
; 96.763 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.190      ;
; 96.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.189      ;
; 96.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.189      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.188      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.192      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.188      ;
; 96.766 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.187      ;
; 96.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.194      ;
; 96.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.184      ;
; 96.773 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.183      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.177      ;
; 96.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.173      ;
; 96.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.172      ;
; 96.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.167      ;
; 96.794 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.160      ;
; 96.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.152      ;
; 96.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.152      ;
; 96.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.162      ;
; 96.804 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.160      ;
; 96.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.159      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DCO_CLK'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.065 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH0[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.635      ; 0.804      ;
; 0.093 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH1[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.635      ; 0.832      ;
; 0.168 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH2[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.470      ; 0.742      ;
; 0.199 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.024      ; 0.307      ;
; 0.202 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH0[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[0]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[0]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[0]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.314      ;
; 0.204 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.316      ;
; 0.206 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.029      ; 0.319      ;
; 0.212 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.029      ; 0.325      ;
; 0.213 ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[10]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.325      ;
; 0.213 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.325      ;
; 0.213 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.325      ;
; 0.214 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.326      ;
; 0.214 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[10]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.027      ; 0.325      ;
; 0.215 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.327      ;
; 0.218 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.023      ; 0.325      ;
; 0.220 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.021      ; 0.325      ;
; 0.221 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.021      ; 0.326      ;
; 0.223 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.021      ; 0.328      ;
; 0.234 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH2[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH2[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.221      ; 0.539      ;
; 0.264 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.376      ;
; 0.264 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[0]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.376      ;
; 0.264 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH3[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[0]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.376      ;
; 0.267 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2[0]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.588      ; 0.939      ;
; 0.271 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.173      ; 0.528      ;
; 0.273 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[10]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.180      ; 0.537      ;
; 0.276 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.388      ;
; 0.276 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.388      ;
; 0.276 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.027      ; 0.387      ;
; 0.277 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[4]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.028      ; 0.389      ;
; 0.281 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.023      ; 0.388      ;
; 0.282 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.021      ; 0.387      ;
; 0.282 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.021      ; 0.387      ;
; 0.282 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.021      ; 0.387      ;
; 0.283 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.022      ; 0.389      ;
; 0.284 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|dffe3a[0]                                                   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.030      ; 0.398      ;
; 0.285 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.017      ; 0.386      ;
; 0.288 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|dffe3a[1]                                                   ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.030      ; 0.402      ;
; 0.290 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.030      ; 0.404      ;
; 0.326 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[10]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.076      ; 0.486      ;
; 0.337 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.030      ; 0.451      ;
; 0.340 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.188      ; 0.612      ;
; 0.340 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.507      ; 0.931      ;
; 0.344 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH3[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.192      ; 0.620      ;
; 0.348 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a3  ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.019      ; 0.451      ;
; 0.349 ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                  ; AD9253Driver:AD9253Driver_inst|FCO_REG4                                                                                                                    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.029      ; 0.462      ;
; 0.350 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|dffe3a[0]                                 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.038      ; 0.492      ;
; 0.361 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3[12]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.130     ; 0.315      ;
; 0.365 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_address_reg0 ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.037      ; 0.506      ;
; 0.376 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[2]                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.410      ; 0.870      ;
; 0.381 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.149     ; 0.316      ;
; 0.382 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.149     ; 0.317      ;
; 0.394 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.507      ; 0.985      ;
; 0.395 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.095     ; 0.384      ;
; 0.397 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.230      ; 0.711      ;
; 0.400 ; AD9253Driver:AD9253Driver_inst|FCO_REG2                                                                                                  ; AD9253Driver:AD9253Driver_inst|FCO_REG3                                                                                                                    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.534      ; 1.018      ;
; 0.400 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.095     ; 0.389      ;
; 0.417 ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.507      ; 1.008      ;
; 0.419 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a27 ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.043      ; 0.546      ;
; 0.425 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]         ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_address_reg0 ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.037      ; 0.566      ;
; 0.428 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH3[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~porta_datain_reg0  ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.259      ; 0.791      ;
; 0.448 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.219     ; 0.313      ;
; 0.448 ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH0[8]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.065      ; 0.597      ;
; 0.456 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3[10]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.155     ; 0.385      ;
; 0.459 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH0[12]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.155     ; 0.388      ;
; 0.459 ; AD9253Driver:AD9253Driver_inst|FCO_REG1                                                                                                  ; AD9253Driver:AD9253Driver_inst|FCO_REG2                                                                                                                    ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.017     ; 0.526      ;
; 0.460 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.079     ; 0.465      ;
; 0.460 ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.095     ; 0.449      ;
; 0.470 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0  ; AD9253Driver:AD9253Driver_inst|Data_CH0[1]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.146      ; 0.700      ;
; 0.478 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH2[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.051      ; 0.613      ;
; 0.482 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[2]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[3]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.021      ; 0.587      ;
; 0.483 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[1]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[2]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.190      ; 0.757      ;
; 0.484 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH2[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.086      ; 0.654      ;
; 0.489 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.035     ; 0.538      ;
; 0.492 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3[4]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.426      ; 1.002      ;
; 0.498 ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[12]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.084     ; 0.498      ;
; 0.499 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3[0]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.426      ; 1.009      ;
; 0.508 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[0]                                                                                       ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[1]                                                                                                         ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.100      ; 0.692      ;
; 0.508 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2[2]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.426      ; 1.018      ;
; 0.509 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a9  ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.146      ; 0.739      ;
; 0.509 ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH2[4]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.426      ; 1.019      ;
; 0.513 ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[4]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH3[2]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.426      ; 1.023      ;
; 0.527 ; Data_B_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH1[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.640      ; 1.460      ;
; 0.531 ; Data_B_H                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH1[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.628      ; 1.452      ;
; 0.533 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|dffe3a[1]                                 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a0~portb_address_reg0 ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.038      ; 0.675      ;
; 0.534 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[10]                                                                                         ; AD9253Driver:AD9253Driver_inst|Data_CH0[10]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.155     ; 0.463      ;
; 0.545 ; Data_A_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH0[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.822      ; 1.660      ;
; 0.555 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a11 ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[12]                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; 0.019      ; 0.658      ;
; 0.556 ; Data_B_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.717      ; 1.566      ;
; 0.561 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a6  ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0                                                                                                           ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.104     ; 0.541      ;
; 0.561 ; AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4|ram_block5a29 ; AD9253Driver:AD9253Driver_inst|Data_CH3[9]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.104     ; 0.541      ;
; 0.566 ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[2]                                                                                          ; AD9253Driver:AD9253Driver_inst|Data_CH0[2]~reg0                                                                                                            ; DCO_CLK      ; DCO_CLK     ; 0.000        ; -0.050     ; 0.600      ;
; 0.568 ; Data_D_L                                                                                                                                 ; AD9253Driver:AD9253Driver_inst|REG_DATA_L_R_CH3[0]                                                                                                         ; CLK_VIR      ; DCO_CLK     ; -0.781       ; 1.760      ; 1.621      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.115 ; MR_DATA_CH1[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.325      ;
; 0.115 ; MR_DATA_CH3[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[118]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.325      ;
; 0.116 ; MR_DATA_CH0[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.325      ;
; 0.117 ; MR_DATA_CH3[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.327      ;
; 0.118 ; MR_DATA_CH1[8]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.321      ;
; 0.118 ; MR_DATA_CH2[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.321      ;
; 0.119 ; MR_DATA_CH1[8]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[101]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.322      ;
; 0.119 ; MR_DATA_CH2[7]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[114]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.328      ;
; 0.119 ; MR_DATA_CH2[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[110]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.322      ;
; 0.119 ; MR_DATA_CH2[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[108]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.329      ;
; 0.120 ; MR_DATA_CH1[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.330      ;
; 0.120 ; MR_DATA_CH2[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.330      ;
; 0.121 ; AD5624:AD5624_inst|sclk~reg0                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.325      ;
; 0.121 ; MR_DATA_CH1[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.331      ;
; 0.121 ; MR_DATA_CH2[7]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[114]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.330      ;
; 0.121 ; MR_DATA_CH3[6]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[127]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.331      ;
; 0.122 ; MR_DATA_CH0[4]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.331      ;
; 0.122 ; MR_DATA_CH1[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.325      ;
; 0.122 ; MR_DATA_CH3[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[119]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.331      ;
; 0.122 ; MR_DATA_CH3[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.325      ;
; 0.123 ; MR_DATA_CH1[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.327      ;
; 0.123 ; MR_DATA_CH3[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.332      ;
; 0.123 ; MR_DATA_CH3[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[124]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.326      ;
; 0.124 ; MR_DATA_CH0[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.328      ;
; 0.124 ; MR_DATA_CH2[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.327      ;
; 0.124 ; MR_DATA_CH3[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[121]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.327      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.467      ;
; 0.125 ; MR_DATA_CH0[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.329      ;
; 0.125 ; MR_DATA_CH0[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.329      ;
; 0.126 ; MR_DATA_CH0[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.330      ;
; 0.126 ; MR_DATA_CH3[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[122]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.329      ;
; 0.127 ; MR_DATA_CH0[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.331      ;
; 0.127 ; MR_DATA_CH0[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.331      ;
; 0.127 ; MR_DATA_CH1[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[98]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.330      ;
; 0.127 ; MR_DATA_CH3[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[121]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.330      ;
; 0.128 ; MR_DATA_CH2[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.331      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.466      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.461      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.472      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.467      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.468      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.468      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.469      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.466      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.465      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.472      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.471      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.467      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.469      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.474      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.470      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.473      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.477      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.482      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.482      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.486      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.159 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                                                                                           ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0                                                                               ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.482      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~porta_datain_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.490      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~porta_datain_reg0 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~porta_datain_reg0  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.493      ;
; 0.164 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                                                                                           ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0                                                                               ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.176 ; MR_DATA_CH2[4]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[111]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.386      ;
; 0.177 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                               ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; MR_DATA_CH2[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.386      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; MR_DATA_CH0[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.387      ;
; 0.178 ; MR_DATA_CH0[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[80]                                                                                                                                                                          ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.387      ;
; 0.178 ; MR_DATA_CH0[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[80]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.387      ;
; 0.178 ; MR_DATA_CH3[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.388      ;
; 0.180 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                                                                                           ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0                                                                               ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.508      ;
; 0.180 ; MR_DATA_CH2[6]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[113]                                                                                                                                                                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.383      ;
; 0.181 ; MR_DATA_CH0[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.390      ;
; 0.181 ; MR_DATA_CH2[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[107]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.391      ;
; 0.182 ; MR_DATA_CH2[6]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                                                                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.385      ;
; 0.183 ; MR_DATA_CH1[4]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[97]                                                                                                                                                                       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.387      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.185 ; AD5624:AD5624_inst|sclk~reg0                                                                                                                    ; AD5624:AD5624_inst|sclk~reg0                                                                                                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; AD5624:AD5624_inst|REG_COUNT[2]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[2]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; AD5624:AD5624_inst|REG_COUNT[1]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[1]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; AD5624:AD5624_inst|REG_COUNT[0]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[0]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.473      ;
; 0.192 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.473      ;
; 0.192 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; AD5624:AD5624_inst|data_buf[21]                                                                                                                 ; AD5624:AD5624_inst|data_buf[22]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; AD5624:AD5624_inst|data_buf[6]                                                                                                                  ; AD5624:AD5624_inst|data_buf[7]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; AD5624:AD5624_inst|data_buf[18]                                                                                                                 ; AD5624:AD5624_inst|data_buf[19]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; AD5624:AD5624_inst|data_buf[7]                                                                                                                  ; AD5624:AD5624_inst|data_buf[8]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; AD5624:AD5624_inst|data_buf[5]                                                                                                                  ; AD5624:AD5624_inst|data_buf[6]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.197 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.480      ;
; 0.197 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 0.485      ;
; 0.199 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.482      ;
; 0.199 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.321      ;
; 0.200 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.322      ;
; 0.201 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.323      ;
; 0.201 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.323      ;
; 0.201 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.323      ;
; 0.201 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.323      ;
; 0.203 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.325      ;
; 0.206 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.328      ;
; 0.207 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.329      ;
; 0.211 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.333      ;
; 0.214 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.336      ;
; 0.215 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.498      ;
; 0.219 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.341      ;
; 0.221 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.343      ;
; 0.222 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.344      ;
; 0.223 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.345      ;
; 0.223 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.345      ;
; 0.223 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 0.511      ;
; 0.228 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0   ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.511      ;
; 0.247 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.376      ;
; 0.253 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; AD5624:AD5624_inst|data_buf[17]                                                                                                                 ; AD5624:AD5624_inst|data_buf[18]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.375      ;
; 0.254 ; AD5624:AD5624_inst|data_buf[9]                                                                                                                  ; AD5624:AD5624_inst|data_buf[10]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.376      ;
; 0.255 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.257 ; AD5624:AD5624_inst|data_buf[10]                                                                                                                 ; AD5624:AD5624_inst|data_buf[11]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.259 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.381      ;
; 0.260 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.389      ;
; 0.262 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.384      ;
; 0.262 ; AD5624:AD5624_inst|sclkcount[0]                                                                                                                 ; AD5624:AD5624_inst|data_buf[0]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.392      ;
; 0.266 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a3                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.388      ;
; 0.268 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.390      ;
; 0.268 ; AD5624:AD5624_inst|data_buf[11]                                                                                                                 ; AD5624:AD5624_inst|data_buf[12]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; AD5624:AD5624_inst|data_buf[4]                                                                                                                  ; AD5624:AD5624_inst|data_buf[5]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.394      ;
; 0.273 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.395      ;
; 0.274 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.396      ;
; 0.275 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.397      ;
; 0.275 ; AD5624:AD5624_inst|data_buf[0]                                                                                                                  ; AD5624:AD5624_inst|data_buf[1]                                                                                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.397      ;
; 0.276 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.398      ;
; 0.276 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a4                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.398      ;
; 0.279 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.401      ;
; 0.279 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.401      ;
; 0.282 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.404      ;
; 0.283 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.405      ;
; 0.284 ; AD5624:AD5624_inst|REG_COUNT[0]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[1]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.405      ;
; 0.286 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.408      ;
; 0.287 ; AD5624:AD5624_inst|REG_COUNT[0]                                                                                                                 ; AD5624:AD5624_inst|REG_COUNT[2]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.408      ;
; 0.296 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a2                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; AD5624:AD5624_inst|sclkcount[3]                                                                                                                 ; AD5624:AD5624_inst|sclkcount[3]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; AD5624:AD5624_inst|sclkcount[1]                                                                                                                 ; AD5624:AD5624_inst|sclkcount[1]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[1]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; AD5624:AD5624_inst|sclkcount[2]                                                                                                                 ; AD5624:AD5624_inst|sclkcount[2]                                                                                                                 ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.300 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|sub_parity7a[0]                 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|parity6                         ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.422      ;
; 0.302 ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a0                      ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p|counter5a1                      ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.424      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.312      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 0.850      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.879      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.879      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.879      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.879      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.879      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.879      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.879      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.879      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.880      ;
; 98.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.880      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.879      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.876      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.876      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.876      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.876      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.876      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.876      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.876      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.876      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.875      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.873      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.873      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.873      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.873      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.873      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.873      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.873      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.873      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.873      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.873      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.873      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.872      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.872      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.872      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.872      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.872      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.872      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.872      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.872      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.872      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.872      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.872      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.872      ;
; 98.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.872      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.870      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.870      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.870      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.870      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.870      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.870      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.869      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.869      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.869      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.870      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.870      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.862      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.862      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.862      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.862      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.862      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.862      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.861      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.861      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.861      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.861      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.861      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.861      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.861      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.861      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.861      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.861      ;
; 98.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.861      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.693      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.932      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.928      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.928      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.940      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.940      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.940      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.940      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.940      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][9]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.940      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.946      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][8]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.033      ;
; 0.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.043      ;
; 0.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.043      ;
; 0.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.043      ;
; 0.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.043      ;
; 0.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.043      ;
; 0.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.043      ;
; 0.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.043      ;
; 0.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.043      ;
; 0.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.043      ;
; 0.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.043      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.753      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.758      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.758      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.758      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.756      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.753      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.761      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.761      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.761      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.761      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.761      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[388] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[373] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[372] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[371] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[370] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
; 1.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.755      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'DCO_CLK'                                                                            ;
+-------+--------------+----------------+------------+---------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------+---------+------------+----------------------------------------------------+
; 0.842 ; 3.125        ; 2.283          ; Port Rate  ; DCO_CLK ; Rise       ; DCO                                                ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[0]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[10]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[11]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[12]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[13]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[1]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[2]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[3]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[4]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[5]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[6]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[7]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[8]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0[9]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[0]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12]   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[2]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[4]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[10]   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[12]   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[2]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[4]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[0]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[10]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[11]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[12]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[13]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[1]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[2]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[3]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[4]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[5]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[6]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[7]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[8]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1[9]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[0]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[12]   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[2]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[4]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[10]   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[12]   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[2]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[4]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[0]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[10]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[11]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[12]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[13]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[1]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[2]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[3]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[4]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[5]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[6]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[7]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[8]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2[9]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[0]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[12]   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[2]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[10]   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[12]   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[2]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[4]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[0]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[10]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[11]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[12]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[13]~reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[1]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[2]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[3]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[4]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[5]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[6]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[7]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[8]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3[9]~reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[0]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[12]   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[0]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[2]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[4]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[10]   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[12]   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[4]    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|Data_VLD~reg0       ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_REG1            ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_REG2            ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_REG3            ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|FCO_REG4            ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH0[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH1[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH2[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Fall       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH3[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; DCO_CLK ; Rise       ; AD9253Driver:AD9253Driver_inst|REG_DATA_H_R_CH0[1] ;
+-------+--------------+----------------+------------+---------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+--------------+----------------+------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock                                                  ; Clock Edge ; Target                                                                                                                                          ;
+-------+--------------+----------------+------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                         ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]                ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]                ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg         ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[3]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[2]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[3]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                         ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]                ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]                ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg         ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[0]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[1]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[2]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[3]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[0]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[1]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[2]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[3]                               ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[0]                                                  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[1]                                                  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[2]                                                  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[3]                                                  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|wrptr_g[4]                                                  ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a0                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a1                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a2                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a3                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|counter8a4                      ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|parity9                         ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[0]                ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p|sub_parity10a[1]                ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~porta_we_reg         ;
; 1.125 ; 3.125        ; 2.000          ; Min Period ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
+-------+--------------+----------------+------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[10]                                                                                                                               ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[11]                                                                                                                               ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[12]                                                                                                                               ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[13]                                                                                                                               ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[1]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[2]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[4]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[5]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[6]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[8]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[9]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[0]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[11]                                                                                                                               ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[8]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH1[9]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[0]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[10]                                                                                                                               ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[11]                                                                                                                               ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[12]                                                                                                                               ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[13]                                                                                                                               ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[7]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[0]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[10]                                                                                                                               ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[11]                                                                                                                               ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[2]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[3]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[4]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[5]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[6]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[7]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[8]                                                                                                                                ;
; 6.000 ; 6.216        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[9]                                                                                                                                ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]                          ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]                          ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]                          ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]                          ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]                          ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]                          ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]                          ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]                          ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]                           ;
; 6.001 ; 6.231        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]                           ;
; 6.001 ; 6.217        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[13]                                                                                                                               ;
; 6.001 ; 6.217        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH3[1]                                                                                                                                ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]                           ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]                          ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]                          ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]                          ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]                          ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]                           ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[2]                           ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[3]                           ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[4]                           ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[5]                           ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[6]                           ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[7]                           ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[8]                           ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[9]                           ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 6.002 ; 6.232        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 6.002 ; 6.218        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[0]                                                                                                                                ;
; 6.002 ; 6.218        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH0[7]                                                                                                                                ;
; 6.002 ; 6.218        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[2]                                                                                                                                ;
; 6.002 ; 6.218        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[3]                                                                                                                                ;
; 6.002 ; 6.218        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[6]                                                                                                                                ;
; 6.002 ; 6.218        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[8]                                                                                                                                ;
; 6.002 ; 6.218        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MR_DATA_CH2[9]                                                                                                                                ;
; 6.003 ; 6.219        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|data_buf[0]                                                                                                                ;
; 6.003 ; 6.219        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[0]                                                                                                               ;
; 6.003 ; 6.219        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[1]                                                                                                               ;
; 6.003 ; 6.219        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[2]                                                                                                               ;
; 6.003 ; 6.219        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[3]                                                                                                               ;
; 6.003 ; 6.219        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[4]                                                                                                               ;
; 6.003 ; 6.219        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[5]                                                                                                               ;
; 6.003 ; 6.219        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[6]                                                                                                               ;
; 6.003 ; 6.219        ; 0.216          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; AD5624:AD5624_inst|sclkcount[7]                                                                                                               ;
; 6.003 ; 6.233        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[0]                           ;
; 6.003 ; 6.233        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[10]                          ;
; 6.003 ; 6.233        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[11]                          ;
; 6.003 ; 6.233        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[12]                          ;
; 6.003 ; 6.233        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[13]                          ;
; 6.003 ; 6.233        ; 0.230          ; High Pulse Width ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram|q_b[1]                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Ex_Clock'                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; SysClk~input|o                                                   ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.654  ; 9.654        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.654  ; 9.654        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.654  ; 9.654        ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; SysClk~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Ex_Clock ; Rise       ; SysClk~input|i                                                   ;
; 10.345 ; 10.345       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.345 ; 10.345       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.345 ; 10.345       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; Ex_Clock ; Rise       ; SysClk~input|o                                                   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Ex_Clock ; Rise       ; SysClk                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.410 ; 49.640       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.410 ; 49.640       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a108~portb_address_reg0                                                        ;
; 49.410 ; 49.640       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.410 ; 49.640       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e524:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.425 ; 49.641       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                       ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ;
; 49.466 ; 49.650       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                      ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                      ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                      ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                      ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                           ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                             ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                               ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                              ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                               ;
; 49.467 ; 49.651       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; 0.060  ; 0.221 ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -0.038 ; 0.131 ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; -0.033 ; 0.063 ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; -0.036 ; 0.060 ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.082  ; 0.197 ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.088  ; 0.220 ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.001  ; 0.134 ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 0.016  ; 0.167 ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; 0.127  ; 0.228 ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 0.047  ; 0.213 ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.110  ; 0.213 ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; -0.040 ; 0.051 ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.115  ; 0.235 ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.129  ; 0.213 ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.042  ; 0.221 ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 0.188  ; 0.344 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.114  ; 0.214 ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; 1.080  ; 1.112 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; 1.108  ; 1.105 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; 2.898  ; 3.551 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.005  ; 1.458 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 1.895  ; 2.297 ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; 0.162  ; 0.013  ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 0.246  ; 0.091  ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.260  ; 0.188  ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.264  ; 0.189  ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.110  ; 0.007  ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.139  ; 0.029  ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.193  ; 0.072  ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 0.223  ; 0.101  ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; 0.063  ; -0.028 ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 0.175  ; 0.023  ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.113  ; 0.036  ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.235  ; 0.147  ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.086  ; -0.021 ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.102  ; 0.043  ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.211  ; 0.057  ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 0.028  ; -0.114 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.071  ; -0.019 ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; -0.778 ; -0.803 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; -0.776 ; -0.793 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; -2.224 ; -2.821 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.456  ; 0.080  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 0.180  ; -0.185 ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; CLK_Drive           ; Ex_Clock            ; 0.360 ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 0.350 ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; TEST                ; Ex_Clock            ; 4.266 ; 4.575 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 3.258 ; 3.476 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 2.805 ; 2.899 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 2.902 ; 2.985 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;       ; 0.364 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;       ; 0.354 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.669 ; 7.042 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; CLK_Drive           ; Ex_Clock            ; 0.188 ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 0.178 ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; TEST                ; Ex_Clock            ; 2.938 ; 3.104 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 2.964 ; 3.171 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 2.534 ; 2.622 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 2.627 ; 2.705 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;       ; 0.192 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;       ; 0.182 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.669 ; 6.040 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 3.735 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                            ; Synchronization Node                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]         ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1] ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 3.735                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 2.700        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 1.035        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 3.743                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 2.702        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 1.041        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 3.752                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 2.627        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 1.125        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 3.833                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 2.632        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 1.201        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.031                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 2.702        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 1.329        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.150                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 2.640        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 1.510        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.185                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 2.310        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 1.875        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.204                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 2.701        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 1.503        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.253                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 2.569        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 1.684        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.264                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 2.625        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 1.639        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.290                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 2.240        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 2.050        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.293                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 2.702        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 1.591        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.304                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 2.560        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 1.744        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.320                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 2.700        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 1.620        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.341                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 2.702        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 1.639        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.408                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 2.564        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 1.844        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.462                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 2.636        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 1.826        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.477                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 2.702        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 1.775        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.492                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 2.701        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 1.791        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 4.509                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 10                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 2.700        ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 1.809        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 22.782                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 11.575       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 11.207       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 22.861                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 11.553       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 11.308       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 22.896                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 11.931       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 10.965       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 22.904                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 11.767       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 11.137       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 22.914                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 12.001       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 10.913       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 22.923                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 12.004       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 10.919       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 22.947                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 11.995       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 10.952       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 22.969                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 12.069       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 10.900       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 23.070                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 11.940       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 11.130       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 23.084                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 11.921       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 11.163       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 23.084                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 12.009       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 11.075       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 23.098                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 11.939       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 11.159       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 23.128                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 12.004       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 11.124       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 23.154                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 11.938       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 11.216       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 23.163                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 12.012       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 11.151       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 23.168                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 11.937       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 11.231       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 23.192                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 12.011       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 11.181       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 23.193                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 12.076       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 11.117       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 23.225                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 11.930       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 11.295       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                     ; 23.362                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                        ; 40                     ;              ;                  ;              ;
; Source Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                          ;                        ; 3.125        ; 320.0 MHz        ;              ;
; Synchronization Clock                                                                                                                            ;                        ;              ;                  ;              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                          ;                        ; 12.500       ; 80.0 MHz         ;              ;
; Asynchronous Source                                                                                                                              ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                        ;                        ;              ;                  ;              ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 12.010       ;
;  ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 11.352       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+---------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -7.588    ; 0.006 ; 48.042   ; 0.572   ; -1.076              ;
;  DCO_CLK                                                ; -0.623    ; 0.006 ; N/A      ; N/A     ; -1.076              ;
;  Ex_Clock                                               ; N/A       ; N/A   ; N/A      ; N/A     ; 9.625               ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -7.588    ; 0.115 ; N/A      ; N/A     ; -1.076              ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.784    ; 0.185 ; N/A      ; N/A     ; 5.874               ;
;  altera_reserved_tck                                    ; 42.931    ; 0.186 ; 48.042   ; 0.572   ; 49.410              ;
; Design-wide TNS                                         ; -1240.82  ; 0.0   ; 0.0      ; 0.0     ; -63.484             ;
;  DCO_CLK                                                ; -20.613   ; 0.000 ; N/A      ; N/A     ; -37.660             ;
;  Ex_Clock                                               ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1101.565 ; 0.000 ; N/A      ; N/A     ; -25.824             ;
;  MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -118.642  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                    ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; 0.210  ; 0.221 ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; -0.038 ; 0.131 ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.098  ; 0.063 ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.079  ; 0.060 ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.226  ; 0.197 ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.229  ; 0.220 ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.001  ; 0.134 ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 0.045  ; 0.167 ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; 0.771  ; 0.460 ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 0.625  ; 0.367 ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.744  ; 0.473 ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.524  ; 0.202 ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.675  ; 0.423 ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.702  ; 0.407 ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.512  ; 0.546 ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 0.784  ; 0.555 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.663  ; 0.432 ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; 1.936  ; 1.861 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; 1.914  ; 1.899 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; 6.119  ; 6.425 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.581  ; 2.619 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 4.771  ; 4.701 ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data_A_H            ; DCO_CLK             ; 0.322  ; 0.580  ; Rise       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 0.605  ; 0.785  ; Rise       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.470  ; 0.738  ; Rise       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.489  ; 0.737  ; Rise       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.237  ; 0.437  ; Rise       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.315  ; 0.505  ; Rise       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.494  ; 0.584  ; Rise       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 0.536  ; 0.635  ; Rise       ; DCO_CLK                                                ;
; Data_A_H            ; DCO_CLK             ; 0.063  ; 0.006  ; Fall       ; DCO_CLK                                                ;
; Data_A_L            ; DCO_CLK             ; 0.175  ; 0.147  ; Fall       ; DCO_CLK                                                ;
; Data_B_H            ; DCO_CLK             ; 0.113  ; 0.084  ; Fall       ; DCO_CLK                                                ;
; Data_B_L            ; DCO_CLK             ; 0.235  ; 0.239  ; Fall       ; DCO_CLK                                                ;
; Data_C_H            ; DCO_CLK             ; 0.086  ; 0.064  ; Fall       ; DCO_CLK                                                ;
; Data_C_L            ; DCO_CLK             ; 0.102  ; 0.162  ; Fall       ; DCO_CLK                                                ;
; Data_D_H            ; DCO_CLK             ; 0.211  ; 0.111  ; Fall       ; DCO_CLK                                                ;
; Data_D_L            ; DCO_CLK             ; 0.028  ; -0.047 ; Fall       ; DCO_CLK                                                ;
; FCO                 ; DCO_CLK             ; 0.071  ; 0.018  ; Fall       ; DCO_CLK                                                ;
; DCO                 ; Ex_Clock            ; -0.772 ; -0.619 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FCO                 ; Ex_Clock            ; -0.728 ; -0.575 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rst_n               ; Ex_Clock            ; -2.224 ; -2.821 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.846  ; 0.809  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 0.180  ; -0.051 ; Rise       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; CLK_Drive           ; Ex_Clock            ; 1.118  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 1.108  ;        ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; TEST                ; Ex_Clock            ; 10.336 ; 9.909  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 7.654  ; 7.333  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 6.515  ; 6.280  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 6.730  ; 6.428  ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;        ; 1.147  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;        ; 1.137  ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.653 ; 13.959 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; CLK_Drive           ; Ex_Clock            ; 0.188 ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ; 0.178 ;       ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; TEST                ; Ex_Clock            ; 2.938 ; 3.104 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; cs                  ; Ex_Clock            ; 2.964 ; 3.171 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; data                ; Ex_Clock            ; 2.534 ; 2.622 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sclk                ; Ex_Clock            ; 2.627 ; 2.705 ; Rise       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive           ; Ex_Clock            ;       ; 0.192 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CLK_Drive(n)        ; Ex_Clock            ;       ; 0.182 ; Fall       ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.669 ; 6.040 ; Fall       ; altera_reserved_tck                                    ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------+----------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard                     ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+----------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CLK_Drive           ; Differential 2.5-V SSTL Class II ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; 50 Ohm         ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; cs                  ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk                ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data                ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST                ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~       ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V                            ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_Drive(n)        ; Differential 2.5-V SSTL Class II ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; 50 Ohm         ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
+---------------------+----------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; Rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DCO                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_A_H            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_A_L            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_B_H            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_B_L            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_C_H            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_C_L            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_D_H            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_D_L            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; FCO                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SysClk              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DCO(n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_A_H(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_A_L(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_B_H(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_B_L(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_C_H(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_C_L(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_D_H(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Data_D_L(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; FCO(n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard                     ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLK_Drive           ; Differential 2.5-V SSTL Class II ; 0 s                 ; 0 s                 ; 1.81 V                       ; -1.81 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.91e-10 s                  ; 2.91e-10 s                  ; Yes                        ; Yes                        ; 0.904 V                     ; -0.904 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.91e-10 s                 ; 2.91e-10 s                 ; Yes                       ; Yes                       ;
; cs                  ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.48e-09 V                   ; 2.38 V              ; -0.0188 V           ; 0.115 V                              ; 0.106 V                              ; 4.29e-10 s                  ; 3.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.48e-09 V                  ; 2.38 V             ; -0.0188 V          ; 0.115 V                             ; 0.106 V                             ; 4.29e-10 s                 ; 3.89e-10 s                 ; No                        ; Yes                       ;
; sclk                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.48e-09 V                   ; 2.36 V              ; -0.00868 V          ; 0.216 V                              ; 0.031 V                              ; 7.15e-10 s                  ; 7.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.48e-09 V                  ; 2.36 V             ; -0.00868 V         ; 0.216 V                             ; 0.031 V                             ; 7.15e-10 s                 ; 7.35e-10 s                 ; Yes                       ; Yes                       ;
; data                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.48e-09 V                   ; 2.36 V              ; -0.00868 V          ; 0.216 V                              ; 0.031 V                              ; 7.15e-10 s                  ; 7.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.48e-09 V                  ; 2.36 V             ; -0.00868 V         ; 0.216 V                             ; 0.031 V                             ; 7.15e-10 s                 ; 7.35e-10 s                 ; Yes                       ; Yes                       ;
; TEST                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.32e-09 V                   ; 2.38 V              ; -0.02 V             ; 0.101 V                              ; 0.082 V                              ; 4.12e-10 s                  ; 3.71e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.32e-09 V                  ; 2.38 V             ; -0.02 V            ; 0.101 V                             ; 0.082 V                             ; 4.12e-10 s                 ; 3.71e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.02e-08 V                   ; 2.33 V              ; -0.00172 V          ; 0.087 V                              ; 0.043 V                              ; 8.69e-10 s                  ; 1.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.02e-08 V                  ; 2.33 V             ; -0.00172 V         ; 0.087 V                             ; 0.043 V                             ; 8.69e-10 s                 ; 1.87e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.2e-09 V                    ; 2.37 V              ; -0.0446 V           ; 0.09 V                               ; 0.097 V                              ; 2.53e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.2e-09 V                   ; 2.37 V             ; -0.0446 V          ; 0.09 V                              ; 0.097 V                             ; 2.53e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.74e-09 V                   ; 2.38 V              ; -0.00799 V          ; 0.215 V                              ; 0.012 V                              ; 2.91e-10 s                  ; 3.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.74e-09 V                  ; 2.38 V             ; -0.00799 V         ; 0.215 V                             ; 0.012 V                             ; 2.91e-10 s                 ; 3.04e-10 s                 ; Yes                       ; Yes                       ;
; CLK_Drive(n)        ; Differential 2.5-V SSTL Class II ; 0 s                 ; 0 s                 ; 1.81 V                       ; -1.81 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.91e-10 s                  ; 2.91e-10 s                  ; Yes                        ; Yes                        ; 0.904 V                     ; -0.904 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.91e-10 s                 ; 2.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard                     ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLK_Drive           ; Differential 2.5-V SSTL Class II ; 0 s                 ; 0 s                 ; 1.71 V                       ; -1.71 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.24e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 0.855 V                     ; -0.855 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.24e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; cs                  ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.19e-07 V                   ; 2.35 V              ; -0.0124 V           ; 0.154 V                              ; 0.061 V                              ; 4.66e-10 s                  ; 5e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 2.19e-07 V                  ; 2.35 V             ; -0.0124 V          ; 0.154 V                             ; 0.061 V                             ; 4.66e-10 s                 ; 5e-10 s                    ; Yes                       ; Yes                       ;
; sclk                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.19e-07 V                   ; 2.34 V              ; -0.00488 V          ; 0.181 V                              ; 0.034 V                              ; 9.03e-10 s                  ; 8.8e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.19e-07 V                  ; 2.34 V             ; -0.00488 V         ; 0.181 V                             ; 0.034 V                             ; 9.03e-10 s                 ; 8.8e-10 s                  ; Yes                       ; Yes                       ;
; data                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.19e-07 V                   ; 2.34 V              ; -0.00488 V          ; 0.181 V                              ; 0.034 V                              ; 9.03e-10 s                  ; 8.8e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.19e-07 V                  ; 2.34 V             ; -0.00488 V         ; 0.181 V                             ; 0.034 V                             ; 9.03e-10 s                 ; 8.8e-10 s                  ; Yes                       ; Yes                       ;
; TEST                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.24e-07 V                   ; 2.35 V              ; -0.0115 V           ; 0.129 V                              ; 0.046 V                              ; 4.5e-10 s                   ; 4.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.24e-07 V                  ; 2.35 V             ; -0.0115 V          ; 0.129 V                             ; 0.046 V                             ; 4.5e-10 s                  ; 4.55e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.08e-06 V                   ; 2.33 V              ; 2.08e-06 V          ; 0.032 V                              ; 0.04 V                               ; 1.07e-09 s                  ; 2.47e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.08e-06 V                  ; 2.33 V             ; 2.08e-06 V         ; 0.032 V                             ; 0.04 V                              ; 1.07e-09 s                 ; 2.47e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-07 V                   ; 2.36 V              ; -0.0212 V           ; 0.056 V                              ; 0.049 V                              ; 3e-10 s                     ; 4.52e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-07 V                  ; 2.36 V             ; -0.0212 V          ; 0.056 V                             ; 0.049 V                             ; 3e-10 s                    ; 4.52e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.63e-07 V                   ; 2.35 V              ; -0.00739 V          ; 0.105 V                              ; 0.019 V                              ; 4.33e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.63e-07 V                  ; 2.35 V             ; -0.00739 V         ; 0.105 V                             ; 0.019 V                             ; 4.33e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; CLK_Drive(n)        ; Differential 2.5-V SSTL Class II ; 0 s                 ; 0 s                 ; 1.71 V                       ; -1.71 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.24e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 0.855 V                     ; -0.855 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.24e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard                     ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLK_Drive           ; Differential 2.5-V SSTL Class II ; 0 s                 ; 0 s                 ; 2.14 V                       ; -2.14 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.07e-10 s                  ; 2.07e-10 s                  ; Yes                        ; Yes                        ; 1.07 V                      ; -1.07 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.07e-10 s                 ; 2.07e-10 s                 ; Yes                       ; Yes                       ;
; cs                  ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sclk                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; data                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; TEST                ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.87e-07 V                   ; 2.64 V              ; -0.00696 V          ; 0.149 V                              ; 0.219 V                              ; 6.42e-10 s                  ; 1.44e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.87e-07 V                  ; 2.64 V             ; -0.00696 V         ; 0.149 V                             ; 0.219 V                             ; 6.42e-10 s                 ; 1.44e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V                            ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
; CLK_Drive(n)        ; Differential 2.5-V SSTL Class II ; 0 s                 ; 0 s                 ; 2.14 V                       ; -2.14 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.07e-10 s                  ; 2.07e-10 s                  ; Yes                        ; Yes                        ; 1.07 V                      ; -1.07 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.07e-10 s                 ; 2.07e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+----------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                    ; altera_reserved_tck                                    ; 8954       ; 0        ; 84       ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                    ; false path ; 0        ; 0        ; 0        ;
; CLK_VIR                                                ; DCO_CLK                                                ; 8          ; 0        ; 9        ; 0        ;
; DCO_CLK                                                ; DCO_CLK                                                ; 24         ; 0        ; 28       ; 262      ;
; altera_reserved_tck                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2          ; 0        ; 0        ; 0        ;
; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2          ; 240      ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4241       ; 0        ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 138        ; 0        ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 916        ; 0        ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2139       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                    ; altera_reserved_tck                                    ; 8954       ; 0        ; 84       ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                    ; false path ; 0        ; 0        ; 0        ;
; CLK_VIR                                                ; DCO_CLK                                                ; 8          ; 0        ; 9        ; 0        ;
; DCO_CLK                                                ; DCO_CLK                                                ; 24         ; 0        ; 28       ; 262      ;
; altera_reserved_tck                                    ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; CLK_VIR                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2          ; 0        ; 0        ; 0        ;
; DCO_CLK                                                ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2          ; 240      ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4241       ; 0        ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 138        ; 0        ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 916        ; 0        ; 0        ; 0        ;
; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2139       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                         ;
+---------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                    ; 644        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
+---------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                          ;
+---------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                    ; 644        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
+---------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 61    ; 61   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 62    ; 62   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Fri Nov 23 00:14:27 2018
Info: Command: quartus_sta DSReceiver -c DSReceiver
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_i5f1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_vu8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name {MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]} {MyPLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {MyPLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]} {MyPLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (114001): Time value "0.78125 ns" truncated to "0.781 ns"
Warning (114001): Time value "0.78125 ns" truncated to "0.781 ns"
Warning (114001): Time value "2.34375 ns" truncated to "2.343 ns"
Warning (114001): Time value "2.34375 ns" truncated to "2.343 ns"
Warning (114001): Time value "1.5625 ns" truncated to "1.562 ns"
Warning (114001): Time value "1.5625 ns" truncated to "1.562 ns"
Warning (114001): Time value "0.78125 ns" truncated to "0.781 ns"
Warning (114001): Time value "0.78125 ns" truncated to "0.781 ns"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
    Warning (332056): Clock: MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] with master clock period: 20.000 found on PLL node: MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.588           -1101.565 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.784            -118.642 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.526             -20.613 DCO_CLK 
    Info (332119):    42.931               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.100               0.000 DCO_CLK 
    Info (332119):     0.365               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.450               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.452               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.042
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.042               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.357               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is -1.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.076             -37.660 DCO_CLK 
    Info (332119):    -1.076             -25.824 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.889               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.930               0.000 Ex_Clock 
    Info (332119):    49.711               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
    Warning (332056): Clock: MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] with master clock period: 20.000 found on PLL node: MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.796            -962.439 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.369             -79.125 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.623             -10.454 DCO_CLK 
    Info (332119):    43.239               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.006               0.000 DCO_CLK 
    Info (332119):     0.347               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.399               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.400               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.171               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.249               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is -1.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.076             -37.660 DCO_CLK 
    Info (332119):    -1.076             -25.824 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.874               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.951               0.000 Ex_Clock 
    Info (332119):    49.705               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
    Warning (332056): Clock: MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] with master clock period: 20.000 found on PLL node: MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.399            -463.370 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.183              -0.754 DCO_CLK 
    Info (332119):     0.978               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    47.259               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.065               0.000 DCO_CLK 
    Info (332119):     0.115               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.465               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.572
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.572               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.842
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.842               0.000 DCO_CLK 
    Info (332119):     1.125               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.000               0.000 MyPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.625               0.000 Ex_Clock 
    Info (332119):    49.410               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 3.735 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 753 megabytes
    Info: Processing ended: Fri Nov 23 00:14:33 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


