// Seed: 2854178143
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  assign id_5 = id_2;
  assign module_1.id_0 = 0;
  wire id_7, id_8;
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1
    , id_5,
    input  uwire id_2,
    input  uwire id_3
);
  assign id_1 = 1'b0;
  id_6 :
  assert property (@(!1) 1)
  else;
  assign id_6 = (1'b0);
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  =  id_8  ,  id_20  ;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6,
      id_13
  );
endmodule
