Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Tue Dec 31 01:47:09 2019
| Host         : ishiiPC11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopLevel_timing_summary_routed.rpt -rpx TopLevel_timing_summary_routed.rpx
| Design       : TopLevel
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.13 2014-05-07
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[22] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[24] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[26] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[28] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[30] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[22] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[24] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[26] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[28] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[30] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 74 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 60 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.081        0.000                      0                83496        0.054        0.000                      0                83496        0.146        0.000                       0                 33868  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
ETH_RX_CLK      {0.000 20.000}       40.000          25.000          
ETH_TX_CLK      {0.000 20.000}       40.000          25.000          
EXTCLK50M       {0.000 10.000}       20.000          50.000          
  CLKIN1        {0.000 20.000}       40.000          25.000          
    CLKFBIN     {0.000 20.000}       40.000          25.000          
    CLK_25M     {0.000 20.000}       40.000          25.000          
    CLK_66M     {0.000 7.500}        15.000          66.667          
    CLK_6M      {0.000 83.333}       166.667         6.000           
      CLK_3M    {0.000 166.667}      333.333         3.000           
  CLK_125M      {0.000 4.000}        8.000           125.000         
  CLK_250M_0    {0.000 2.000}        4.000           250.000         
  CLK_250M_180  {2.000 4.000}        4.000           250.000         
  CLK_250M_270  {3.000 5.000}        4.000           250.000         
  CLK_250M_90   {1.000 3.000}        4.000           250.000         
  CLK_500M      {0.000 1.000}        2.000           500.000         
  I_0           {0.000 10.000}       20.000          50.000          
vclk_66M        {0.000 7.500}        15.000          66.667          
vclk_6M         {0.000 83.334}       166.667         6.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ETH_RX_CLK           11.616        0.000                      0                  616        0.085        0.000                      0                  616       19.500        0.000                       0                   333  
ETH_TX_CLK           19.703        0.000                      0                  397        0.110        0.000                      0                  397       19.146        0.000                       0                   273  
EXTCLK50M                                                                                                                                                         7.000        0.000                       0                     1  
  CLKIN1                                                                                                                                                         15.000        0.000                       0                     2  
    CLKFBIN                                                                                                                                                      38.751        0.000                       0                     2  
    CLK_25M          19.216        0.000                      0                 9070        0.058        0.000                      0                 9070       18.870        0.000                       0                  4811  
    CLK_66M           9.057        0.000                      0                  179        0.085        0.000                      0                  179        7.000        0.000                       0                    88  
    CLK_6M          158.938        0.000                      0                  596        0.099        0.000                      0                  596       46.693        0.000                       0                   331  
      CLK_3M        325.561        0.000                      0                   30        0.188        0.000                      0                   30      166.167        0.000                       0                    35  
  CLK_125M            0.196        0.000                      0                69110        0.054        0.000                      0                69110        2.870        0.000                       0                 25964  
  CLK_250M_0          1.453        0.000                      0                 1032        0.125        0.000                      0                 1032        1.146        0.000                       0                  1550  
  CLK_250M_180                                                                                                                                                    1.500        0.000                       0                   131  
  CLK_250M_270                                                                                                                                                    1.500        0.000                       0                   131  
  CLK_250M_90                                                                                                                                                     1.500        0.000                       0                   131  
  CLK_500M            0.081        0.000                      0                   67        0.173        0.000                      0                   67        0.146        0.000                       0                    82  
  I_0                                                                                                                                                            18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_6M        CLK_25M             3.238        0.000                      0                    4        0.176        0.000                      0                    4  
CLK_3M        CLK_6M            162.791        0.000                      0                    2        0.262        0.000                      0                    2  
CLK_25M       CLK_3M              4.255        0.000                      0                   25        0.159        0.000                      0                   25  
CLK_6M        CLK_3M            159.504        0.000                      0                    2        0.153        0.000                      0                    2  
CLK_250M_0    CLK_125M            0.957        0.000                      0                 1032        0.064        0.000                      0                 1032  
CLK_250M_180  CLK_250M_0          0.489        0.000                      0                  129        1.642        0.000                      0                  129  
CLK_250M_270  CLK_250M_0          0.660        0.000                      0                  129        0.097        0.000                      0                  129  
CLK_250M_90   CLK_250M_0          1.458        0.000                      0                  129        0.646        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_125M           CLK_125M                 3.287        0.000                      0                  202        0.389        0.000                      0                  202  
**async_default**  CLK_25M            CLK_25M                 31.637        0.000                      0                  769        0.372        0.000                      0                  769  
**async_default**  CLK_500M           CLK_500M                 0.403        0.000                      0                    2        0.525        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ETH_RX_CLK
  To Clock:  ETH_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       11.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.616ns  (required time - arrival time)
  Source:                 ETH_RXD[3]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 1.453ns (52.938%)  route 1.292ns (47.062%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.443 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    R2                                                0.000    28.000 r  ETH_RXD[3]
                         net (fo=0)                   0.000    28.000    ETH_RXD[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.453    29.453 r  ETH_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.292    30.745    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[3]
    SLICE_X87Y87         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.073    42.443    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y87                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    42.443    
                         clock uncertainty           -0.035    42.408    
    SLICE_X87Y87         FDRE (Setup_fdre_C_D)       -0.047    42.361    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         42.361    
                         arrival time                         -30.745    
  -------------------------------------------------------------------
                         slack                                 11.616    

Slack (MET) :             11.635ns  (required time - arrival time)
  Source:                 ETH_RXD[2]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 1.453ns (50.733%)  route 1.411ns (49.267%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 42.581 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    R1                                                0.000    28.000 r  ETH_RXD[2]
                         net (fo=0)                   0.000    28.000    ETH_RXD[2]
    R1                   IBUF (Prop_ibuf_I_O)         1.453    29.453 r  ETH_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.411    30.863    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[2]
    SLICE_X89Y96         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.211    42.581    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y96                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    42.581    
                         clock uncertainty           -0.035    42.545    
    SLICE_X89Y96         FDRE (Setup_fdre_C_D)       -0.047    42.498    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         42.498    
                         arrival time                         -30.863    
  -------------------------------------------------------------------
                         slack                                 11.635    

Slack (MET) :             11.677ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 1.449ns (54.977%)  route 1.187ns (45.023%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 42.407 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    P4                                                0.000    28.000 r  ETH_RXD[1]
                         net (fo=0)                   0.000    28.000    ETH_RXD[1]
    P4                   IBUF (Prop_ibuf_I_O)         1.449    29.449 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           1.187    30.636    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[1]
    SLICE_X89Y86         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.037    42.407    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y86                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    42.407    
                         clock uncertainty           -0.035    42.372    
    SLICE_X89Y86         FDRE (Setup_fdre_C_D)       -0.059    42.313    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         42.313    
                         arrival time                         -30.636    
  -------------------------------------------------------------------
                         slack                                 11.677    

Slack (MET) :             11.728ns  (required time - arrival time)
  Source:                 ETH_RXD[0]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 1.457ns (56.106%)  route 1.140ns (43.894%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 42.407 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    P1                                                0.000    28.000 r  ETH_RXD[0]
                         net (fo=0)                   0.000    28.000    ETH_RXD[0]
    P1                   IBUF (Prop_ibuf_I_O)         1.457    29.457 r  ETH_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           1.140    30.597    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[0]
    SLICE_X89Y86         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.037    42.407    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y86                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    42.407    
                         clock uncertainty           -0.035    42.372    
    SLICE_X89Y86         FDRE (Setup_fdre_C_D)       -0.047    42.325    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         42.325    
                         arrival time                         -30.597    
  -------------------------------------------------------------------
                         slack                                 11.728    

Slack (MET) :             11.780ns  (required time - arrival time)
  Source:                 ETH_RX_ER
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.475ns (42.338%)  route 0.647ns (57.662%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.952ns = ( 40.952 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    M2                                                0.000    28.000 r  ETH_RX_ER
                         net (fo=0)                   0.000    28.000    ETH_RX_ER
    M2                   IBUF (Prop_ibuf_I_O)         0.475    28.475 r  ETH_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           0.647    29.123    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_ER
    SLICE_X86Y92         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.679    40.952    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X86Y92                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    40.952    
                         clock uncertainty           -0.035    40.917    
    SLICE_X86Y92         FDRE (Setup_fdre_C_D)       -0.014    40.903    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         40.903    
                         arrival time                         -29.123    
  -------------------------------------------------------------------
                         slack                                 11.780    

Slack (MET) :             11.829ns  (required time - arrival time)
  Source:                 ETH_RX_DV
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.478ns (41.753%)  route 0.667ns (58.247%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.023ns = ( 41.023 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    N1                                                0.000    28.000 r  ETH_RX_DV
                         net (fo=0)                   0.000    28.000    ETH_RX_DV
    N1                   IBUF (Prop_ibuf_I_O)         0.478    28.478 r  ETH_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           0.667    29.145    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_DV
    SLICE_X89Y98         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.750    41.023    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X89Y98                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    41.023    
                         clock uncertainty           -0.035    40.988    
    SLICE_X89Y98         FDRE (Setup_fdre_C_D)       -0.014    40.974    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -29.145    
  -------------------------------------------------------------------
                         slack                                 11.829    

Slack (MET) :             35.562ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_5/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.589ns (14.592%)  route 3.447ns (85.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 43.277 - 40.000 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.397     3.833    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X77Y128                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.379     4.212 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=37, routed)          2.687     6.900    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.105     7.005 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT61/O
                         net (fo=1, routed)           0.760     7.765    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT6
    SLICE_X84Y141        LUT6 (Prop_lut6_I5_O)        0.105     7.870 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT62/O
                         net (fo=1, routed)           0.000     7.870    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]_GND_11_o_wide_mux_110_OUT[5]
    SLICE_X84Y141        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_5/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.907    43.277    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y141                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_5/C
                         clock pessimism              0.114    43.391    
                         clock uncertainty           -0.035    43.356    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.076    43.432    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_5
  -------------------------------------------------------------------
                         required time                         43.432    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                 35.562    

Slack (MET) :             35.864ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.589ns (14.714%)  route 3.414ns (85.286%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 43.548 - 40.000 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.397     3.833    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X77Y128                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.379     4.212 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_3/Q
                         net (fo=28, routed)          2.690     6.902    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]
    SLICE_X79Y143        LUT6 (Prop_lut6_I1_O)        0.105     7.007 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT11/O
                         net (fo=1, routed)           0.724     7.731    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT1
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.105     7.836 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT12/O
                         net (fo=1, routed)           0.000     7.836    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]_GND_11_o_wide_mux_110_OUT[0]
    SLICE_X78Y143        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.178    43.548    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X78Y143                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_0/C
                         clock pessimism              0.114    43.662    
                         clock uncertainty           -0.035    43.627    
    SLICE_X78Y143        FDRE (Setup_fdre_C_D)        0.074    43.701    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_0
  -------------------------------------------------------------------
                         required time                         43.701    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                 35.864    

Slack (MET) :             35.879ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.589ns (14.851%)  route 3.377ns (85.149%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 43.525 - 40.000 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.397     3.833    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X77Y128                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.379     4.212 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_3/Q
                         net (fo=28, routed)          2.839     7.052    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]
    SLICE_X79Y143        LUT6 (Prop_lut6_I1_O)        0.105     7.157 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT21/O
                         net (fo=1, routed)           0.538     7.695    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT2
    SLICE_X78Y142        LUT6 (Prop_lut6_I5_O)        0.105     7.800 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT22/O
                         net (fo=1, routed)           0.000     7.800    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]_GND_11_o_wide_mux_110_OUT[1]
    SLICE_X78Y142        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.155    43.525    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X78Y142                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_1/C
                         clock pessimism              0.114    43.640    
                         clock uncertainty           -0.035    43.604    
    SLICE_X78Y142        FDRE (Setup_fdre_C_D)        0.074    43.678    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_1
  -------------------------------------------------------------------
                         required time                         43.678    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                 35.879    

Slack (MET) :             36.018ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_5/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.798ns (20.631%)  route 3.070ns (79.369%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.339ns = ( 43.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.127     3.564    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X82Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDRE (Prop_fdre_C_Q)         0.348     3.912 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_0/Q
                         net (fo=6, routed)           1.226     5.138    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData[0]
    SLICE_X81Y126        LUT2 (Prop_lut2_I1_O)        0.240     5.378 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsFb<7>_xo<0>1/O
                         net (fo=13, routed)          1.021     6.399    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsFb[7]
    SLICE_X81Y129        LUT6 (Prop_lut6_I1_O)        0.105     6.504 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd05b[7]_reduce_xor_891_xo<0>_SW1/O
                         net (fo=1, routed)           0.823     7.327    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N268
    SLICE_X81Y128        LUT6 (Prop_lut6_I5_O)        0.105     7.432 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd05b[7]_reduce_xor_891_xo<0>/O
                         net (fo=1, routed)           0.000     7.432    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd05b[7]_reduce_xor_89_o
    SLICE_X81Y128        FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_5/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.968    43.339    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X81Y128                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_5/C
                         clock pessimism              0.114    43.453    
                         clock uncertainty           -0.035    43.417    
    SLICE_X81Y128        FDSE (Setup_fdse_C_D)        0.032    43.449    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_5
  -------------------------------------------------------------------
                         required time                         43.449    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                 36.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.603%)  route 0.306ns (59.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.181     1.454    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y132                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y132        FDRE (Prop_fdre_C_Q)         0.164     1.618 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType_1/Q
                         net (fo=1, routed)           0.306     1.924    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpType[1]
    SLICE_X80Y131        LUT6 (Prop_lut6_I3_O)        0.045     1.969 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_178_OUT<1>1/O
                         net (fo=1, routed)           0.000     1.969    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_178_OUT[1]
    SLICE_X80Y131        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.521     1.982    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y131                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1/C
                         clock pessimism             -0.219     1.763    
    SLICE_X80Y131        FDRE (Hold_fdre_C_D)         0.121     1.884    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_1
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData_7/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.948%)  route 0.566ns (80.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.660     0.933    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X87Y87                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/Q
                         net (fo=2, routed)           0.566     1.639    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/irMiiRxData[3]
    SLICE_X84Y124        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData_7/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.247     1.708    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y124                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData_7/C
                         clock pessimism             -0.219     1.489    
    SLICE_X84Y124        FDRE (Hold_fdre_C_D)         0.063     1.552    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxData_7
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxSel_2/C
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_5/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.173%)  route 0.199ns (48.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.248     1.520    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X76Y133                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxSel_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y133        FDCE (Prop_fdce_C_Q)         0.164     1.684 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxSel_2/Q
                         net (fo=9, routed)           0.199     1.884    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxSel[2]
    SLICE_X76Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.929 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_193_OUT<5>1/O
                         net (fo=1, routed)           0.000     1.929    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_193_OUT[5]
    SLICE_X76Y132        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_5/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.473     1.934    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X76Y132                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_5/C
                         clock pessimism             -0.219     1.715    
    SLICE_X76Y132        FDRE (Hold_fdre_C_D)         0.121     1.836    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_5
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeMcChk_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.662%)  route 0.137ns (42.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.088     1.361    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X83Y129                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeMcChk_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y129        FDRE (Prop_fdre_C_Q)         0.141     1.502 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeMcChk_1/Q
                         net (fo=1, routed)           0.137     1.638    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeMcChk[1]
    SLICE_X83Y130        LUT4 (Prop_lut4_I3_O)        0.045     1.683 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_typeMcChk[1]_GND_11_o_MUX_247_o11/O
                         net (fo=1, routed)           0.000     1.683    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeMcChk[1]_GND_11_o_MUX_247_o
    SLICE_X83Y130        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.254     1.715    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X83Y130                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/C
                         clock pessimism             -0.219     1.496    
    SLICE_X83Y130        FDRE (Hold_fdre_C_D)         0.091     1.587    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeMcChk_2
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay4Code_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.095%)  route 0.235ns (52.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.249     1.522    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X78Y130                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay4Code_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y130        FDRE (Prop_fdre_C_Q)         0.164     1.686 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay4Code_1/Q
                         net (fo=3, routed)           0.235     1.920    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/lay4Code[1]
    SLICE_X80Y131        LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_178_OUT<0>1/O
                         net (fo=1, routed)           0.000     1.965    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_178_OUT[0]
    SLICE_X80Y131        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.521     1.982    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y131                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_0/C
                         clock pessimism             -0.233     1.749    
    SLICE_X80Y131        FDRE (Hold_fdre_C_D)         0.120     1.869    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/typeCode_0
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_6/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_6/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.247ns (56.039%)  route 0.194ns (43.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.075     1.348    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_fdre_C_Q)         0.148     1.496 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_6/Q
                         net (fo=15, routed)          0.194     1.690    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData[6]
    SLICE_X84Y128        LUT3 (Prop_lut3_I2_O)        0.099     1.789 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_macFlowPrm[7]_rxData[7]_mux_208_OUT71/O
                         net (fo=1, routed)           0.000     1.789    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm[7]_rxData[7]_mux_208_OUT[6]
    SLICE_X84Y128        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.325     1.786    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y128                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_6/C
                         clock pessimism             -0.219     1.567    
    SLICE_X84Y128        FDRE (Hold_fdre_C_D)         0.121     1.688    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_6
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_29/C
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_17/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.061%)  route 0.256ns (57.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.182     1.455    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X81Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDSE (Prop_fdse_C_Q)         0.141     1.596 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_29/Q
                         net (fo=8, routed)           0.256     1.852    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal[29]
    SLICE_X80Y128        LUT6 (Prop_lut6_I1_O)        0.045     1.897 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd17b[7]_fcsCal[9]_XOR_105_o_xo<0>1/O
                         net (fo=1, routed)           0.000     1.897    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd17b[7]_fcsCal[9]_XOR_105_o
    SLICE_X80Y128        FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_17/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.430     1.891    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y128                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_17/C
                         clock pessimism             -0.219     1.672    
    SLICE_X80Y128        FDSE (Hold_fdse_C_D)         0.120     1.792    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_17
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_2/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_2/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.956%)  route 0.164ns (50.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.325     1.597    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X76Y131                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.164     1.761 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_2/Q
                         net (fo=1, routed)           0.164     1.926    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData[2]
    SLICE_X76Y129        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.524     1.985    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X76Y129                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_2/C
                         clock pessimism             -0.233     1.752    
    SLICE_X76Y129        FDRE (Hold_fdre_C_D)         0.063     1.815    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_2
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_6/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_14/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.247ns (54.076%)  route 0.210ns (45.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.075     1.348    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y127                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDRE (Prop_fdre_C_Q)         0.148     1.496 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_6/Q
                         net (fo=15, routed)          0.210     1.706    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData[6]
    SLICE_X84Y128        LUT3 (Prop_lut3_I2_O)        0.099     1.805 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_macFlowPrm[15]_rxData[7]_mux_207_OUT71/O
                         net (fo=1, routed)           0.000     1.805    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm[15]_rxData[7]_mux_207_OUT[6]
    SLICE_X84Y128        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_14/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.325     1.786    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X84Y128                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_14/C
                         clock pessimism             -0.219     1.567    
    SLICE_X84Y128        FDRE (Hold_fdre_C_D)         0.121     1.688    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_14
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxSel_1/C
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.034%)  route 0.226ns (51.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.248     1.520    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X76Y133                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxSel_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y133        FDCE (Prop_fdce_C_Q)         0.164     1.684 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxSel_1/Q
                         net (fo=10, routed)          0.226     1.911    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxSel[1]
    SLICE_X76Y132        LUT5 (Prop_lut5_I1_O)        0.045     1.956 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_193_OUT<0>/O
                         net (fo=1, routed)           0.000     1.956    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_193_OUT[0]
    SLICE_X76Y132        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.473     1.934    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X76Y132                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_0/C
                         clock pessimism             -0.219     1.715    
    SLICE_X76Y132        FDRE (Hold_fdre_C_D)         0.121     1.836    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxData_0
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_RX_CLK
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ETH_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     40.000  37.830  RAMB36_X2Y24   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X67Y126  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X67Y126  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X67Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X67Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X67Y126  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X65Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X67Y126  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X67Y126  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000  SLICE_X67Y126  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/arpChk_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X76Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/dlyRxFfRcvd/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X83Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/macFlowPrm_15/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X76Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxDv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X82Y141  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X82Y141  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X76Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orTim/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X77Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X67Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X67Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X65Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X67Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X67Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X73Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/lastWe/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X74Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X79Y129  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X74Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X74Y128  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_3/C



---------------------------------------------------------------------------------------------------
From Clock:  ETH_TX_CLK
  To Clock:  ETH_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       19.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.703ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[2]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 3.708ns (66.977%)  route 1.828ns (33.023%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.287     2.725    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y91                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.379     3.104 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           1.828     4.932    ETH_TXD_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         3.329     8.261 r  ETH_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.261    ETH_TXD[2]
    L2                                                                r  ETH_TXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                 19.703    

Slack (MET) :             19.926ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[0]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 3.690ns (69.002%)  route 1.658ns (30.998%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.254     2.691    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y92                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.379     3.070 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           1.658     4.728    ETH_TXD_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         3.311     8.039 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.039    ETH_TXD[0]
    L3                                                                r  ETH_TXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                 19.926    

Slack (MET) :             20.049ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[3]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 3.689ns (72.710%)  route 1.385ns (27.290%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.405     2.842    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y97                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y97         FDRE (Prop_fdre_C_Q)         0.379     3.221 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           1.385     4.606    ETH_TXD_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.310     7.916 r  ETH_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.916    ETH_TXD[3]
    K3                                                                r  ETH_TXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 20.049    

Slack (MET) :             20.100ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[1]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 3.735ns (72.786%)  route 1.397ns (27.214%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.295     2.733    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X88Y93                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDRE (Prop_fdre_C_Q)         0.433     3.166 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           1.397     4.562    ETH_TXD_OBUF[1]
    L4                   OBUF (Prop_obuf_I_O)         3.302     7.865 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.865    ETH_TXD[1]
    L4                                                                r  ETH_TXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                 20.100    

Slack (MET) :             20.124ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TX_EN
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 3.703ns (70.264%)  route 1.567ns (29.736%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -2.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.133     2.570    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X89Y87                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.379     2.949 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           1.567     4.516    ETH_TX_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.324     7.841 r  ETH_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.841    ETH_TX_EN
    M1                                                                r  ETH_TX_EN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                 20.124    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.694ns (19.005%)  route 2.958ns (80.995%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 43.011 - 40.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.814     3.251    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X83Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDCE (Prop_fdce_C_Q)         0.379     3.630 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/Q
                         net (fo=5, routed)           1.467     5.097    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[8]
    SLICE_X80Y120        LUT3 (Prop_lut3_I0_O)        0.105     5.202 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>_SW0/O
                         net (fo=1, routed)           0.665     5.867    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N56
    SLICE_X82Y119        LUT6 (Prop_lut6_I5_O)        0.105     5.972 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.356     6.328    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X83Y122        LUT2 (Prop_lut2_I1_O)        0.105     6.433 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.470     6.903    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_10
    RAMB18_X3Y49         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.640    43.011    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X3Y49                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.276    43.287    
                         clock uncertainty           -0.035    43.252    
    RAMB18_X3Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.865    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         42.865    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             36.081ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.694ns (19.645%)  route 2.839ns (80.355%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 43.011 - 40.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.814     3.251    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X83Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDCE (Prop_fdce_C_Q)         0.379     3.630 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/Q
                         net (fo=5, routed)           1.467     5.097    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[8]
    SLICE_X80Y120        LUT3 (Prop_lut3_I0_O)        0.105     5.202 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>_SW0/O
                         net (fo=1, routed)           0.665     5.867    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N56
    SLICE_X82Y119        LUT6 (Prop_lut6_I5_O)        0.105     5.972 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.352     6.324    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X83Y122        LUT2 (Prop_lut2_I1_O)        0.105     6.429 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.355     6.784    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_9
    RAMB18_X3Y48         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.640    43.011    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X3Y48                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.276    43.287    
                         clock uncertainty           -0.035    43.252    
    RAMB18_X3Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.865    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         42.865    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 36.081    

Slack (MET) :             36.097ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.775ns (22.414%)  route 2.683ns (77.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 42.884 - 40.000 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.000     3.438    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y119                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.379     3.817 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/Q
                         net (fo=4, routed)           1.159     4.976    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData[1]
    SLICE_X87Y114        LUT2 (Prop_lut2_I1_O)        0.128     5.104 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1/O
                         net (fo=13, routed)          1.524     6.628    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsFb[6]
    SLICE_X83Y117        LUT6 (Prop_lut6_I1_O)        0.268     6.896 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n04764/O
                         net (fo=1, routed)           0.000     6.896    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[12]
    SLICE_X83Y117        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.513    42.884    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X83Y117                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_12/C
                         clock pessimism              0.114    42.998    
                         clock uncertainty           -0.035    42.963    
    SLICE_X83Y117        FDCE (Setup_fdce_C_D)        0.030    42.993    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_12
  -------------------------------------------------------------------
                         required time                         42.993    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                 36.097    

Slack (MET) :             36.218ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_8/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.924ns (28.410%)  route 2.328ns (71.590%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 42.810 - 40.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.622     3.060    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X83Y105                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.379     3.439 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_8/Q
                         net (fo=5, routed)           1.597     5.036    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa[8]
    SLICE_X85Y106        LUT4 (Prop_lut4_I1_O)        0.105     5.141 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_lut<4>/O
                         net (fo=1, routed)           0.000     5.141    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_lut[4]
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.581 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_cy<4>_CARRY4/CO[3]
                         net (fo=2, routed)           0.731     6.312    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
    RAMB18_X3Y42         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.438    42.810    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X3Y42                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.143    42.953    
                         clock uncertainty           -0.035    42.917    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.530    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         42.530    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                 36.218    

Slack (MET) :             36.564ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_6/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.775ns (25.989%)  route 2.207ns (74.011%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 42.873 - 40.000 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.000     3.438    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y119                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_fdre_C_Q)         0.379     3.817 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_1/Q
                         net (fo=4, routed)           1.159     4.976    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData[1]
    SLICE_X87Y114        LUT2 (Prop_lut2_I1_O)        0.128     5.104 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1/O
                         net (fo=13, routed)          1.048     6.152    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsFb[6]
    SLICE_X85Y117        LUT6 (Prop_lut6_I1_O)        0.268     6.420 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n047629/O
                         net (fo=1, routed)           0.000     6.420    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[6]
    SLICE_X85Y117        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.502    42.873    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y117                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_6/C
                         clock pessimism              0.114    42.987    
                         clock uncertainty           -0.035    42.952    
    SLICE_X85Y117        FDCE (Setup_fdce_C_D)        0.032    42.984    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_6
  -------------------------------------------------------------------
                         required time                         42.984    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                 36.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.498%)  route 0.235ns (62.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.818     1.093    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y118                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.141     1.234 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_9/Q
                         net (fo=2, routed)           0.235     1.469    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr[9]
    SLICE_X87Y114        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.050     1.512    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y114                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/C
                         clock pessimism             -0.219     1.293    
    SLICE_X87Y114        FDRE (Hold_fdre_C_D)         0.066     1.359    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.017%)  route 0.211ns (59.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.818     1.093    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y118                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.141     1.234 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/Q
                         net (fo=2, routed)           0.211     1.445    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr[10]
    SLICE_X85Y112        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.021     1.483    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y112                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
                         clock pessimism             -0.219     1.264    
    SLICE_X85Y112        FDRE (Hold_fdre_C_D)         0.070     1.334    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orSof/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
                            (rising edge-triggered cell SRL16E clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.078%)  route 0.128ns (49.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.844     1.118    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X83Y106                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orSof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.128     1.246 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orSof/Q
                         net (fo=13, routed)          0.128     1.373    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orSof
    SLICE_X84Y106        SRL16E                                       r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.975     1.437    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X84Y106                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                         clock pessimism             -0.236     1.201    
    SLICE_X84Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.249    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.165%)  route 0.275ns (56.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.823     1.097    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X84Y118                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.164     1.261 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/Q
                         net (fo=1, routed)           0.275     1.536    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[8]
    SLICE_X82Y115        LUT3 (Prop_lut3_I1_O)        0.045     1.581 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT101/O
                         net (fo=1, routed)           0.000     1.581    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[8]
    SLICE_X82Y115        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.109     1.571    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y115                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/C
                         clock pessimism             -0.219     1.352    
    SLICE_X82Y115        FDRE (Hold_fdre_C_D)         0.092     1.444    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_0/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memLen_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.267%)  route 0.193ns (57.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.790     1.064    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y104                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDCE (Prop_fdce_C_Q)         0.141     1.205 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_0/Q
                         net (fo=1, routed)           0.193     1.398    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen[0]
    SLICE_X87Y106        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memLen_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.978     1.440    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y106                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memLen_0/C
                         clock pessimism             -0.236     1.204    
    SLICE_X87Y106        FDRE (Hold_fdre_C_D)         0.047     1.251    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memLen_0
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_6/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.227ns (55.837%)  route 0.180ns (44.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.923     1.197    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y121                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y121        FDRE (Prop_fdre_C_Q)         0.128     1.325 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/prmblData_0/Q
                         net (fo=4, routed)           0.180     1.504    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/prmblData[0]
    SLICE_X82Y122        LUT5 (Prop_lut5_I4_O)        0.099     1.603 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_88_OUT<6>1/O
                         net (fo=1, routed)           0.000     1.603    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_88_OUT[6]
    SLICE_X82Y122        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.171     1.634    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X82Y122                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_6/C
                         clock pessimism             -0.292     1.341    
    SLICE_X82Y122        FDRE (Hold_fdre_C_D)         0.092     1.433    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_6
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                            (rising edge-triggered cell FDSE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/ipgOk/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.687%)  route 0.283ns (60.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.681     0.955    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y100                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDSE (Prop_fdse_C_Q)         0.141     1.096 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/Q
                         net (fo=12, routed)          0.283     1.379    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/muxTxEn[1]
    SLICE_X85Y102        LUT3 (Prop_lut3_I0_O)        0.045     1.424 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/muxTxEn[1]_ipgCnt[8]_AND_45_o1/O
                         net (fo=1, routed)           0.000     1.424    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/muxTxEn[1]_ipgCnt[8]_AND_45_o
    SLICE_X85Y102        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/ipgOk/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.922     1.384    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y102                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/ipgOk/C
                         clock pessimism             -0.232     1.152    
    SLICE_X85Y102        FDCE (Hold_fdce_C_D)         0.092     1.244    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/ipgOk
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.138%)  route 0.158ns (45.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.933     1.207    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X85Y114                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDCE (Prop_fdce_C_Q)         0.141     1.348 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_27/Q
                         net (fo=8, routed)           0.158     1.506    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal[27]
    SLICE_X83Y115        LUT6 (Prop_lut6_I2_O)        0.045     1.551 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     1.551    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X83Y115        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.109     1.571    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X83Y115                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.292     1.279    
    SLICE_X83Y115        FDCE (Hold_fdce_C_D)         0.091     1.370    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.839     1.113    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X88Y106                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDRE (Prop_fdre_C_Q)         0.148     1.261 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/Q
                         net (fo=1, routed)           0.057     1.318    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[3]
    SLICE_X88Y106        LUT3 (Prop_lut3_I1_O)        0.098     1.416 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT51/O
                         net (fo=1, routed)           0.000     1.416    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[3]
    SLICE_X88Y106        FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.971     1.433    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X88Y106                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/C
                         clock pessimism             -0.320     1.113    
    SLICE_X88Y106        FDRE (Hold_fdre_C_D)         0.120     1.233    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDSE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_2/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.312%)  route 0.184ns (49.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         0.866     1.140    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X86Y110                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDSE (Prop_fdse_C_Q)         0.141     1.281 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/Q
                         net (fo=8, routed)           0.184     1.465    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[0]
    SLICE_X87Y108        LUT3 (Prop_lut3_I1_O)        0.045     1.510 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<2>11/O
                         net (fo=1, routed)           0.000     1.510    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[2]
    SLICE_X87Y108        FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.047     1.509    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X87Y108                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_2/C
                         clock pessimism             -0.277     1.232    
    SLICE_X87Y108        FDCE (Hold_fdce_C_D)         0.091     1.323    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_2
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_TX_CLK
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ETH_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528  RAMB18_X3Y42   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X3Y48   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X3Y49   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     40.000  37.830  RAMB18_X3Y42   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000     40.000  39.000  SLICE_X86Y110  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
Min Period        n/a     FDSE/C              n/a            1.000     40.000  39.000  SLICE_X86Y110  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X85Y112  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X86Y110  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X86Y110  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000  SLICE_X86Y110  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X84Y106  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X84Y106  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500  SLICE_X86Y112  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X86Y112  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X83Y117  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_12/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X85Y117  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_14/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X83Y117  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_20/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X85Y117  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_22/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X85Y117  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X87Y112  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X84Y106  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     20.000  19.146  SLICE_X84Y106  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X85Y117  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_14/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X85Y117  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_22/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X85Y117  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X87Y106  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X86Y113  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxFcsSel_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500  SLICE_X86Y113  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxFcsSel_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X81Y113  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500  SLICE_X81Y113  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxSof/C



---------------------------------------------------------------------------------------------------
From Clock:  EXTCLK50M
  To Clock:  EXTCLK50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXTCLK50M
Waveform:           { 0 10 }
Period:             20.000
Sources:            { EXTCLK50M }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000     10.000  7.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKIN1
  To Clock:  CLKIN1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKIN1
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000     20.000  15.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack       19.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.216ns  (required time - arrival time)
  Source:                 ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ResetManager_0/DelayedTcpOpenAckBothEdge_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M fall@20.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.379ns (56.481%)  route 0.292ns (43.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.097ns = ( 19.903 - 20.000 ) 
    Source Clock Delay      (SCD):    0.395ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.603     0.395    ResetManager_0/PulseExtender_TcpOpenAck/SCK_DAC_OBUF
    SLICE_X5Y43                                                       r  ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.379     0.774 r  ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/Q
                         net (fo=1, routed)           0.292     1.066    ResetManager_0/DOUT
    SLICE_X4Y43          FDCE                                         r  ResetManager_0/DelayedTcpOpenAckBothEdge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M fall edge)   20.000    20.000 f  
    D18                                               0.000    20.000 f  EXTCLK50M
                         net (fo=0)                   0.000    20.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 f  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    22.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    16.037 f  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    16.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.968 f  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    18.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    18.418 f  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.485    19.903    ResetManager_0/Clk_N
    SLICE_X4Y43                                                       r  ResetManager_0/DelayedTcpOpenAckBothEdge_reg/C  (IS_INVERTED)
                         clock pessimism              0.467    20.371    
                         clock uncertainty           -0.046    20.325    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)       -0.043    20.282    ResetManager_0/DelayedTcpOpenAckBothEdge_reg
  -------------------------------------------------------------------
                         required time                         20.282    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 19.216    

Slack (MET) :             28.679ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TriggerWidth_0/width_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        11.256ns  (logic 0.552ns (4.904%)  route 10.704ns (95.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 39.688 - 40.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.358     0.150    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X70Y139                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y139        FDCE (Prop_fdce_C_Q)         0.433     0.583 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/Q
                         net (fo=36, routed)         10.704    11.287    WRAP_SiTCP_GMII_XC7A_32K_0/RBCP_WD[7]
    SLICE_X13Y79         LUT2 (Prop_lut2_I0_O)        0.119    11.406 r  WRAP_SiTCP_GMII_XC7A_32K_0/width_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    11.406    TriggerWidth_0/I8[7]
    SLICE_X13Y79         FDRE                                         r  TriggerWidth_0/width_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.270    39.688    TriggerWidth_0/SCK_DAC_OBUF
    SLICE_X13Y79                                                      r  TriggerWidth_0/width_cnt_reg[7]/C
                         clock pessimism              0.373    40.062    
                         clock uncertainty           -0.046    40.016    
    SLICE_X13Y79         FDRE (Setup_fdre_C_D)        0.069    40.085    TriggerWidth_0/width_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.085    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                 28.679    

Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SelectableLogic_0/Pattern_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 0.547ns (5.226%)  route 9.920ns (94.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.310ns = ( 39.690 - 40.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.358     0.150    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X70Y139                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y139        FDCE (Prop_fdce_C_Q)         0.433     0.583 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/Q
                         net (fo=36, routed)          9.519    10.102    WRAP_SiTCP_GMII_XC7A_32K_0/RBCP_WD[7]
    SLICE_X31Y59         LUT5 (Prop_lut5_I4_O)        0.114    10.216 r  WRAP_SiTCP_GMII_XC7A_32K_0/Pattern[7]_i_2/O
                         net (fo=1, routed)           0.401    10.617    SelectableLogic_0/I12[7]
    SLICE_X31Y60         FDRE                                         r  SelectableLogic_0/Pattern_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.272    39.690    SelectableLogic_0/SCK_DAC_OBUF
    SLICE_X31Y60                                                      r  SelectableLogic_0/Pattern_reg[7]/C
                         clock pessimism              0.373    40.064    
                         clock uncertainty           -0.046    40.018    
    SLICE_X31Y60         FDRE (Setup_fdre_C_D)       -0.211    39.807    SelectableLogic_0/Pattern_reg[7]
  -------------------------------------------------------------------
                         required time                         39.807    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                 29.189    

Slack (MET) :             29.569ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GlobalSender_0/TCP_Sender_32bit_0/FSM_sequential_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.777ns (7.518%)  route 9.558ns (92.482%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.165ns = ( 39.835 - 40.000 ) 
    Source Clock Delay      (SCD):    0.303ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.511     0.303    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X53Y161                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y161        FDRE (Prop_fdre_C_Q)         0.379     0.682 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=67, routed)          5.100     5.782    WRAP_SiTCP_GMII_XC7A_32K_0/O2[0]
    SLICE_X19Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.906 f  WRAP_SiTCP_GMII_XC7A_32K_0/FSM_sequential_CurrentState[0]_i_2__6/O
                         net (fo=1, routed)           4.458    10.364    GlobalSender_0/TCP_Sender_32bit_0/I1
    SLICE_X19Y151        LUT6 (Prop_lut6_I1_O)        0.274    10.638 r  GlobalSender_0/TCP_Sender_32bit_0/FSM_sequential_CurrentState[0]_i_1__9/O
                         net (fo=1, routed)           0.000    10.638    GlobalSender_0/TCP_Sender_32bit_0/n_0_FSM_sequential_CurrentState[0]_i_1__9
    SLICE_X19Y151        FDCE                                         r  GlobalSender_0/TCP_Sender_32bit_0/FSM_sequential_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.417    39.835    GlobalSender_0/TCP_Sender_32bit_0/CLK
    SLICE_X19Y151                                                     r  GlobalSender_0/TCP_Sender_32bit_0/FSM_sequential_CurrentState_reg[0]/C
                         clock pessimism              0.387    40.223    
                         clock uncertainty           -0.046    40.177    
    SLICE_X19Y151        FDCE (Setup_fdce_C_D)        0.030    40.207    GlobalSender_0/TCP_Sender_32bit_0/FSM_sequential_CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         40.207    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                 29.569    

Slack (MET) :             29.845ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SelectableLogic_0/HitNumThreshold_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        10.057ns  (logic 0.538ns (5.350%)  route 9.519ns (94.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.309ns = ( 39.691 - 40.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.358     0.150    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X70Y139                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y139        FDCE (Prop_fdce_C_Q)         0.433     0.583 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/Q
                         net (fo=36, routed)          9.519    10.102    WRAP_SiTCP_GMII_XC7A_32K_0/RBCP_WD[7]
    SLICE_X31Y59         LUT5 (Prop_lut5_I4_O)        0.105    10.207 r  WRAP_SiTCP_GMII_XC7A_32K_0/HitNumThreshold[7]_i_2/O
                         net (fo=1, routed)           0.000    10.207    SelectableLogic_0/I87[7]
    SLICE_X31Y59         FDRE                                         r  SelectableLogic_0/HitNumThreshold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.273    39.691    SelectableLogic_0/SCK_DAC_OBUF
    SLICE_X31Y59                                                      r  SelectableLogic_0/HitNumThreshold_reg[7]/C
                         clock pessimism              0.373    40.065    
                         clock uncertainty           -0.046    40.019    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.033    40.052    SelectableLogic_0/HitNumThreshold_reg[7]
  -------------------------------------------------------------------
                         required time                         40.052    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                 29.845    

Slack (MET) :             29.936ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 2.909ns (30.461%)  route 6.641ns (69.539%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.264ns = ( 39.736 - 40.000 ) 
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.399     0.191    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/SCK_DAC_OBUF
    RAMB18_X1Y40                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.316 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/DOBDO[1]
                         net (fo=1, routed)           2.101     4.416    MHTDC_0/MHTDC_EventBuffer_Trailing/n_18_DualPortRam_1
    SLICE_X9Y100         LUT3 (Prop_lut3_I0_O)        0.124     4.540 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[19]_i_3/O
                         net (fo=2, routed)           1.316     5.856    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/O3[2]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.288     6.144 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/DOUT[19]_i_2__0/O
                         net (fo=2, routed)           0.755     6.899    GlobalGatherer_0/TDC_Gatherer_0/I5[19]
    SLICE_X13Y119        LUT6 (Prop_lut6_I3_O)        0.267     7.166 r  GlobalGatherer_0/TDC_Gatherer_0/FSM_sequential_CurrentState[1]_i_1__3/O
                         net (fo=7, routed)           1.743     8.908    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/pwropt
    SLICE_X8Y103         LUT4 (Prop_lut4_I3_O)        0.105     9.013 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0_ENBWREN_cooolgate_en_gate_38/O
                         net (fo=1, routed)           0.727     9.741    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0_ENBWREN_cooolgate_en_sig_15
    RAMB36_X0Y18         RAMB36E1                                     r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.317    39.736    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/SCK_DAC_OBUF
    RAMB36_X0Y18                                                      r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0/CLKBWRCLK
                         clock pessimism              0.373    40.109    
                         clock uncertainty           -0.046    40.063    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    39.676    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0
  -------------------------------------------------------------------
                         required time                         39.676    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 29.936    

Slack (MET) :             29.967ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 2.909ns (30.389%)  route 6.663ns (69.611%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.295ns = ( 39.705 - 40.000 ) 
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.399     0.191    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/SCK_DAC_OBUF
    RAMB18_X1Y40                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.316 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/DOBDO[1]
                         net (fo=1, routed)           2.101     4.416    MHTDC_0/MHTDC_EventBuffer_Trailing/n_18_DualPortRam_1
    SLICE_X9Y100         LUT3 (Prop_lut3_I0_O)        0.124     4.540 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[19]_i_3/O
                         net (fo=2, routed)           1.316     5.856    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/O3[2]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.288     6.144 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/DOUT[19]_i_2__0/O
                         net (fo=2, routed)           0.755     6.899    GlobalGatherer_0/TDC_Gatherer_0/I5[19]
    SLICE_X13Y119        LUT6 (Prop_lut6_I3_O)        0.267     7.166 r  GlobalGatherer_0/TDC_Gatherer_0/FSM_sequential_CurrentState[1]_i_1__3/O
                         net (fo=7, routed)           1.169     8.335    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/pwropt
    SLICE_X13Y107        LUT4 (Prop_lut4_I3_O)        0.105     8.440 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0_ENBWREN_cooolgate_en_gate_40/O
                         net (fo=1, routed)           1.323     9.763    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0_ENBWREN_cooolgate_en_sig_16
    RAMB36_X1Y21         RAMB36E1                                     r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.287    39.705    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/SCK_DAC_OBUF
    RAMB36_X1Y21                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0/CLKBWRCLK
                         clock pessimism              0.458    40.163    
                         clock uncertainty           -0.046    40.117    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    39.730    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 29.967    

Slack (MET) :             30.011ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SelectableLogic_0/AndLogicChannel2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.887ns  (logic 0.538ns (5.441%)  route 9.349ns (94.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 39.688 - 40.000 ) 
    Source Clock Delay      (SCD):    0.150ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.358     0.150    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X70Y139                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y139        FDCE (Prop_fdce_C_Q)         0.433     0.583 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/Q
                         net (fo=36, routed)          9.349     9.932    WRAP_SiTCP_GMII_XC7A_32K_0/RBCP_WD[7]
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.105    10.037 r  WRAP_SiTCP_GMII_XC7A_32K_0/AndLogicChannel2[31]_i_2/O
                         net (fo=1, routed)           0.000    10.037    SelectableLogic_0/I50
    SLICE_X45Y57         FDRE                                         r  SelectableLogic_0/AndLogicChannel2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.270    39.688    SelectableLogic_0/SCK_DAC_OBUF
    SLICE_X45Y57                                                      r  SelectableLogic_0/AndLogicChannel2_reg[31]/C
                         clock pessimism              0.373    40.062    
                         clock uncertainty           -0.046    40.016    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.032    40.048    SelectableLogic_0/AndLogicChannel2_reg[31]
  -------------------------------------------------------------------
                         required time                         40.048    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                 30.011    

Slack (MET) :             30.019ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 2.909ns (30.724%)  route 6.559ns (69.276%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.263ns = ( 39.737 - 40.000 ) 
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.399     0.191    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/SCK_DAC_OBUF
    RAMB18_X1Y40                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.316 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/DOBDO[1]
                         net (fo=1, routed)           2.101     4.416    MHTDC_0/MHTDC_EventBuffer_Trailing/n_18_DualPortRam_1
    SLICE_X9Y100         LUT3 (Prop_lut3_I0_O)        0.124     4.540 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[19]_i_3/O
                         net (fo=2, routed)           1.316     5.856    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/O3[2]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.288     6.144 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/DOUT[19]_i_2__0/O
                         net (fo=2, routed)           0.755     6.899    GlobalGatherer_0/TDC_Gatherer_0/I5[19]
    SLICE_X13Y119        LUT6 (Prop_lut6_I3_O)        0.267     7.166 r  GlobalGatherer_0/TDC_Gatherer_0/FSM_sequential_CurrentState[1]_i_1__3/O
                         net (fo=7, routed)           1.622     8.788    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/pwropt
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.105     8.893 r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1_ENBWREN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.766     9.659    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1_ENBWREN_cooolgate_en_sig_6
    RAMB18_X0Y38         RAMB18E1                                     r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.318    39.737    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/SCK_DAC_OBUF
    RAMB18_X0Y38                                                      r  MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1/CLKBWRCLK
                         clock pessimism              0.373    40.110    
                         clock uncertainty           -0.046    40.064    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    39.677    MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1
  -------------------------------------------------------------------
                         required time                         39.677    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                 30.019    

Slack (MET) :             30.034ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 2.909ns (30.516%)  route 6.624ns (69.484%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.295ns = ( 39.705 - 40.000 ) 
    Source Clock Delay      (SCD):    0.191ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.399     0.191    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/SCK_DAC_OBUF
    RAMB18_X1Y40                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.316 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/DOBDO[1]
                         net (fo=1, routed)           2.101     4.416    MHTDC_0/MHTDC_EventBuffer_Trailing/n_18_DualPortRam_1
    SLICE_X9Y100         LUT3 (Prop_lut3_I0_O)        0.124     4.540 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DOUT[19]_i_3/O
                         net (fo=2, routed)           1.316     5.856    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/O3[2]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.288     6.144 f  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/DOUT[19]_i_2__0/O
                         net (fo=2, routed)           0.755     6.899    GlobalGatherer_0/TDC_Gatherer_0/I5[19]
    SLICE_X13Y119        LUT6 (Prop_lut6_I3_O)        0.267     7.166 r  GlobalGatherer_0/TDC_Gatherer_0/FSM_sequential_CurrentState[1]_i_1__3/O
                         net (fo=7, routed)           1.140     8.305    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/pwropt
    SLICE_X13Y102        LUT2 (Prop_lut2_I1_O)        0.105     8.410 r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1_ENBWREN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           1.313     9.724    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1_ENBWREN_cooolgate_en_sig_8
    RAMB18_X1Y40         RAMB18E1                                     r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.287    39.705    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/SCK_DAC_OBUF
    RAMB18_X1Y40                                                      r  MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKBWRCLK
                         clock pessimism              0.486    40.191    
                         clock uncertainty           -0.046    40.145    
    RAMB18_X1Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    39.758    MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1
  -------------------------------------------------------------------
                         required time                         39.758    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                 30.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/memWd_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.560    -0.326    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X62Y139                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/memWd_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.162 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/memWd_6/Q
                         net (fo=1, routed)           0.103    -0.058    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/memWd[6]
    RAMB18_X1Y55         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.869    -0.496    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    RAMB18_X1Y55                                                      r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
                         clock pessimism              0.225    -0.271    
    RAMB18_X1Y55         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.116    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.805%)  route 0.160ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.564    -0.322    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X29Y139                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.160    -0.020    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD4
    SLICE_X30Y138        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.833    -0.532    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y138                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/CLK
                         clock pessimism              0.246    -0.286    
    SLICE_X30Y138        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.086    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.805%)  route 0.160ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.564    -0.322    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X29Y139                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.160    -0.020    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD4
    SLICE_X30Y138        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.833    -0.532    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y138                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/CLK
                         clock pessimism              0.246    -0.286    
    SLICE_X30Y138        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.086    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.805%)  route 0.160ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.564    -0.322    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X29Y139                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.160    -0.020    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD4
    SLICE_X30Y138        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.833    -0.532    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y138                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/CLK
                         clock pessimism              0.246    -0.286    
    SLICE_X30Y138        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.086    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.805%)  route 0.160ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.564    -0.322    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X29Y139                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.160    -0.020    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD4
    SLICE_X30Y138        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.833    -0.532    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y138                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/CLK
                         clock pessimism              0.246    -0.286    
    SLICE_X30Y138        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.086    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.805%)  route 0.160ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.564    -0.322    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X29Y139                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.160    -0.020    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD4
    SLICE_X30Y138        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.833    -0.532    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y138                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC/CLK
                         clock pessimism              0.246    -0.286    
    SLICE_X30Y138        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.086    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.805%)  route 0.160ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.564    -0.322    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X29Y139                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.160    -0.020    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD4
    SLICE_X30Y138        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.833    -0.532    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y138                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC_D1/CLK
                         clock pessimism              0.246    -0.286    
    SLICE_X30Y138        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.086    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.805%)  route 0.160ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.564    -0.322    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X29Y139                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.160    -0.020    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD4
    SLICE_X30Y138        RAMS32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.833    -0.532    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y138                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD/CLK
                         clock pessimism              0.246    -0.286    
    SLICE_X30Y138        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.086    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.805%)  route 0.160ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.564    -0.322    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X29Y139                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[5]/Q
                         net (fo=25, routed)          0.160    -0.020    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD4
    SLICE_X30Y138        RAMS32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.833    -0.532    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y138                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD_D1/CLK
                         clock pessimism              0.246    -0.286    
    SLICE_X30Y138        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.086    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.271%)  route 0.270ns (65.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.564    -0.322    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X29Y139                                                     r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/PrevAddress_reg[2]/Q
                         net (fo=25, routed)          0.270     0.090    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD1
    SLICE_X30Y138        RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.833    -0.532    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X30Y138                                                     r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/CLK
                         clock pessimism              0.246    -0.286    
    SLICE_X30Y138        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.023    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25M
Waveform:           { 0 20 }
Period:             40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528   RAMB18_X2Y50     WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472     40.000  37.528   RAMB18_X1Y55     WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y52     ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y51     ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y48     ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X1Y49     ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y49     ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y47     ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y48     ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     40.000  37.830   RAMB18_X0Y50     ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y128    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y128    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y128    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y128    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y128    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y128    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y128    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y128    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y130    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X50Y130    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X34Y131    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X34Y131    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X34Y131    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X34Y131    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X34Y131    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X34Y131    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X34Y131    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130     20.000  18.870   SLICE_X34Y131    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X46Y130    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130     20.000  18.870   SLICE_X46Y130    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_66M
  To Clock:  CLK_66M

Setup :            0  Failing Endpoints,  Worst Slack        9.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 0.711ns (14.127%)  route 4.322ns (85.873%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.357     0.149    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X50Y144                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDRE (Prop_fdre_C_Q)         0.433     0.582 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/BitSel_reg[1]/Q
                         net (fo=6, routed)           1.523     2.106    SPI_FLASH_Programmer_0/WriteBuf/I2
    SLICE_X62Y136        LUT6 (Prop_lut6_I2_O)        0.105     2.211 r  SPI_FLASH_Programmer_0/WriteBuf/SPI_MOSI_i_2/O
                         net (fo=1, routed)           0.000     2.211    SPI_FLASH_Programmer_0/WriteBuf/n_0_SPI_MOSI_i_2
    SLICE_X62Y136        MUXF7 (Prop_muxf7_I0_O)      0.173     2.384 r  SPI_FLASH_Programmer_0/WriteBuf/SPI_MOSI_reg_i_1/O
                         net (fo=1, routed)           2.799     5.182    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiMosiPre
    OLOGIC_X0Y98         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    OLOGIC_X0Y98                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/C
                         clock pessimism              0.373    15.125    
                         clock uncertainty           -0.043    15.082    
    OLOGIC_X0Y98         FDRE (Setup_fdre_C_D)       -0.843    14.239    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             10.332ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.484ns (12.454%)  route 3.402ns (87.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.252ns = ( 14.748 - 15.000 ) 
    Source Clock Delay      (SCD):    0.153ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.361     0.153    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X44Y143                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.379     0.532 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.705     1.237    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[0]
    SLICE_X49Y143        LUT2 (Prop_lut2_I0_O)        0.105     1.342 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          2.697     4.039    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    OLOGIC_X0Y88         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.329    14.748    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    OLOGIC_X0Y88                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/C
                         clock pessimism              0.373    15.121    
                         clock uncertainty           -0.043    15.078    
    OLOGIC_X0Y88         FDRE (Setup_fdre_C_D)       -0.707    14.371    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                 10.332    

Slack (MET) :             10.386ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.538ns (14.007%)  route 3.303ns (85.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.148ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.356     0.148    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X50Y143                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y143        FDRE (Prop_fdre_C_Q)         0.433     0.581 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=8, routed)           0.694     1.275    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[2]
    SLICE_X49Y143        LUT3 (Prop_lut3_I0_O)        0.105     1.380 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg[7]_i_1/O
                         net (fo=9, routed)           2.608     3.989    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    OLOGIC_X0Y96         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    OLOGIC_X0Y96                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/C
                         clock pessimism              0.373    15.125    
                         clock uncertainty           -0.043    15.082    
    OLOGIC_X0Y96         FDRE (Setup_fdre_C_D)       -0.707    14.375    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                 10.386    

Slack (MET) :             10.784ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.538ns (14.886%)  route 3.076ns (85.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.148ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.356     0.148    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X50Y143                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y143        FDRE (Prop_fdre_C_Q)         0.433     0.581 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=8, routed)           0.694     1.275    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[2]
    SLICE_X49Y143        LUT3 (Prop_lut3_I0_O)        0.105     1.380 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg[7]_i_1/O
                         net (fo=9, routed)           2.382     3.762    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    ILOGIC_X0Y97         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                         clock pessimism              0.373    15.125    
                         clock uncertainty           -0.043    15.082    
    ILOGIC_X0Y97         FDRE (Setup_fdre_C_CE)      -0.536    14.546    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -3.762    
  -------------------------------------------------------------------
                         slack                                 10.784    

Slack (MET) :             10.867ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.448ns (13.965%)  route 2.760ns (86.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.295ns = ( 14.705 - 15.000 ) 
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.479     0.270    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.448     0.718 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/Q
                         net (fo=2, routed)           2.760     3.478    SPI_FLASH_Programmer_0/ReadBuf/Q[0]
    RAMB36_X1Y28         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.287    14.705    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y28                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.373    15.079    
                         clock uncertainty           -0.043    15.035    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.690    14.345    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                 10.867    

Slack (MET) :             11.317ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.448ns (13.520%)  route 2.866ns (86.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 14.666 - 15.000 ) 
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.479     0.270    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97                                                      r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.448     0.718 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/Q
                         net (fo=2, routed)           2.866     3.584    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/O5[0]
    SLICE_X63Y142        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.248    14.666    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X63Y142                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/C
                         clock pessimism              0.373    15.040    
                         clock uncertainty           -0.043    14.997    
    SLICE_X63Y142        FDRE (Setup_fdre_C_D)       -0.096    14.901    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                 11.317    

Slack (MET) :             12.117ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.484ns (20.984%)  route 1.822ns (79.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 14.663 - 15.000 ) 
    Source Clock Delay      (SCD):    0.153ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.361     0.153    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X44Y143                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.379     0.532 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.705     1.237    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[0]
    SLICE_X49Y143        LUT2 (Prop_lut2_I0_O)        0.105     1.342 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.117     2.460    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X62Y137        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.245    14.663    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y137                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/C
                         clock pessimism              0.379    15.043    
                         clock uncertainty           -0.043    15.000    
    SLICE_X62Y137        FDRE (Setup_fdre_C_R)       -0.423    14.577    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                 12.117    

Slack (MET) :             12.117ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.484ns (20.984%)  route 1.822ns (79.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 14.663 - 15.000 ) 
    Source Clock Delay      (SCD):    0.153ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.361     0.153    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X44Y143                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.379     0.532 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.705     1.237    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[0]
    SLICE_X49Y143        LUT2 (Prop_lut2_I0_O)        0.105     1.342 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.117     2.460    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X62Y137        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.245    14.663    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y137                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[6]/C
                         clock pessimism              0.379    15.043    
                         clock uncertainty           -0.043    15.000    
    SLICE_X62Y137        FDRE (Setup_fdre_C_R)       -0.423    14.577    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                 12.117    

Slack (MET) :             12.117ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.484ns (20.984%)  route 1.822ns (79.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 14.663 - 15.000 ) 
    Source Clock Delay      (SCD):    0.153ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.361     0.153    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X44Y143                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.379     0.532 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.705     1.237    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[0]
    SLICE_X49Y143        LUT2 (Prop_lut2_I0_O)        0.105     1.342 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.117     2.460    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X62Y137        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.245    14.663    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y137                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[7]/C
                         clock pessimism              0.379    15.043    
                         clock uncertainty           -0.043    15.000    
    SLICE_X62Y137        FDRE (Setup_fdre_C_R)       -0.423    14.577    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[7]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                 12.117    

Slack (MET) :             12.117ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.484ns (20.984%)  route 1.822ns (79.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.337ns = ( 14.663 - 15.000 ) 
    Source Clock Delay      (SCD):    0.153ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.361     0.153    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X44Y143                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.379     0.532 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.705     1.237    SPI_FLASH_Programmer_0/SPI_CommandSender_0/Q[0]
    SLICE_X49Y143        LUT2 (Prop_lut2_I0_O)        0.105     1.342 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          1.117     2.460    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X62Y137        FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.373    13.341    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.245    14.663    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y137                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[8]/C
                         clock pessimism              0.379    15.043    
                         clock uncertainty           -0.043    15.000    
    SLICE_X62Y137        FDRE (Setup_fdre_C_R)       -0.423    14.577    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[8]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                 12.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.072%)  route 0.157ns (48.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.559    -0.327    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y137                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.163 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[5]/Q
                         net (fo=3, routed)           0.157    -0.006    SPI_FLASH_Programmer_0/WriteBuf/O4[5]
    RAMB18_X1Y54         RAMB18E1                                     r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.866    -0.499    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X1Y54                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                         clock pessimism              0.225    -0.274    
    RAMB18_X1Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.091    SPI_FLASH_Programmer_0/WriteBuf/RamData_reg
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.260%)  route 0.162ns (49.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.561    -0.325    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y142                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.161 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/Q
                         net (fo=3, routed)           0.162     0.002    SPI_FLASH_Programmer_0/ReadBuf/out[2]
    RAMB36_X1Y28         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.871    -0.494    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y28                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.225    -0.269    
    RAMB36_X1Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.086    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.405%)  route 0.161ns (49.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.562    -0.324    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y143                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.160 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[4]/Q
                         net (fo=3, routed)           0.161     0.002    SPI_FLASH_Programmer_0/ReadBuf/out[4]
    RAMB36_X1Y28         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.871    -0.494    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y28                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.225    -0.269    
    RAMB36_X1Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.086    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.260%)  route 0.162ns (49.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.562    -0.324    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y144                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.160 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/Q
                         net (fo=3, routed)           0.162     0.003    SPI_FLASH_Programmer_0/ReadBuf/out[10]
    RAMB36_X1Y28         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.871    -0.494    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y28                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.225    -0.269    
    RAMB36_X1Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.086    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.046%)  route 0.164ns (49.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.561    -0.325    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y142                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.161 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[1]/Q
                         net (fo=3, routed)           0.164     0.003    SPI_FLASH_Programmer_0/ReadBuf/out[1]
    RAMB36_X1Y28         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.871    -0.494    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y28                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.225    -0.269    
    RAMB36_X1Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.086    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.985%)  route 0.164ns (50.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.562    -0.324    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y143                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.160 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[5]/Q
                         net (fo=3, routed)           0.164     0.004    SPI_FLASH_Programmer_0/ReadBuf/out[5]
    RAMB36_X1Y28         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.871    -0.494    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y28                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.225    -0.269    
    RAMB36_X1Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.086    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.170%)  route 0.186ns (56.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.559    -0.327    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X63Y137                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.186 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.000    SPI_FLASH_Programmer_0/WriteBuf/O4[1]
    RAMB18_X1Y54         RAMB18E1                                     r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.866    -0.499    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X1Y54                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                         clock pessimism              0.225    -0.274    
    RAMB18_X1Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.091    SPI_FLASH_Programmer_0/WriteBuf/RamData_reg
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.930%)  route 0.187ns (57.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.559    -0.327    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X63Y137                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.186 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[0]/Q
                         net (fo=8, routed)           0.187     0.002    SPI_FLASH_Programmer_0/WriteBuf/O4[0]
    RAMB18_X1Y54         RAMB18E1                                     r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.866    -0.499    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X1Y54                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                         clock pessimism              0.225    -0.274    
    RAMB18_X1Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.091    SPI_FLASH_Programmer_0/WriteBuf/RamData_reg
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.931%)  route 0.231ns (62.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.559    -0.327    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X63Y137                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.186 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_RADDR_reg[3]/Q
                         net (fo=5, routed)           0.231     0.045    SPI_FLASH_Programmer_0/WriteBuf/O4[3]
    RAMB18_X1Y54         RAMB18E1                                     r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.866    -0.499    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X1Y54                                                      r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                         clock pessimism              0.225    -0.274    
    RAMB18_X1Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.091    SPI_FLASH_Programmer_0/WriteBuf/RamData_reg
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.841%)  route 0.219ns (57.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.561    -0.325    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X62Y142                                                     r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.161 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/Q
                         net (fo=3, routed)           0.219     0.058    SPI_FLASH_Programmer_0/ReadBuf/out[0]
    RAMB36_X1Y28         RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_6_MMCM_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.871    -0.494    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X1Y28                                                      r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.225    -0.269    
    RAMB36_X1Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.086    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_66M
Waveform:           { 0 7.5 }
Period:             15.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     15.000  12.830   RAMB36_X1Y28     SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     15.000  12.830   RAMB36_X1Y29     SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     15.000  12.830   RAMB18_X1Y54     SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592     15.000  13.408   BUFGCTRL_X0Y22   ClockManager_0/MMCM_0/BUFG_CLK_66M/I
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y98     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y96     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   ILOGIC_X0Y97     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474     15.000  13.526   OLOGIC_X0Y88     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     15.000  13.751   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000     15.000  14.000   SLICE_X44Y143    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   15.000  198.360  MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X51Y142    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X51Y142    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X44Y143    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X51Y142    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y143    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y143    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y144    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y141    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.500   7.000    SLICE_X43Y142    SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      158.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.938ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 1.285ns (18.277%)  route 5.746ns (81.723%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.465     0.257    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y104                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y104        FDCE (Prop_fdce_C_Q)         0.448     0.705 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/Q
                         net (fo=4, routed)           3.460     4.165    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[10]
    SLICE_X39Y129        LUT4 (Prop_lut4_I3_O)        0.154     4.319 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_42__2/O
                         net (fo=1, routed)           0.000     4.319    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_42__2
    SLICE_X39Y129        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     4.727 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           0.926     5.653    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X30Y128        LUT4 (Prop_lut4_I0_O)        0.275     5.928 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__6/O
                         net (fo=4, routed)           1.360     7.288    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/O4[0]
    RAMB18_X0Y48         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/CLK
    RAMB18_X0Y48                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379   166.753    
                         clock uncertainty           -0.052   166.702    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476   166.226    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.226    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                158.938    

Slack (MET) :             159.000ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 1.285ns (18.440%)  route 5.683ns (81.560%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.465     0.257    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y104                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y104        FDCE (Prop_fdce_C_Q)         0.448     0.705 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/Q
                         net (fo=4, routed)           3.460     4.165    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[10]
    SLICE_X39Y129        LUT4 (Prop_lut4_I3_O)        0.154     4.319 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_42__2/O
                         net (fo=1, routed)           0.000     4.319    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_42__2
    SLICE_X39Y129        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     4.727 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           0.926     5.653    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X30Y128        LUT4 (Prop_lut4_I0_O)        0.275     5.928 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__6/O
                         net (fo=4, routed)           1.298     7.225    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/O4[0]
    RAMB18_X0Y48         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/CLK
    RAMB18_X0Y48                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379   166.753    
                         clock uncertainty           -0.052   166.702    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476   166.226    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.226    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                159.000    

Slack (MET) :             159.090ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 0.748ns (10.638%)  route 6.284ns (89.362%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.163ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ADC_0/ADC_Core_LG1/CLK
    SLICE_X14Y142                                                     r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142        FDCE (Prop_fdce_C_Q)         0.433     0.596 r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=58, routed)          3.747     4.343    ADC_0/ADC_Core_LG1/CurrentState[2]
    SLICE_X28Y135        LUT4 (Prop_lut4_I0_O)        0.105     4.448 r  ADC_0/ADC_Core_LG1/RamData_reg_i_34__0/O
                         net (fo=13, routed)          0.701     5.149    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/WriteDataSize
    SLICE_X28Y135        LUT6 (Prop_lut6_I3_O)        0.105     5.254 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_37__1/O
                         net (fo=3, routed)           1.064     6.319    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_37__1
    SLICE_X10Y124        LUT4 (Prop_lut4_I1_O)        0.105     6.424 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__2/O
                         net (fo=4, routed)           0.771     7.195    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/O4[0]
    RAMB18_X0Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/CLK
    RAMB18_X0Y49                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                159.090    

Slack (MET) :             159.171ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 0.748ns (10.761%)  route 6.203ns (89.239%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.163ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ADC_0/ADC_Core_LG1/CLK
    SLICE_X14Y142                                                     r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142        FDCE (Prop_fdce_C_Q)         0.433     0.596 r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=58, routed)          3.747     4.343    ADC_0/ADC_Core_LG1/CurrentState[2]
    SLICE_X28Y135        LUT4 (Prop_lut4_I0_O)        0.105     4.448 r  ADC_0/ADC_Core_LG1/RamData_reg_i_34__0/O
                         net (fo=13, routed)          0.701     5.149    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/WriteDataSize
    SLICE_X28Y135        LUT6 (Prop_lut6_I3_O)        0.105     5.254 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_37__1/O
                         net (fo=3, routed)           1.064     6.319    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_37__1
    SLICE_X10Y124        LUT4 (Prop_lut4_I1_O)        0.105     6.424 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__2/O
                         net (fo=4, routed)           0.691     7.114    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/O4[0]
    RAMB18_X0Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/CLK
    RAMB18_X0Y49                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                159.171    

Slack (MET) :             159.200ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 1.285ns (18.991%)  route 5.481ns (81.009%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.295ns = ( 166.372 - 166.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.465     0.257    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y104                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y104        FDCE (Prop_fdce_C_Q)         0.448     0.705 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/Q
                         net (fo=4, routed)           3.460     4.165    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[10]
    SLICE_X39Y129        LUT4 (Prop_lut4_I3_O)        0.154     4.319 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_42__2/O
                         net (fo=1, routed)           0.000     4.319    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_42__2
    SLICE_X39Y129        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     4.727 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           0.935     5.662    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X30Y128        LUT4 (Prop_lut4_I0_O)        0.275     5.937 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__5/O
                         net (fo=4, routed)           1.087     7.023    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y50         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.287   166.372    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X0Y50                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379   166.751    
                         clock uncertainty           -0.052   166.700    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476   166.224    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.224    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                159.200    

Slack (MET) :             159.212ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 0.748ns (10.825%)  route 6.162ns (89.175%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.163ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ADC_0/ADC_Core_LG1/CLK
    SLICE_X14Y142                                                     r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142        FDCE (Prop_fdce_C_Q)         0.433     0.596 r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=58, routed)          3.747     4.343    ADC_0/ADC_Core_LG1/CurrentState[2]
    SLICE_X28Y135        LUT4 (Prop_lut4_I0_O)        0.105     4.448 r  ADC_0/ADC_Core_LG1/RamData_reg_i_34__0/O
                         net (fo=13, routed)          0.701     5.149    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/WriteDataSize
    SLICE_X28Y135        LUT6 (Prop_lut6_I3_O)        0.105     5.254 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_37__1/O
                         net (fo=3, routed)           1.064     6.319    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_37__1
    SLICE_X10Y124        LUT4 (Prop_lut4_I1_O)        0.105     6.424 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__2/O
                         net (fo=4, routed)           0.649     7.073    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/O4[0]
    RAMB18_X0Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/CLK
    RAMB18_X0Y49                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                159.212    

Slack (MET) :             159.233ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 1.285ns (19.077%)  route 5.451ns (80.923%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.465     0.257    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y104                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y104        FDCE (Prop_fdce_C_Q)         0.448     0.705 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/Q
                         net (fo=4, routed)           3.460     4.165    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[10]
    SLICE_X39Y129        LUT4 (Prop_lut4_I3_O)        0.154     4.319 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_42__2/O
                         net (fo=1, routed)           0.000     4.319    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_42__2
    SLICE_X39Y129        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     4.727 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           0.926     5.653    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X30Y128        LUT4 (Prop_lut4_I0_O)        0.275     5.928 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__6/O
                         net (fo=4, routed)           1.065     6.993    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/O4[0]
    RAMB18_X0Y48         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/CLK
    RAMB18_X0Y48                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379   166.753    
                         clock uncertainty           -0.052   166.702    
    RAMB18_X0Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476   166.226    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.226    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                159.233    

Slack (MET) :             159.281ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.285ns (19.220%)  route 5.401ns (80.780%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.295ns = ( 166.372 - 166.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.465     0.257    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y104                                                     r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y104        FDCE (Prop_fdce_C_Q)         0.448     0.705 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[10]/Q
                         net (fo=4, routed)           3.460     4.165    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[10]
    SLICE_X39Y129        LUT4 (Prop_lut4_I3_O)        0.154     4.319 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_42__2/O
                         net (fo=1, routed)           0.000     4.319    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/n_0_RamData_reg_i_42__2
    SLICE_X39Y129        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     4.727 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__1/CO[1]
                         net (fo=3, routed)           0.935     5.662    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X30Y128        LUT4 (Prop_lut4_I0_O)        0.275     5.937 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__5/O
                         net (fo=4, routed)           1.006     6.943    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y50         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.287   166.372    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X0Y50                                                      r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.379   166.751    
                         clock uncertainty           -0.052   166.700    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.224    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.224    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                159.281    

Slack (MET) :             159.293ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 0.748ns (10.953%)  route 6.081ns (89.047%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.293ns = ( 166.374 - 166.667 ) 
    Source Clock Delay      (SCD):    0.163ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ADC_0/ADC_Core_LG1/CLK
    SLICE_X14Y142                                                     r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142        FDCE (Prop_fdce_C_Q)         0.433     0.596 r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=58, routed)          3.747     4.343    ADC_0/ADC_Core_LG1/CurrentState[2]
    SLICE_X28Y135        LUT4 (Prop_lut4_I0_O)        0.105     4.448 r  ADC_0/ADC_Core_LG1/RamData_reg_i_34__0/O
                         net (fo=13, routed)          0.701     5.149    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/WriteDataSize
    SLICE_X28Y135        LUT6 (Prop_lut6_I3_O)        0.105     5.254 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_37__1/O
                         net (fo=3, routed)           1.064     6.319    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_37__1
    SLICE_X10Y124        LUT4 (Prop_lut4_I1_O)        0.105     6.424 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__2/O
                         net (fo=4, routed)           0.568     6.992    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/O4[0]
    RAMB18_X0Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.289   166.374    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/CLK
    RAMB18_X0Y49                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.812    
                         clock uncertainty           -0.052   166.761    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476   166.285    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.285    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                159.293    

Slack (MET) :             159.318ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 0.748ns (10.984%)  route 6.062ns (89.016%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.287ns = ( 166.380 - 166.667 ) 
    Source Clock Delay      (SCD):    0.163ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ADC_0/ADC_Core_LG1/CLK
    SLICE_X14Y142                                                     r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142        FDCE (Prop_fdce_C_Q)         0.433     0.596 r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=58, routed)          3.747     4.343    ADC_0/ADC_Core_LG1/CurrentState[2]
    SLICE_X28Y135        LUT4 (Prop_lut4_I0_O)        0.105     4.448 r  ADC_0/ADC_Core_LG1/RamData_reg_i_34__0/O
                         net (fo=13, routed)          0.701     5.149    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/WriteDataSize
    SLICE_X28Y135        LUT6 (Prop_lut6_I3_O)        0.105     5.254 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_37__1/O
                         net (fo=3, routed)           0.915     6.170    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/n_0_RamData_reg_i_37__1
    SLICE_X10Y124        LUT4 (Prop_lut4_I1_O)        0.105     6.275 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__1/O
                         net (fo=4, routed)           0.698     6.973    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y47         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.295   166.380    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/CLK
    RAMB18_X0Y47                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.439   166.818    
                         clock uncertainty           -0.052   166.767    
    RAMB18_X0Y47         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.291    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.291    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                159.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.377%)  route 0.175ns (51.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.236ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.649    -0.236    GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/CLK
    SLICE_X30Y151                                                     r  GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.072 r  GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.175     0.103    GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/temp
    SLICE_X34Y149        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.836    -0.530    GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/CLK
    SLICE_X34Y149                                                     r  GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.475    -0.055    
    SLICE_X34Y149        FDCE (Hold_fdce_C_D)         0.059     0.004    GlobalSlowControl_0/SlowControl_1/Synchronizer_SelectSC/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_HG1/Wptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.883%)  route 0.210ns (50.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.233ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.652    -0.233    ADC_0/ADC_Core_HG1/CLK
    SLICE_X14Y150                                                     r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y150        FDCE (Prop_fdce_C_Q)         0.164    -0.069 r  ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=56, routed)          0.210     0.141    ADC_0/ADC_EventBuffer_HG1/out[2]
    SLICE_X14Y148        LUT5 (Prop_lut5_I3_O)        0.045     0.186 r  ADC_0/ADC_EventBuffer_HG1/Wptr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.186    ADC_0/ADC_EventBuffer_HG1/n_0_Wptr[0]_i_1
    SLICE_X14Y148        FDCE                                         r  ADC_0/ADC_EventBuffer_HG1/Wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.840    -0.525    ADC_0/ADC_EventBuffer_HG1/CLK
    SLICE_X14Y148                                                     r  ADC_0/ADC_EventBuffer_HG1/Wptr_reg[0]/C
                         clock pessimism              0.475    -0.050    
    SLICE_X14Y148        FDCE (Hold_fdce_C_D)         0.121     0.071    ADC_0/ADC_EventBuffer_HG1/Wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.772%)  route 0.249ns (57.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.233ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.652    -0.233    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X15Y151                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDCE (Prop_fdce_C_Q)         0.141    -0.092 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.249     0.157    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[2]
    SLICE_X14Y149        LUT4 (Prop_lut4_I2_O)        0.045     0.202 r  GlobalReadRegister_0/ReadRegister_1/Count[0]_i_1__70/O
                         net (fo=1, routed)           0.000     0.202    GlobalReadRegister_0/ReadRegister_1/p_0_in[0]
    SLICE_X14Y149        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.840    -0.525    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X14Y149                                                     r  GlobalReadRegister_0/ReadRegister_1/Count_reg[0]/C
                         clock pessimism              0.475    -0.050    
    SLICE_X14Y149        FDCE (Hold_fdce_C_D)         0.120     0.070    GlobalReadRegister_0/ReadRegister_1/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.665%)  route 0.389ns (70.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.439ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.566    -0.320    GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/I2
    SLICE_X30Y147                                                     r  GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDCE (Prop_fdce_C_Q)         0.164    -0.156 r  GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.389     0.233    GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/temp
    SLICE_X14Y151        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.927    -0.439    GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/I2
    SLICE_X14Y151                                                     r  GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.475     0.037    
    SLICE_X14Y151        FDCE (Hold_fdce_C_D)         0.059     0.096    GlobalReadRegister_0/ReadRegister_1/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/Address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.209ns (41.163%)  route 0.299ns (58.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.559    -0.327    ADC_0/ADC_Core_LG1/CLK
    SLICE_X10Y122                                                     r  ADC_0/ADC_Core_LG1/Address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.163 r  ADC_0/ADC_Core_LG1/Address_reg[5]/Q
                         net (fo=5, routed)           0.137    -0.026    ADC_0/ADC_Core_LG1/Address_reg__0[5]
    SLICE_X8Y122         LUT5 (Prop_lut5_I1_O)        0.045     0.019 r  ADC_0/ADC_Core_LG1/RamData_reg_i_23__5/O
                         net (fo=1, routed)           0.162     0.181    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/DIADI[5]
    RAMB18_X0Y49         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.866    -0.499    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/CLK
    RAMB18_X0Y49                                                      r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.246    -0.253    
    RAMB18_X0Y49         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.296     0.043    ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_2/Synchronizer_StartCycle/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_2/Synchronizer_StartCycle/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.499%)  route 0.118ns (45.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.562    -0.324    GlobalSlowControl_0/SlowControl_2/Synchronizer_StartCycle/CLK
    SLICE_X39Y145                                                     r  GlobalSlowControl_0/SlowControl_2/Synchronizer_StartCycle/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.183 r  GlobalSlowControl_0/SlowControl_2/Synchronizer_StartCycle/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.118    -0.065    GlobalSlowControl_0/SlowControl_2/Synchronizer_StartCycle/temp
    SLICE_X37Y144        FDCE                                         r  GlobalSlowControl_0/SlowControl_2/Synchronizer_StartCycle/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.835    -0.531    GlobalSlowControl_0/SlowControl_2/Synchronizer_StartCycle/CLK
    SLICE_X37Y144                                                     r  GlobalSlowControl_0/SlowControl_2/Synchronizer_StartCycle/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.246    -0.285    
    SLICE_X37Y144        FDCE (Hold_fdce_C_D)         0.075    -0.210    GlobalSlowControl_0/SlowControl_2/Synchronizer_StartCycle/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.577%)  route 0.241ns (56.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.233ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.652    -0.233    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X15Y151                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDCE (Prop_fdce_C_Q)         0.141    -0.092 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.241     0.148    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[2]
    SLICE_X13Y149        LUT5 (Prop_lut5_I3_O)        0.045     0.193 r  GlobalReadRegister_0/ReadRegister_1/Count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.193    GlobalReadRegister_0/ReadRegister_1/p_0_in[1]
    SLICE_X13Y149        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.840    -0.525    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X13Y149                                                     r  GlobalReadRegister_0/ReadRegister_1/Count_reg[1]/C
                         clock pessimism              0.475    -0.050    
    SLICE_X13Y149        FDCE (Hold_fdce_C_D)         0.091     0.041    GlobalReadRegister_0/ReadRegister_1/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/Count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.475%)  route 0.242ns (56.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.233ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.652    -0.233    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X15Y151                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDCE (Prop_fdce_C_Q)         0.141    -0.092 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.242     0.149    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[2]
    SLICE_X13Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.194 r  GlobalReadRegister_0/ReadRegister_1/Count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.194    GlobalReadRegister_0/ReadRegister_1/p_0_in[2]
    SLICE_X13Y149        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.840    -0.525    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X13Y149                                                     r  GlobalReadRegister_0/ReadRegister_1/Count_reg[2]/C
                         clock pessimism              0.475    -0.050    
    SLICE_X13Y149        FDCE (Hold_fdce_C_D)         0.092     0.042    GlobalReadRegister_0/ReadRegister_1/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.788%)  route 0.103ns (42.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.565    -0.321    GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/CLK
    SLICE_X35Y147                                                     r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.180 r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[4]/Q
                         net (fo=1, routed)           0.103    -0.077    GlobalSlowControl_0/SlowControl_1/Serializer_0/I2[4]
    SLICE_X36Y147        FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.836    -0.530    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X36Y147                                                     r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[4]/C
                         clock pessimism              0.225    -0.305    
    SLICE_X36Y147        FDCE (Hold_fdce_C_D)         0.072    -0.233    GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.561    -0.325    GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/CLK
    SLICE_X39Y142                                                     r  GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/DOUT_reg[6]/Q
                         net (fo=1, routed)           0.108    -0.075    GlobalSlowControl_0/SlowControl_2/Serializer_0/I2[6]
    SLICE_X39Y143        FDCE                                         r  GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.833    -0.532    GlobalSlowControl_0/SlowControl_2/Serializer_0/CLK
    SLICE_X39Y143                                                     r  GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[6]/C
                         clock pessimism              0.224    -0.308    
    SLICE_X39Y143        FDCE (Hold_fdce_C_D)         0.076    -0.232    GlobalSlowControl_0/SlowControl_2/Serializer_0/DataBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_6M
Waveform:           { 0 83.3333 }
Period:             166.667
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y52     ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y51     ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y48     ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X1Y49     ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y49     ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y47     ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y48     ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     166.667  164.497  RAMB18_X0Y50     ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592     166.667  165.074  BUFGCTRL_X0Y23   ClockManager_0/MMCM_0/BUFG_CLK_6M/I
Min Period        n/a     FDCE/C              n/a            1.474     166.667  165.193  ILOGIC_X0Y109    ADC_0/ADC_Core_HG1/DelayedAdcData_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   166.667  46.693   MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X30Y133    ADC_0/ADC_Core_HG1/Channel_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X30Y133    ADC_0/ADC_Core_HG1/Channel_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X30Y133    ADC_0/ADC_Core_HG1/Channel_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X30Y133    ADC_0/ADC_Core_HG1/Channel_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X29Y132    ADC_0/ADC_Core_HG1/DelayedChannel_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X14Y132    ADC_0/ADC_Core_HG1/DelayedChannel_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X29Y132    ADC_0/ADC_Core_HG1/DelayedChannel_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X28Y132    ADC_0/ADC_Core_HG1/DelayedChannel_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X28Y132    ADC_0/ADC_Core_HG1/DelayedChannel_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X32Y133    ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X59Y122    ADC_0/ADC_Core_HG2/Address_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X59Y122    ADC_0/ADC_Core_HG2/Address_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X59Y122    ADC_0/ADC_Core_HG2/Address_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     83.333   82.833   SLICE_X55Y130    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/DOUT_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y143    ADC_0/ADC_Controller_0/Channel_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X14Y143    ADC_0/ADC_Controller_0/Channel_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X14Y143    ADC_0/ADC_Controller_0/Channel_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y143    ADC_0/ADC_Controller_0/Channel_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X13Y143    ADC_0/ADC_Controller_0/Channel_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     83.333   82.833   SLICE_X12Y143    ADC_0/ADC_Controller_0/CurrentState_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_3M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack      325.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      166.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             325.561ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        7.749ns  (logic 2.468ns (31.848%)  route 5.281ns (68.152%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     0.542 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.891     1.433    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.514 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     2.965    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.379     3.344 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=7, routed)           0.551     3.895    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X84Y67         LUT6 (Prop_lut6_I4_O)        0.105     4.000 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183     5.183    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105     5.288 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342     6.630    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105     6.735 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000     6.735    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.192 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.192    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.290 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.290    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.388 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206     9.594    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105     9.699 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     9.699    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.156 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.156    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.254 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.254    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.352 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.352    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.450 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.450    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.715 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.715    UsrClkOut_O/n_0_CLK_cnt_reg[21]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[21]/C
                         clock pessimism              0.759   336.269    
                         clock uncertainty           -0.052   336.217    
    SLICE_X85Y72         FDCE (Setup_fdce_C_D)        0.059   336.276    UsrClkOut_O/CLK_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        336.276    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                325.561    

Slack (MET) :             325.567ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 2.462ns (31.795%)  route 5.281ns (68.205%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     0.542 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.891     1.433    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.514 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     2.965    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.379     3.344 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=7, routed)           0.551     3.895    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X84Y67         LUT6 (Prop_lut6_I4_O)        0.105     4.000 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183     5.183    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105     5.288 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342     6.630    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105     6.735 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000     6.735    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.192 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.192    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.290 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.290    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.388 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206     9.594    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105     9.699 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     9.699    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.156 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.156    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.254 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.254    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.352 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.352    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.450 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.450    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259    10.709 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.709    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.759   336.269    
                         clock uncertainty           -0.052   336.217    
    SLICE_X85Y72         FDCE (Setup_fdce_C_D)        0.059   336.276    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        336.276    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                325.567    

Slack (MET) :             325.627ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 2.402ns (31.263%)  route 5.281ns (68.737%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     0.542 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.891     1.433    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.514 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     2.965    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.379     3.344 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=7, routed)           0.551     3.895    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X84Y67         LUT6 (Prop_lut6_I4_O)        0.105     4.000 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183     5.183    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105     5.288 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342     6.630    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105     6.735 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000     6.735    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.192 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.192    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.290 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.290    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.388 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206     9.594    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105     9.699 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     9.699    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.156 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.156    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.254 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.254    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.352 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.352    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.450 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.450    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.649 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000    10.649    UsrClkOut_O/n_0_CLK_cnt_reg[22]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.759   336.269    
                         clock uncertainty           -0.052   336.217    
    SLICE_X85Y72         FDCE (Setup_fdce_C_D)        0.059   336.276    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        336.276    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                325.627    

Slack (MET) :             325.645ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 2.384ns (31.101%)  route 5.281ns (68.899%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     0.542 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.891     1.433    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.514 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     2.965    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.379     3.344 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=7, routed)           0.551     3.895    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X84Y67         LUT6 (Prop_lut6_I4_O)        0.105     4.000 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183     5.183    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105     5.288 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342     6.630    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105     6.735 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000     6.735    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.192 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.192    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.290 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.290    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.388 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206     9.594    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105     9.699 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     9.699    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.156 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.156    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.254 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.254    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.352 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.352    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.450 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.450    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.631 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.631    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.759   336.269    
                         clock uncertainty           -0.052   336.217    
    SLICE_X85Y72         FDCE (Setup_fdce_C_D)        0.059   336.276    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        336.276    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                325.645    

Slack (MET) :             325.659ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 2.370ns (30.975%)  route 5.281ns (69.025%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     0.542 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.891     1.433    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.514 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     2.965    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.379     3.344 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=7, routed)           0.551     3.895    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X84Y67         LUT6 (Prop_lut6_I4_O)        0.105     4.000 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183     5.183    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105     5.288 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342     6.630    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105     6.735 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000     6.735    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.192 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.192    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.290 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.290    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.388 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206     9.594    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105     9.699 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     9.699    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.156 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.156    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.254 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.254    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.352 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.352    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.617 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.617    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.759   336.269    
                         clock uncertainty           -0.052   336.217    
    SLICE_X85Y71         FDCE (Setup_fdce_C_D)        0.059   336.276    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        336.276    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                325.659    

Slack (MET) :             325.665ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 2.364ns (30.921%)  route 5.281ns (69.079%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     0.542 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.891     1.433    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.514 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     2.965    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.379     3.344 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=7, routed)           0.551     3.895    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X84Y67         LUT6 (Prop_lut6_I4_O)        0.105     4.000 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183     5.183    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105     5.288 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342     6.630    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105     6.735 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000     6.735    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.192 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.192    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.290 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.290    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.388 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206     9.594    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105     9.699 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     9.699    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.156 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.156    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.254 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.254    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.352 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.352    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259    10.611 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.611    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.759   336.269    
                         clock uncertainty           -0.052   336.217    
    SLICE_X85Y71         FDCE (Setup_fdce_C_D)        0.059   336.276    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        336.276    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                325.665    

Slack (MET) :             325.725ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        7.585ns  (logic 2.304ns (30.374%)  route 5.281ns (69.626%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     0.542 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.891     1.433    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.514 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     2.965    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.379     3.344 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=7, routed)           0.551     3.895    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X84Y67         LUT6 (Prop_lut6_I4_O)        0.105     4.000 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183     5.183    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105     5.288 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342     6.630    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105     6.735 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000     6.735    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.192 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.192    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.290 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.290    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.388 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206     9.594    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105     9.699 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     9.699    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.156 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.156    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.254 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.254    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.352 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.352    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.551 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000    10.551    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.759   336.269    
                         clock uncertainty           -0.052   336.217    
    SLICE_X85Y71         FDCE (Setup_fdce_C_D)        0.059   336.276    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        336.276    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                325.725    

Slack (MET) :             325.743ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 2.286ns (30.209%)  route 5.281ns (69.791%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     0.542 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.891     1.433    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.514 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     2.965    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.379     3.344 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=7, routed)           0.551     3.895    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X84Y67         LUT6 (Prop_lut6_I4_O)        0.105     4.000 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183     5.183    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105     5.288 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342     6.630    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105     6.735 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000     6.735    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.192 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.192    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.290 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.290    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.388 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206     9.594    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105     9.699 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     9.699    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.156 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.156    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.254 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.254    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.352 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.352    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.533 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.533    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.759   336.269    
                         clock uncertainty           -0.052   336.217    
    SLICE_X85Y71         FDCE (Setup_fdce_C_D)        0.059   336.276    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        336.276    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                325.743    

Slack (MET) :             325.759ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 2.272ns (30.080%)  route 5.281ns (69.921%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 335.511 - 333.333 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     0.542 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.891     1.433    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.514 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     2.965    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.379     3.344 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=7, routed)           0.551     3.895    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X84Y67         LUT6 (Prop_lut6_I4_O)        0.105     4.000 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183     5.183    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105     5.288 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342     6.630    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105     6.735 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000     6.735    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.192 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.192    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.290 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.290    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.388 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206     9.594    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105     9.699 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     9.699    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.156 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.156    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.254 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.254    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.519 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.519    UsrClkOut_O/n_0_CLK_cnt_reg[13]_i_1
    SLICE_X85Y70         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.511    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.759   336.271    
                         clock uncertainty           -0.052   336.219    
    SLICE_X85Y70         FDCE (Setup_fdce_C_D)        0.059   336.278    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        336.278    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                325.759    

Slack (MET) :             325.765ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        7.547ns  (logic 2.266ns (30.024%)  route 5.281ns (69.976%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 335.511 - 333.333 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     0.542 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.891     1.433    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.514 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.452     2.965    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.379     3.344 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=7, routed)           0.551     3.895    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X84Y67         LUT6 (Prop_lut6_I4_O)        0.105     4.000 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183     5.183    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105     5.288 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342     6.630    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105     6.735 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000     6.735    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.192 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.192    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.290 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.290    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.388 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206     9.594    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105     9.699 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     9.699    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.156 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.156    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.254 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.254    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259    10.513 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.513    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X85Y70         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.511    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.759   336.271    
                         clock uncertainty           -0.052   336.219    
    SLICE_X85Y70         FDCE (Setup_fdce_C_D)        0.059   336.278    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        336.278    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                325.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.227ns (81.240%)  route 0.052ns (18.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.424     0.243    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.269 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.561     0.830    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X15Y73                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.128     0.958 f  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/Q
                         net (fo=1, routed)           0.052     1.010    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DelayedSynchTriggerInExtended
    SLICE_X15Y73         LUT2 (Prop_lut2_I1_O)        0.099     1.109 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/TRIGGER_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.109    TriggerManager_0/InterclockTrigger_AdcTrigger/n_0_Synchronizer_TriggerInExtended
    SLICE_X15Y73         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.829     0.984    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X15Y73                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
                         clock pessimism             -0.154     0.830    
    SLICE_X15Y73         FDRE (Hold_fdre_C_D)         0.091     0.921    TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.068ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.424     0.243    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.269 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.637     0.906    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X19Y40                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.141     1.047 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.167     1.215    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/temp
    SLICE_X19Y40         FDCE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.913     1.068    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X19Y40                                                      r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
                         clock pessimism             -0.161     0.906    
    SLICE_X19Y40         FDCE (Hold_fdce_C_D)         0.066     0.972    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.424     0.243    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.269 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.596     0.865    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDCE (Prop_fdce_C_Q)         0.141     1.006 r  UsrClkOut_O/CLK_cnt_reg[11]/Q
                         net (fo=6, routed)           0.169     1.175    UsrClkOut_O/CLK_cnt_reg[11]
    SLICE_X85Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.220 r  UsrClkOut_O/CLK_cnt[11]_i_2/O
                         net (fo=1, routed)           0.000     1.220    UsrClkOut_O/n_0_CLK_cnt[11]_i_2
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.283 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.283    UsrClkOut_O/n_0_CLK_cnt_reg[11]_i_1
    SLICE_X85Y69         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.866     1.021    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y69                                                      r  UsrClkOut_O/CLK_cnt_reg[11]/C
                         clock pessimism             -0.156     0.865    
    SLICE_X85Y69         FDCE (Hold_fdce_C_D)         0.105     0.970    UsrClkOut_O/CLK_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.424     0.243    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.269 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.594     0.863    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.141     1.004 r  UsrClkOut_O/CLK_cnt_reg[19]/Q
                         net (fo=5, routed)           0.169     1.173    UsrClkOut_O/CLK_cnt_reg[19]
    SLICE_X85Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.218 r  UsrClkOut_O/CLK_cnt[19]_i_2/O
                         net (fo=1, routed)           0.000     1.218    UsrClkOut_O/n_0_CLK_cnt[19]_i_2
    SLICE_X85Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.281 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.281    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.864     1.019    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism             -0.156     0.863    
    SLICE_X85Y71         FDCE (Hold_fdce_C_D)         0.105     0.968    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.553%)  route 0.169ns (40.447%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.424     0.243    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.269 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.594     0.863    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDCE (Prop_fdce_C_Q)         0.141     1.004 r  UsrClkOut_O/CLK_cnt_reg[23]/Q
                         net (fo=4, routed)           0.169     1.173    UsrClkOut_O/CLK_cnt_reg[23]
    SLICE_X85Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.218 r  UsrClkOut_O/CLK_cnt[23]_i_2/O
                         net (fo=1, routed)           0.000     1.218    UsrClkOut_O/n_0_CLK_cnt[23]_i_2
    SLICE_X85Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.281 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.281    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.863     1.018    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism             -0.155     0.863    
    SLICE_X85Y72         FDCE (Hold_fdce_C_D)         0.105     0.968    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.504%)  route 0.167ns (39.496%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.023ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.424     0.243    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.269 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.598     0.867    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.141     1.008 f  UsrClkOut_O/CLK_cnt_reg[0]/Q
                         net (fo=6, routed)           0.167     1.175    UsrClkOut_O/CLK_cnt_reg[0]
    SLICE_X85Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.220 r  UsrClkOut_O/CLK_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.220    UsrClkOut_O/n_0_CLK_cnt[0]_i_2
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.290 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.290    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_1
    SLICE_X85Y67         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.868     1.023    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[0]/C
                         clock pessimism             -0.156     0.867    
    SLICE_X85Y67         FDCE (Hold_fdce_C_D)         0.105     0.972    UsrClkOut_O/CLK_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.504%)  route 0.167ns (39.496%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.424     0.243    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.269 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.594     0.863    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.141     1.004 r  UsrClkOut_O/CLK_cnt_reg[16]/Q
                         net (fo=4, routed)           0.167     1.171    UsrClkOut_O/CLK_cnt_reg[16]
    SLICE_X85Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.216 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.216    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X85Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.286 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.286    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.864     1.019    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism             -0.156     0.863    
    SLICE_X85Y71         FDCE (Hold_fdce_C_D)         0.105     0.968    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.504%)  route 0.167ns (39.496%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.424     0.243    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.269 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.594     0.863    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDCE (Prop_fdce_C_Q)         0.141     1.004 r  UsrClkOut_O/CLK_cnt_reg[20]/Q
                         net (fo=5, routed)           0.167     1.171    UsrClkOut_O/CLK_cnt_reg[20]
    SLICE_X85Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.216 r  UsrClkOut_O/CLK_cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.216    UsrClkOut_O/n_0_CLK_cnt[20]_i_2
    SLICE_X85Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.286 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.286    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.863     1.018    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism             -0.155     0.863    
    SLICE_X85Y72         FDCE (Hold_fdce_C_D)         0.105     0.968    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.959%)  route 0.181ns (42.041%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.023ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.424     0.243    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.269 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.598     0.867    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDCE (Prop_fdce_C_Q)         0.141     1.008 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=7, routed)           0.181     1.188    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X85Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.233 r  UsrClkOut_O/CLK_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.233    UsrClkOut_O/n_0_CLK_cnt[3]_i_2
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.296 r  UsrClkOut_O/CLK_cnt_reg[1]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.296    UsrClkOut_O/n_0_CLK_cnt_reg[3]_i_1
    SLICE_X85Y67         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.868     1.023    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y67                                                      r  UsrClkOut_O/CLK_cnt_reg[3]/C
                         clock pessimism             -0.156     0.867    
    SLICE_X85Y67         FDCE (Hold_fdce_C_D)         0.105     0.972    UsrClkOut_O/CLK_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.948%)  route 0.181ns (42.052%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.424     0.243    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.269 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.595     0.864    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDCE (Prop_fdce_C_Q)         0.141     1.005 r  UsrClkOut_O/CLK_cnt_reg[15]/Q
                         net (fo=5, routed)           0.181     1.186    UsrClkOut_O/CLK_cnt_reg[15]
    SLICE_X85Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.231 r  UsrClkOut_O/CLK_cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     1.231    UsrClkOut_O/n_0_CLK_cnt[15]_i_2
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.294 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.294    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X85Y70         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.865     1.020    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism             -0.156     0.864    
    SLICE_X85Y70         FDCE (Hold_fdce_C_D)         0.105     0.969    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_3M
Waveform:           { 0 166.667 }
Period:             333.333
Sources:            { ClockManager_0/Clk3M_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual   Slack    Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592     333.333  331.741  BUFGCTRL_X0Y4  ClockManager_0/BUFG_AD9220_CLK/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592     333.333  331.741  BUFGCTRL_X0Y3  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X12Y142  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X15Y108  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X12Y142  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X31Y133  TriggerManager_0/DelayedAdcBusy_reg/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X15Y73   TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X19Y40   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
Min Period        n/a     FDCE/C       n/a            1.000     333.333  332.333  SLICE_X19Y40   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
Min Period        n/a     FDRE/C       n/a            1.000     333.333  332.333  SLICE_X15Y73   TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X12Y142  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X12Y142  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X31Y133  TriggerManager_0/DelayedAdcBusy_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X19Y40   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X19Y40   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y72   UsrClkOut_O/CLK_cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y72   UsrClkOut_O/CLK_cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y72   UsrClkOut_O/CLK_cnt_reg[22]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y72   UsrClkOut_O/CLK_cnt_reg[23]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X12Y142  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X12Y142  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X12Y142  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X31Y133  TriggerManager_0/DelayedAdcBusy_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X15Y73   TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X19Y40   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X19Y40   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500     166.667  166.167  SLICE_X15Y73   TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y69   UsrClkOut_O/CLK_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y69   UsrClkOut_O/CLK_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500     166.667  166.167  SLICE_X85Y71   UsrClkOut_O/CLK_cnt_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[7].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 0.348ns (4.774%)  route 6.942ns (95.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 6.999 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.451    -0.464    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X77Y92                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDRE (Prop_fdre_C_Q)         0.348    -0.116 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[3]/Q
                         net (fo=129, routed)         6.942     6.825    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[7].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_6_11/DIA0
    SLICE_X14Y120        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[7].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.252     6.999    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[7].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_6_11/WCLK
    SLICE_X14Y120                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[7].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.338     7.337    
                         clock uncertainty           -0.047     7.290    
    SLICE_X14Y120        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.269     7.021    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[7].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.021    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[39].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 0.348ns (4.817%)  route 6.877ns (95.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 6.999 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.432    -0.483    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X77Y100                                                     r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.348    -0.135 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/Q
                         net (fo=129, routed)         6.877     6.742    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[39].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/DIC1
    SLICE_X54Y68         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[39].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.252     6.999    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[39].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/WCLK
    SLICE_X54Y68                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[39].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism              0.338     7.337    
                         clock uncertainty           -0.047     7.290    
    SLICE_X54Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.344     6.946    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[39].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                          6.946    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[14].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 0.348ns (4.831%)  route 6.855ns (95.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 6.989 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.452    -0.463    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X77Y96                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.348    -0.115 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/Q
                         net (fo=129, routed)         6.855     6.739    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[14].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/DIB1
    SLICE_X46Y116        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[14].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.242     6.989    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[14].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X46Y116                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[14].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.338     7.327    
                         clock uncertainty           -0.047     7.280    
    SLICE_X46Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.326     6.954    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[14].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[44].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 0.348ns (4.764%)  route 6.956ns (95.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 7.027 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.451    -0.464    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X77Y92                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDRE (Prop_fdre_C_Q)         0.348    -0.116 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[3]/Q
                         net (fo=129, routed)         6.956     6.840    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[44].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_6_11/DIA0
    SLICE_X14Y94         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[44].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.280     7.027    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[44].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_6_11/WCLK
    SLICE_X14Y94                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[44].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.345     7.372    
                         clock uncertainty           -0.047     7.325    
    SLICE_X14Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.269     7.056    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[44].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[15].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 0.348ns (4.838%)  route 6.845ns (95.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 6.990 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.452    -0.463    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X77Y96                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.348    -0.115 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/Q
                         net (fo=129, routed)         6.845     6.729    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[15].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/DIB1
    SLICE_X50Y111        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[15].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.243     6.990    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[15].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X50Y111                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[15].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.338     7.328    
                         clock uncertainty           -0.047     7.281    
    SLICE_X50Y111        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.326     6.955    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[15].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[33].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 0.348ns (4.831%)  route 6.855ns (95.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 7.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.432    -0.483    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X77Y100                                                     r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.348    -0.135 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[32]/Q
                         net (fo=129, routed)         6.855     6.720    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[33].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/DIC1
    SLICE_X46Y67         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[33].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.259     7.006    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[33].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/WCLK
    SLICE_X46Y67                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[33].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism              0.338     7.344    
                         clock uncertainty           -0.047     7.297    
    SLICE_X46Y67         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.344     6.953    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[33].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[5].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 0.348ns (4.844%)  route 6.836ns (95.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 6.992 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.452    -0.463    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X77Y96                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.348    -0.115 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/Q
                         net (fo=129, routed)         6.836     6.720    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[5].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/DIB1
    SLICE_X46Y112        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[5].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.245     6.992    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[5].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X46Y112                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[5].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.338     7.330    
                         clock uncertainty           -0.047     7.283    
    SLICE_X46Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.326     6.957    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[5].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 0.348ns (4.846%)  route 6.833ns (95.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns = ( 6.993 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.452    -0.463    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X77Y96                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.348    -0.115 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/Q
                         net (fo=129, routed)         6.833     6.717    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/DIB1
    SLICE_X46Y110        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.246     6.993    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X46Y110                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.338     7.331    
                         clock uncertainty           -0.047     7.284    
    SLICE_X46Y110        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.326     6.958    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          6.958    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[53].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 0.398ns (5.477%)  route 6.869ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 7.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.452    -0.463    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X76Y95                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y95         FDRE (Prop_fdre_C_Q)         0.398    -0.065 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[15]/Q
                         net (fo=129, routed)         6.869     6.804    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[53].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/DIA0
    SLICE_X38Y84         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[53].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.265     7.012    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[53].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X38Y84                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[53].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.345     7.357    
                         clock uncertainty           -0.047     7.310    
    SLICE_X38Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.264     7.046    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[53].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[8].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.183ns  (logic 0.348ns (4.845%)  route 6.835ns (95.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 6.998 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.452    -0.463    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X77Y96                                                      r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.348    -0.115 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/Q
                         net (fo=129, routed)         6.835     6.719    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[8].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/DIB1
    SLICE_X38Y110        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[8].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.251     6.998    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[8].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X38Y110                                                     r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[8].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.338     7.336    
                         clock uncertainty           -0.047     7.289    
    SLICE_X38Y110        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.326     6.963    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[8].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          6.963    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  0.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.342%)  route 0.184ns (56.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.642    -0.469    TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/SCALER_CLK
    SLICE_X11Y49                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[35]/Q
                         net (fo=2, routed)           0.184    -0.143    TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg[35]
    SLICE_X11Y50         FDCE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.847    -0.773    TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/SCALER_CLK
    SLICE_X11Y50                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[36]/C
                         clock pessimism              0.504    -0.269    
    SLICE_X11Y50         FDCE (Hold_fdce_C_D)         0.072    -0.197    TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/delay_reg_reg[36]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/delay_reg_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/delay_reg_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.338%)  route 0.182ns (52.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.656    -0.455    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/SCALER_CLK
    SLICE_X74Y49                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/delay_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.291 r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/delay_reg_reg[33]/Q
                         net (fo=2, routed)           0.182    -0.108    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/delay_reg[33]
    SLICE_X74Y50         FDCE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/delay_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.871    -0.749    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/SCALER_CLK
    SLICE_X74Y50                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/delay_reg_reg[34]/C
                         clock pessimism              0.504    -0.245    
    SLICE_X74Y50         FDCE (Hold_fdce_C_D)         0.075    -0.170    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/delay_reg_reg[34]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trig_pulse_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trigger_s_reg_C/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.637%)  route 0.200ns (51.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.633    -0.478    TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/SCALER_CLK
    SLICE_X61Y49                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trig_pulse_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.337 f  TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trig_pulse_delayed_reg/Q
                         net (fo=2, routed)           0.200    -0.137    TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trig_pulse_delayed
    SLICE_X58Y52         LUT4 (Prop_lut4_I3_O)        0.048    -0.089 r  TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trigger_s_C_i_1__19/O
                         net (fo=2, routed)           0.000    -0.089    TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/n_0_trigger_s_C_i_1__19
    SLICE_X58Y52         FDCE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trigger_s_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.838    -0.782    TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/SCALER_CLK
    SLICE_X58Y52                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trigger_s_reg_C/C
                         clock pessimism              0.504    -0.278    
    SLICE_X58Y52         FDCE (Hold_fdce_C_D)         0.123    -0.155    TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/trigger_s_reg_C
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.765%)  route 0.205ns (59.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.562    -0.549    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X68Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.205    -0.203    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/ADDRD3
    SLICE_X66Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.832    -0.788    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/WCLK
    SLICE_X66Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.275    -0.513    
    SLICE_X66Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.273    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.765%)  route 0.205ns (59.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.562    -0.549    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X68Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.205    -0.203    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/ADDRD3
    SLICE_X66Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.832    -0.788    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/WCLK
    SLICE_X66Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.275    -0.513    
    SLICE_X66Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.273    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.765%)  route 0.205ns (59.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.562    -0.549    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X68Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.205    -0.203    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/ADDRD3
    SLICE_X66Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.832    -0.788    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/WCLK
    SLICE_X66Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMB/CLK
                         clock pessimism              0.275    -0.513    
    SLICE_X66Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.273    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.765%)  route 0.205ns (59.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.562    -0.549    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X68Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.205    -0.203    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/ADDRD3
    SLICE_X66Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.832    -0.788    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/WCLK
    SLICE_X66Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism              0.275    -0.513    
    SLICE_X66Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.273    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.765%)  route 0.205ns (59.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.562    -0.549    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X68Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.205    -0.203    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/ADDRD3
    SLICE_X66Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.832    -0.788    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/WCLK
    SLICE_X66Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMC/CLK
                         clock pessimism              0.275    -0.513    
    SLICE_X66Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.273    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.765%)  route 0.205ns (59.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.562    -0.549    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X68Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.205    -0.203    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/ADDRD3
    SLICE_X66Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.832    -0.788    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/WCLK
    SLICE_X66Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism              0.275    -0.513    
    SLICE_X66Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.273    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.765%)  route 0.205ns (59.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.562    -0.549    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X68Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.205    -0.203    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/ADDRD3
    SLICE_X66Y82         RAMS32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.832    -0.788    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/WCLK
    SLICE_X66Y82                                                      r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMD/CLK
                         clock pessimism              0.275    -0.513    
    SLICE_X66Y82         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.273    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_24_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X0Y16     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y34     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X0Y18     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y38     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X0Y21     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y40     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB36_X1Y21     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170     8.000   5.830    RAMB18_X1Y40     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y54     Scaler_0/DoubleBuffer_0/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170     8.000   5.830    RAMB18_X0Y55     Scaler_0/DoubleBuffer_0/DualPortRam_1/RamData_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X80Y71     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X80Y71     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X80Y71     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X80Y71     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X80Y71     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X80Y71     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X80Y71     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X80Y71     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X76Y74     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X76Y74     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X76Y82     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X76Y82     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X76Y82     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X76Y82     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X76Y82     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X76Y82     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X76Y82     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130     4.000   2.870    SLICE_X76Y82     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X76Y84     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     4.000   2.870    SLICE_X76Y84     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_0
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        1.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.433ns (18.176%)  route 1.949ns (81.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 3.021 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.391    -0.524    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X14Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.433    -0.091 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.949     1.858    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X31Y96         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.274     3.021    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X31Y96                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.405     3.426    
                         clock uncertainty           -0.044     3.381    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.070     3.311    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.311    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.433ns (20.244%)  route 1.706ns (79.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 3.094 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.445    -0.470    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X84Y101                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDRE (Prop_fdre_C_Q)         0.433    -0.037 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.706     1.669    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X81Y99         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.347     3.094    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X81Y99                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.338     3.432    
                         clock uncertainty           -0.044     3.387    
    SLICE_X81Y99         FDRE (Setup_fdre_C_D)       -0.044     3.343    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.379ns (17.735%)  route 1.758ns (82.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 3.085 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.439    -0.476    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X81Y74                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.097 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.758     1.661    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X82Y73         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.338     3.085    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X82Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.405     3.490    
                         clock uncertainty           -0.044     3.445    
    SLICE_X82Y73         FDRE (Setup_fdre_C_D)       -0.074     3.371    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.379ns (17.856%)  route 1.744ns (82.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.902ns = ( 3.098 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.459    -0.456    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X89Y85                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y85         FDRE (Prop_fdre_C_Q)         0.379    -0.077 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.744     1.666    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X86Y88         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.351     3.098    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X86Y88                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.422     3.520    
                         clock uncertainty           -0.044     3.475    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)       -0.047     3.428    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.428    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.398ns (21.567%)  route 1.447ns (78.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.020ns = ( 2.980 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.341    -0.574    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X50Y127                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.398    -0.176 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.447     1.271    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X52Y130        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.233     2.980    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X52Y130                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.344     3.324    
                         clock uncertainty           -0.044     3.279    
    SLICE_X52Y130        FDRE (Setup_fdre_C_D)       -0.207     3.072    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.072    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.398ns (21.363%)  route 1.465ns (78.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.017ns = ( 2.983 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.416    -0.499    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X76Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y122        FDRE (Prop_fdre_C_Q)         0.398    -0.101 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.465     1.364    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X67Y121        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.236     2.983    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X67Y121                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.403     3.386    
                         clock uncertainty           -0.044     3.342    
    SLICE_X67Y121        FDRE (Setup_fdre_C_D)       -0.176     3.166    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[23].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[23].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.433ns (22.148%)  route 1.522ns (77.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 3.081 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.465    -0.450    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[23].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X84Y99                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[23].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.433    -0.017 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[23].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.522     1.505    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[23].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X83Y101        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[23].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.334     3.081    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[23].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X83Y101                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[23].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.338     3.419    
                         clock uncertainty           -0.044     3.374    
    SLICE_X83Y101        FDRE (Setup_fdre_C_D)       -0.059     3.315    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[23].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.315    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.398ns (21.504%)  route 1.453ns (78.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 3.021 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.392    -0.523    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X14Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.398    -0.125 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.453     1.327    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X32Y98         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.274     3.021    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X32Y98                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.405     3.426    
                         clock uncertainty           -0.044     3.381    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)       -0.177     3.204    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.204    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.433ns (21.776%)  route 1.555ns (78.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 3.087 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.452    -0.463    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X84Y79                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y79         FDRE (Prop_fdre_C_Q)         0.433    -0.030 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.555     1.525    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X85Y77         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.340     3.087    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X85Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.423     3.510    
                         clock uncertainty           -0.044     3.465    
    SLICE_X85Y77         FDRE (Setup_fdre_C_D)       -0.059     3.406    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.406    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.398ns (21.688%)  route 1.437ns (78.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 3.101 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.446    -0.469    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X88Y102                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.398    -0.071 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.437     1.366    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X88Y99         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.354     3.101    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X88Y99                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.338     3.439    
                         clock uncertainty           -0.044     3.394    
    SLICE_X88Y99         FDRE (Setup_fdre_C_D)       -0.142     3.252    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                  1.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.120%)  route 0.251ns (62.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.549    -0.562    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X50Y127                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.251    -0.163    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X57Y127        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.816    -0.804    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X57Y127                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.504    -0.300    
    SLICE_X57Y127        FDRE (Hold_fdre_C_D)         0.012    -0.288    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.249%)  route 0.301ns (64.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.576    -0.535    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X10Y99                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           0.301    -0.070    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X28Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.836    -0.783    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X28Y100                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.509    -0.274    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.075    -0.199    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.220%)  route 0.302ns (64.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.550    -0.561    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X46Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           0.302    -0.096    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X57Y127        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.816    -0.804    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X57Y127                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.504    -0.300    
    SLICE_X57Y127        FDRE (Hold_fdre_C_D)         0.072    -0.228    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.889%)  route 0.116ns (45.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.556    -0.555    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X45Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.298    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounterDecoder_0/I4
    SLICE_X47Y133        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.823    -0.796    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X47Y133                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                         clock pessimism              0.275    -0.521    
    SLICE_X47Y133        FDRE (Hold_fdre_C_D)         0.070    -0.451    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.459%)  route 0.118ns (45.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.569    -0.542    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X37Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.118    -0.283    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounterDecoder_0/I4
    SLICE_X39Y60         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.838    -0.782    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X39Y60                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                         clock pessimism              0.275    -0.507    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.070    -0.437    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.128ns (68.143%)  route 0.060ns (31.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.596    -0.515    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X83Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.060    -0.327    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X82Y77         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.865    -0.755    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X82Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.253    -0.502    
    SLICE_X82Y77         FDRE (Hold_fdre_C_D)         0.019    -0.483    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.571    -0.540    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X31Y96                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.111    -0.288    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/I4
    SLICE_X31Y95         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.842    -0.778    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X31Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                         clock pessimism              0.254    -0.524    
    SLICE_X31Y95         FDRE (Hold_fdre_C_D)         0.078    -0.446    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.499%)  route 0.326ns (66.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.550    -0.561    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X46Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           0.326    -0.072    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X57Y127        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.816    -0.804    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X57Y127                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.504    -0.300    
    SLICE_X57Y127        FDRE (Hold_fdre_C_D)         0.070    -0.230    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.148ns (33.299%)  route 0.296ns (66.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.575    -0.536    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X14Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.148    -0.388 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.296    -0.092    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X15Y101        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.840    -0.779    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X15Y101                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.509    -0.270    
    SLICE_X15Y101        FDRE (Hold_fdre_C_D)         0.017    -0.253    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.565    -0.546    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X15Y78                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.295    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/I4
    SLICE_X15Y79         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.835    -0.785    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X15Y79                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                         clock pessimism              0.254    -0.531    
    SLICE_X15Y79         FDRE (Hold_fdre_C_D)         0.070    -0.461    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_0
Waveform:           { 0 2 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y30   ClockManager_0/MMCM_0/BUFG_CLK_250M_0/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X84Y70     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X88Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X88Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X87Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X83Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X87Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X88Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X87Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y80     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y72     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X80Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X80Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X80Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X80Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y76     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X88Y76     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X62Y60     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854     2.000   1.146    SLICE_X78Y63     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_180
  To Clock:  CLK_250M_180

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_180
Waveform:           { 2 4 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y28   ClockManager_0/MMCM_0/BUFG_CLK_250M_180/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X87Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X89Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X83Y82     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X83Y94     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X87Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X81Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X89Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X67Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X81Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X81Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y69     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X84Y68     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X40Y131    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X40Y131    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X48Y132    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y118    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y118    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y77     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X83Y82     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X83Y94     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X67Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X67Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X70Y59     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X81Y65     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X85Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X69Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X76Y64     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y81     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_270
  To Clock:  CLK_250M_270

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_270
Waveform:           { 3 5 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y27   ClockManager_0/MMCM_0/BUFG_CLK_250M_270/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X86Y72     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X85Y80     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X89Y84     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X87Y93     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X81Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X78Y76     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X83Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X72Y66     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X63Y69     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X36Y65     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X11Y88     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X13Y88     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X11Y88     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X11Y88     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X43Y128    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X43Y128    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X81Y98     MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X81Y98     MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y93     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y95     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y74     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X79Y100    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X57Y128    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y72     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X81Y73     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X83Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X72Y66     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X72Y66     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_90
  To Clock:  CLK_250M_90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_90
Waveform:           { 1 3 }
Period:             4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     4.000   2.408    BUFGCTRL_X0Y29   ClockManager_0/MMCM_0/BUFG_CLK_250M_90/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     4.000   2.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X87Y72     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X89Y76     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X89Y82     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X87Y94     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X89Y76     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X81Y79     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X89Y76     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     4.000   3.000    SLICE_X68Y58     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y82     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X71Y61     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X77Y63     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y78     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y68     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X86Y78     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y90     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X14Y63     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X30Y54     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X13Y75     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y72     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y76     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y76     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y82     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y82     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X87Y94     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y76     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X89Y76     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X81Y79     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X81Y79     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_500M
  To Clock:  CLK_500M

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.694ns (37.269%)  route 1.168ns (62.731%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 1.162 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.535    -0.380    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/FAST_CLK
    SLICE_X13Y42                                                      r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.379    -0.001 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.616     0.615    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DOUT
    SLICE_X23Y42         LUT4 (Prop_lut4_I1_O)        0.105     0.720 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[0]_i_3__1/O
                         net (fo=1, routed)           0.321     1.041    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/I1
    SLICE_X22Y41         LUT6 (Prop_lut6_I0_O)        0.105     1.146 r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/CurrentState[0]_i_2__1/O
                         net (fo=1, routed)           0.231     1.377    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/n_0_CurrentState[0]_i_2__1
    SLICE_X22Y40         LUT6 (Prop_lut6_I0_O)        0.105     1.482 r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/CurrentState[0]_i_1__11/O
                         net (fo=1, routed)           0.000     1.482    TriggerManager_0/n_0_SynchEdgeDetector_HOLD
    SLICE_X22Y40         FDRE                                         r  TriggerManager_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.415     1.162    TriggerManager_0/FAST_CLK
    SLICE_X22Y40                                                      r  TriggerManager_0/CurrentState_reg[0]/C
                         clock pessimism              0.412     1.574    
                         clock uncertainty           -0.043     1.531    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.032     1.563    TriggerManager_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          1.563    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.589ns (33.360%)  route 1.177ns (66.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 1.163 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.514    -0.401    TriggerManager_0/Synchronizer_AdcTdcBusy/FAST_CLK
    SLICE_X33Y23                                                      r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.022 r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/Q
                         net (fo=4, routed)           0.852     0.830    TriggerManager_0/Synchronizer_AdcTdcBusy/DOUT
    SLICE_X22Y41         LUT4 (Prop_lut4_I0_O)        0.105     0.935 r  TriggerManager_0/Synchronizer_AdcTdcBusy/CurrentState[1]_i_2/O
                         net (fo=1, routed)           0.324     1.259    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/I3
    SLICE_X20Y42         LUT6 (Prop_lut6_I4_O)        0.105     1.364 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[1]_i_1__9/O
                         net (fo=1, routed)           0.000     1.364    TriggerManager_0/n_1_SynchEdgeDetector_FAST_CLEAR
    SLICE_X20Y42         FDRE                                         r  TriggerManager_0/CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.416     1.163    TriggerManager_0/FAST_CLK
    SLICE_X20Y42                                                      r  TriggerManager_0/CurrentState_reg[1]/C
                         clock pessimism              0.412     1.575    
                         clock uncertainty           -0.043     1.532    
    SLICE_X20Y42         FDRE (Setup_fdre_C_D)        0.030     1.562    TriggerManager_0/CurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          1.562    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/BusyManager_0/BUSY_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.589ns (35.103%)  route 1.089ns (64.897%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 1.155 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.524    -0.391    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X25Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDCE (Prop_fdce_C_Q)         0.379    -0.012 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.419     0.407    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.105     0.512 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.670     1.182    TriggerManager_0/BusyManager_0/RESET1_out
    SLICE_X23Y31         LUT6 (Prop_lut6_I4_O)        0.105     1.287 r  TriggerManager_0/BusyManager_0/BUSY_i_1/O
                         net (fo=1, routed)           0.000     1.287    TriggerManager_0/BusyManager_0/n_0_BUSY_i_1
    SLICE_X23Y31         FDRE                                         r  TriggerManager_0/BusyManager_0/BUSY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.408     1.155    TriggerManager_0/BusyManager_0/FAST_CLK
    SLICE_X23Y31                                                      r  TriggerManager_0/BusyManager_0/BUSY_reg/C
                         clock pessimism              0.412     1.567    
                         clock uncertainty           -0.043     1.524    
    SLICE_X23Y31         FDRE (Setup_fdre_C_D)        0.032     1.556    TriggerManager_0/BusyManager_0/BUSY_reg
  -------------------------------------------------------------------
                         required time                          1.556    
                         arrival time                          -1.287    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.589ns (35.212%)  route 1.084ns (64.788%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 1.162 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.532    -0.383    TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/FAST_CLK
    SLICE_X31Y44                                                      r  TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.379    -0.004 r  TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.639     0.635    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/I1
    SLICE_X21Y41         LUT4 (Prop_lut4_I3_O)        0.105     0.740 f  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[2]_i_2__2/O
                         net (fo=2, routed)           0.445     1.184    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/n_0_CurrentState[2]_i_2__2
    SLICE_X21Y40         LUT6 (Prop_lut6_I1_O)        0.105     1.289 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.289    TriggerManager_0/n_0_SynchEdgeDetector_FAST_CLEAR
    SLICE_X21Y40         FDRE                                         r  TriggerManager_0/CurrentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.415     1.162    TriggerManager_0/FAST_CLK
    SLICE_X21Y40                                                      r  TriggerManager_0/CurrentState_reg[2]/C
                         clock pessimism              0.412     1.574    
                         clock uncertainty           -0.043     1.531    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)        0.032     1.563    TriggerManager_0/CurrentState_reg[2]
  -------------------------------------------------------------------
                         required time                          1.563    
                         arrival time                          -1.289    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[511]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[543]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 1.345ns (76.216%)  route 0.420ns (23.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 1.158 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.533    -0.382    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X12Y10                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[511]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.963 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[511]_srl32/Q
                         net (fo=1, routed)           0.420     1.382    TriggerManager_0/HoldExpander_0/Delayer_0/n_0_Dff_reg[511]_srl32
    SLICE_X14Y15         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[543]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.411     1.158    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X14Y15                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[543]_srl32/CLK
                         clock pessimism              0.429     1.587    
                         clock uncertainty           -0.043     1.544    
    SLICE_X14Y15         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.133     1.677    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[543]_srl32
  -------------------------------------------------------------------
                         required time                          1.677    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 1.345ns (77.132%)  route 0.399ns (22.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 1.162 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.532    -0.383    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X12Y11                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.962 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/Q
                         net (fo=1, routed)           0.399     1.360    TriggerManager_0/HoldExpander_0/Delayer_0/n_0_Dff_reg[383]_srl32
    SLICE_X12Y10         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.415     1.162    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X12Y10                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32/CLK
                         clock pessimism              0.429     1.591    
                         clock uncertainty           -0.043     1.548    
    SLICE_X12Y10         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.133     1.681    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32
  -------------------------------------------------------------------
                         required time                          1.681    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.589ns (36.371%)  route 1.030ns (63.629%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 1.162 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.534    -0.381    TriggerManager_0/FAST_CLK
    SLICE_X20Y42                                                      r  TriggerManager_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.379    -0.002 r  TriggerManager_0/CurrentState_reg[1]/Q
                         net (fo=12, routed)          0.716     0.714    TriggerManager_0/InterclockTrigger_TransmitStart/Q[1]
    SLICE_X22Y39         LUT4 (Prop_lut4_I2_O)        0.105     0.819 r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_i_2/O
                         net (fo=1, routed)           0.314     1.133    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/I1
    SLICE_X23Y40         LUT4 (Prop_lut4_I0_O)        0.105     1.238 r  TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__1/O
                         net (fo=1, routed)           0.000     1.238    TriggerManager_0/InterclockTrigger_TransmitStart/n_0_Synchronizer_ResetTriggerIn
    SLICE_X23Y40         FDRE                                         r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.415     1.162    TriggerManager_0/InterclockTrigger_TransmitStart/FAST_CLK
    SLICE_X23Y40                                                      r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/C
                         clock pessimism              0.429     1.591    
                         clock uncertainty           -0.043     1.548    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.033     1.581    TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.581    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[767]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[799]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 1.345ns (78.657%)  route 0.365ns (21.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 1.158 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.528    -0.387    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X12Y15                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[767]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.958 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[767]_srl32/Q
                         net (fo=1, routed)           0.365     1.323    TriggerManager_0/HoldExpander_0/Delayer_0/n_0_Dff_reg[767]_srl32
    SLICE_X12Y16         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[799]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.411     1.158    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X12Y16                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[799]_srl32/CLK
                         clock pessimism              0.429     1.587    
                         clock uncertainty           -0.043     1.544    
    SLICE_X12Y16         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.133     1.677    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[799]_srl32
  -------------------------------------------------------------------
                         required time                          1.677    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[895]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[927]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 1.345ns (78.657%)  route 0.365ns (21.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 1.157 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.527    -0.388    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X12Y16                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[895]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.957 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[895]_srl32/Q
                         net (fo=1, routed)           0.365     1.322    TriggerManager_0/HoldExpander_0/Delayer_0/n_0_Dff_reg[895]_srl32
    SLICE_X12Y17         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[927]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.410     1.157    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X12Y17                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[927]_srl32/CLK
                         clock pessimism              0.429     1.586    
                         clock uncertainty           -0.043     1.543    
    SLICE_X12Y17         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.133     1.676    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[927]_srl32
  -------------------------------------------------------------------
                         required time                          1.676    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[639]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[671]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 1.345ns (83.572%)  route 0.264ns (16.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 1.158 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.528    -0.387    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X14Y15                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[639]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.958 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[639]_srl32/Q
                         net (fo=1, routed)           0.264     1.222    TriggerManager_0/HoldExpander_0/Delayer_0/n_0_Dff_reg[639]_srl32
    SLICE_X12Y15         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[671]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.411     1.158    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X12Y15                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[671]_srl32/CLK
                         clock pessimism              0.429     1.587    
                         clock uncertainty           -0.043     1.544    
    SLICE_X12Y15         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.133     1.677    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[671]_srl32
  -------------------------------------------------------------------
                         required time                          1.677    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  0.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.725%)  route 0.117ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.626    -0.485    TriggerManager_0/Synchronizer_AdcTdcBusy/FAST_CLK
    SLICE_X32Y23                                                      r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.117    -0.227    TriggerManager_0/Synchronizer_AdcTdcBusy/temp
    SLICE_X33Y23         FDCE                                         r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.897    -0.723    TriggerManager_0/Synchronizer_AdcTdcBusy/FAST_CLK
    SLICE_X33Y23                                                      r  TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.251    -0.472    
    SLICE_X33Y23         FDCE (Hold_fdce_C_D)         0.072    -0.400    TriggerManager_0/Synchronizer_AdcTdcBusy/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 TriggerManager_0/HoldExpander_0/HoldOut_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.767%)  route 0.121ns (46.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.627    -0.484    TriggerManager_0/HoldExpander_0/FAST_CLK
    SLICE_X22Y24                                                      r  TriggerManager_0/HoldExpander_0/HoldOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  TriggerManager_0/HoldExpander_0/HoldOut_reg/Q
                         net (fo=3, routed)           0.121    -0.221    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/HoldOut
    SLICE_X21Y23         FDCE                                         r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.901    -0.719    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X21Y23                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.249    -0.470    
    SLICE_X21Y23         FDCE (Hold_fdce_C_D)         0.072    -0.398    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.641    -0.470    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/FAST_CLK
    SLICE_X19Y49                                                      r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.329 r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.110    -0.218    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/temp
    SLICE_X19Y49         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.917    -0.703    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/FAST_CLK
    SLICE_X19Y49                                                      r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.233    -0.470    
    SLICE_X19Y49         FDCE (Hold_fdce_C_D)         0.070    -0.400    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/HoldOut_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.131%)  route 0.104ns (35.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.627    -0.484    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X23Y24                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.104    -0.239    TriggerManager_0/HoldExpander_0/DelayedDin
    SLICE_X22Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.194 r  TriggerManager_0/HoldExpander_0/HoldOut_i_1/O
                         net (fo=1, routed)           0.000    -0.194    TriggerManager_0/HoldExpander_0/n_0_HoldOut_i_1
    SLICE_X22Y24         FDRE                                         r  TriggerManager_0/HoldExpander_0/HoldOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.900    -0.720    TriggerManager_0/HoldExpander_0/FAST_CLK
    SLICE_X22Y24                                                      r  TriggerManager_0/HoldExpander_0/HoldOut_reg/C
                         clock pessimism              0.249    -0.471    
    SLICE_X22Y24         FDRE (Hold_fdre_C_D)         0.091    -0.380    TriggerManager_0/HoldExpander_0/HoldOut_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.642    -0.469    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/FAST_CLK
    SLICE_X15Y49                                                      r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.114    -0.214    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/temp
    SLICE_X15Y49         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.917    -0.703    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/FAST_CLK
    SLICE_X15Y49                                                      r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.234    -0.469    
    SLICE_X15Y49         FDCE (Hold_fdce_C_D)         0.066    -0.403    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.363%)  route 0.127ns (40.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.639    -0.472    TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X20Y40                                                      r  TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.331 f  TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/Q
                         net (fo=1, routed)           0.127    -0.203    TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/DOUT
    SLICE_X23Y40         LUT4 (Prop_lut4_I2_O)        0.045    -0.158 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__4/O
                         net (fo=1, routed)           0.000    -0.158    TriggerManager_0/InterclockTrigger_ScalerFastClear/n_0_Synchronizer_ResetTriggerIn
    SLICE_X23Y40         FDRE                                         r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.915    -0.705    TriggerManager_0/InterclockTrigger_ScalerFastClear/FAST_CLK
    SLICE_X23Y40                                                      r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.249    -0.456    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.091    -0.365    TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[607]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[639]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.637    -0.474    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X14Y15                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[607]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.142 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[607]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.142    TriggerManager_0/HoldExpander_0/Delayer_0/n_1_Dff_reg[607]_srl32
    SLICE_X14Y15         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[639]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.910    -0.710    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X14Y15                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[639]_srl32/CLK
                         clock pessimism              0.236    -0.474    
    SLICE_X14Y15         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.357    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[639]_srl32
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[735]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[767]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.637    -0.474    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X12Y15                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[735]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.142 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[735]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.142    TriggerManager_0/HoldExpander_0/Delayer_0/n_1_Dff_reg[735]_srl32
    SLICE_X12Y15         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[767]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.910    -0.710    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X12Y15                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[767]_srl32/CLK
                         clock pessimism              0.236    -0.474    
    SLICE_X12Y15         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.357    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[767]_srl32
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.638    -0.473    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X14Y12                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.141 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.141    TriggerManager_0/HoldExpander_0/Delayer_0/n_1_Dff_reg[223]_srl32
    SLICE_X14Y12         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.912    -0.708    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X14Y12                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
                         clock pessimism              0.235    -0.473    
    SLICE_X14Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.356    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[351]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.639    -0.472    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X12Y11                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[351]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.140 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[351]_srl32/Q31
                         net (fo=1, routed)           0.000    -0.140    TriggerManager_0/HoldExpander_0/Delayer_0/n_1_Dff_reg[351]_srl32
    SLICE_X12Y11         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.914    -0.706    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X12Y11                                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/CLK
                         clock pessimism              0.234    -0.472    
    SLICE_X12Y11         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.355    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_500M
Waveform:           { 0 1 }
Period:             2.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592     2.000   0.408    BUFGCTRL_X0Y25   ClockManager_0/MMCM_0/BUFG_CLK_500M/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249     2.000   0.751    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X23Y31     TriggerManager_0/BusyManager_0/BUSY_reg/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X21Y43     TriggerManager_0/CommonStopMask_reg/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X22Y40     TriggerManager_0/CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X20Y42     TriggerManager_0/CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X21Y40     TriggerManager_0/CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X23Y37     TriggerManager_0/CurrentState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     2.000   1.000    SLICE_X12Y17     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[999]/C
Min Period        n/a     FDCE/C              n/a            1.000     2.000   1.000    SLICE_X21Y23     TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   2.000   211.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X12Y13     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X12Y13     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X14Y12     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X14Y12     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X14Y12     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[191]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X14Y12     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[191]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X14Y12     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X14Y12     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X14Y12     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X14Y12     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X12Y13     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X14Y12     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X14Y12     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[191]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X14Y12     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[223]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X14Y12     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X12Y13     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X12Y13     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X12Y13     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X12Y11     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[287]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854     1.000   0.146    SLICE_X12Y11     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[319]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I_0
  To Clock:  I_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592     20.000  18.408   BUFGCTRL_X0Y31   ClockManager_0/MMCM_0/BUFG_CLK_FB_0/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.000  80.000   MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack        3.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        2.899ns  (logic 0.494ns (17.039%)  route 2.405ns (82.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 839.680 - 840.000 ) 
    Source Clock Delay      (SCD):    0.164ns = ( 833.497 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372   833.497    GlobalReadRegister_0/ReadRegister_2/I2
    SLICE_X15Y146                                                     r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDCE (Prop_fdce_C_Q)         0.379   833.876 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/Q
                         net (fo=10, routed)          1.655   835.531    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[1]
    SLICE_X15Y146        LUT3 (Prop_lut3_I1_O)        0.115   835.646 r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0/O
                         net (fo=1, routed)           0.750   836.397    GlobalReadRegister_0/ReadRegister_2/n_0_SRIN_READ_i_1__0
    SLICE_X14Y146        FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.262   839.680    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X14Y146                                                     r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/C
                         clock pessimism              0.302   839.983    
                         clock uncertainty           -0.171   839.811    
    SLICE_X14Y146        FDCE (Setup_fdce_C_D)       -0.177   839.634    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                        839.634    
                         arrival time                        -836.397    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        2.282ns  (logic 0.484ns (21.211%)  route 1.798ns (78.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 839.680 - 840.000 ) 
    Source Clock Delay      (SCD):    0.164ns = ( 833.497 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.372   833.497    GlobalReadRegister_0/ReadRegister_2/I2
    SLICE_X13Y145                                                     r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDCE (Prop_fdce_C_Q)         0.379   833.876 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[2]/Q
                         net (fo=9, routed)           1.798   835.674    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[2]
    SLICE_X14Y145        LUT3 (Prop_lut3_I1_O)        0.105   835.779 r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0/O
                         net (fo=1, routed)           0.000   835.779    GlobalReadRegister_0/ReadRegister_2/n_0_CLK_READ_i_1__0
    SLICE_X14Y145        FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.262   839.680    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X14Y145                                                     r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/C
                         clock pessimism              0.302   839.983    
                         clock uncertainty           -0.171   839.811    
    SLICE_X14Y145        FDCE (Setup_fdce_C_D)        0.072   839.883    GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                        839.883    
                         arrival time                        -835.779    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        1.839ns  (logic 0.498ns (27.080%)  route 1.341ns (72.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 839.680 - 840.000 ) 
    Source Clock Delay      (SCD):    0.327ns = ( 833.660 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.535   833.660    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X15Y151                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDCE (Prop_fdce_C_Q)         0.379   834.039 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/Q
                         net (fo=10, routed)          0.722   834.761    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[0]
    SLICE_X15Y151        LUT3 (Prop_lut3_I0_O)        0.119   834.880 r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_i_1/O
                         net (fo=1, routed)           0.619   835.499    GlobalReadRegister_0/ReadRegister_1/SRIN_READ0
    SLICE_X15Y148        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.262   839.680    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X15Y148                                                     r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/C
                         clock pessimism              0.302   839.983    
                         clock uncertainty           -0.171   839.811    
    SLICE_X15Y148        FDCE (Setup_fdce_C_D)       -0.194   839.617    GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                        839.617    
                         arrival time                        -835.499    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        1.771ns  (logic 0.484ns (27.331%)  route 1.287ns (72.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 839.680 - 840.000 ) 
    Source Clock Delay      (SCD):    0.327ns = ( 833.660 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.535   833.660    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X15Y151                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDCE (Prop_fdce_C_Q)         0.379   834.039 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/Q
                         net (fo=10, routed)          1.287   835.326    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[1]
    SLICE_X15Y148        LUT3 (Prop_lut3_I0_O)        0.105   835.431 r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_i_1/O
                         net (fo=1, routed)           0.000   835.431    GlobalReadRegister_0/ReadRegister_1/CLK_READ0
    SLICE_X15Y148        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373   838.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.262   839.680    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X15Y148                                                     r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/C
                         clock pessimism              0.302   839.983    
                         clock uncertainty           -0.171   839.811    
    SLICE_X15Y148        FDCE (Setup_fdce_C_D)        0.030   839.841    GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                        839.841    
                         arrival time                        -835.431    
  -------------------------------------------------------------------
                         slack                                  4.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.591%)  route 0.488ns (72.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.233ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.652    -0.233    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X15Y151                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDCE (Prop_fdce_C_Q)         0.141    -0.092 f  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[0]/Q
                         net (fo=10, routed)          0.488     0.396    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[0]
    SLICE_X15Y148        LUT3 (Prop_lut3_I2_O)        0.045     0.441 r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_i_1/O
                         net (fo=1, routed)           0.000     0.441    GlobalReadRegister_0/ReadRegister_1/CLK_READ0
    SLICE_X15Y148        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.840    -0.525    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X15Y148                                                     r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/C
                         clock pessimism              0.528     0.003    
                         clock uncertainty            0.171     0.174    
    SLICE_X15Y148        FDCE (Hold_fdce_C_D)         0.091     0.265    GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.439%)  route 0.608ns (76.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.569    -0.317    GlobalReadRegister_0/ReadRegister_2/I2
    SLICE_X15Y146                                                     r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDCE (Prop_fdce_C_Q)         0.141    -0.176 f  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/Q
                         net (fo=10, routed)          0.608     0.432    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[0]
    SLICE_X14Y145        LUT3 (Prop_lut3_I2_O)        0.045     0.477 r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0/O
                         net (fo=1, routed)           0.000     0.477    GlobalReadRegister_0/ReadRegister_2/n_0_CLK_READ_i_1__0
    SLICE_X14Y145        FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.840    -0.526    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X14Y145                                                     r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/C
                         clock pessimism              0.528     0.002    
                         clock uncertainty            0.171     0.173    
    SLICE_X14Y145        FDCE (Hold_fdce_C_D)         0.120     0.293    GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.183ns (29.181%)  route 0.444ns (70.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.233ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.652    -0.233    GlobalReadRegister_0/ReadRegister_1/I2
    SLICE_X15Y151                                                     r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDCE (Prop_fdce_C_Q)         0.141    -0.092 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/Q
                         net (fo=10, routed)          0.189     0.097    GlobalReadRegister_0/ReadRegister_1/n_0_CurrentState_reg[1]
    SLICE_X15Y151        LUT3 (Prop_lut3_I1_O)        0.042     0.139 r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_i_1/O
                         net (fo=1, routed)           0.255     0.394    GlobalReadRegister_0/ReadRegister_1/SRIN_READ0
    SLICE_X15Y148        FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.840    -0.525    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X15Y148                                                     r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/C
                         clock pessimism              0.528     0.003    
                         clock uncertainty            0.171     0.174    
    SLICE_X15Y148        FDCE (Hold_fdce_C_D)         0.013     0.187    GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.185ns (15.935%)  route 0.976ns (84.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.569    -0.317    GlobalReadRegister_0/ReadRegister_2/I2
    SLICE_X15Y146                                                     r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDCE (Prop_fdce_C_Q)         0.141    -0.176 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/Q
                         net (fo=10, routed)          0.662     0.486    GlobalReadRegister_0/ReadRegister_2/n_0_CurrentState_reg[0]
    SLICE_X15Y146        LUT3 (Prop_lut3_I0_O)        0.044     0.530 r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0/O
                         net (fo=1, routed)           0.314     0.844    GlobalReadRegister_0/ReadRegister_2/n_0_SRIN_READ_i_1__0
    SLICE_X14Y146        FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.840    -0.526    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X14Y146                                                     r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/C
                         clock pessimism              0.528     0.002    
                         clock uncertainty            0.171     0.173    
    SLICE_X14Y146        FDCE (Hold_fdce_C_D)        -0.003     0.170    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.674    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_3M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      162.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             162.791ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_3M rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.538ns (50.442%)  route 0.529ns (49.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 166.347 - 166.667 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     0.542 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.891     1.433    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.514 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.374     2.888    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/AD9220_CLK
    SLICE_X12Y142                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.433     3.321 f  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/Q
                         net (fo=1, routed)           0.529     3.850    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DelayedDin
    SLICE_X12Y143        LUT6 (Prop_lut6_I1_O)        0.105     3.955 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     3.955    ADC_0/ADC_Controller_0/NextState[0]
    SLICE_X12Y143        FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.262   166.347    ADC_0/ADC_Controller_0/CLK
    SLICE_X12Y143                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                         clock pessimism              0.373   166.721    
                         clock uncertainty           -0.051   166.669    
    SLICE_X12Y143        FDCE (Setup_fdce_C_D)        0.076   166.745    ADC_0/ADC_Controller_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                        166.745    
                         arrival time                          -3.955    
  -------------------------------------------------------------------
                         slack                                162.791    

Slack (MET) :             164.989ns  (required time - arrival time)
  Source:                 ClockManager_0/Clk3M_reg/Q
                            (clock source 'CLK_3M'  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ClockManager_0/Clk3M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_3M rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.105ns (8.999%)  route 1.062ns (91.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 166.345 - 166.667 ) 
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371     0.163    ClockManager_0/I
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     0.542 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           1.062     1.603    ClockManager_0/Clk3M
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.105     1.708 f  ClockManager_0/Clk3M_i_1/O
                         net (fo=1, routed)           0.000     1.708    ClockManager_0/p_0_in
    SLICE_X52Y93         FDCE                                         f  ClockManager_0/Clk3M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   165.008    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   166.345    ClockManager_0/I
    SLICE_X52Y93                                                      r  ClockManager_0/Clk3M_reg/C
                         clock pessimism              0.373   166.718    
                         clock uncertainty           -0.051   166.667    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)        0.030   166.697    ClockManager_0/Clk3M_reg
  -------------------------------------------------------------------
                         required time                        166.697    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                164.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ClockManager_0/Clk3M_reg/Q
                            (clock source 'CLK_3M'  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ClockManager_0/Clk3M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@166.667ns - CLK_3M fall@166.667ns)
  Data Path Delay:        0.533ns  (logic 0.045ns (8.447%)  route 0.488ns (91.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns = ( 166.135 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.181ns = ( 166.486 - 166.667 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M fall edge)   166.667   166.667 f  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301   166.968 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440   167.408    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   164.867 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343   165.210    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   165.260 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495   165.755    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026   165.781 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564   166.345    ClockManager_0/I
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141   166.486 f  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.488   166.974    ClockManager_0/Clk3M
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.045   167.019 r  ClockManager_0/Clk3M_i_1/O
                         net (fo=1, routed)           0.000   167.019    ClockManager_0/p_0_in
    SLICE_X52Y93         FDCE                                         r  ClockManager_0/Clk3M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489   167.156 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480   167.636    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334   164.302 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377   164.679    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053   164.732 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540   165.272    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029   165.301 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834   166.135    ClockManager_0/I
    SLICE_X52Y93                                                      r  ClockManager_0/Clk3M_reg/C
                         clock pessimism              0.480   166.615    
                         clock uncertainty            0.051   166.666    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.091   166.757    ClockManager_0/Clk3M_reg
  -------------------------------------------------------------------
                         required time                       -166.757    
                         arrival time                         167.019    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.988%)  route 0.151ns (42.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.564    -0.322    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.181 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.424     0.243    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.269 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.570     0.839    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/AD9220_CLK
    SLICE_X12Y142                                                     r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.164     1.003 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=2, routed)           0.151     1.154    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DOUT
    SLICE_X12Y143        LUT6 (Prop_lut6_I2_O)        0.045     1.199 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.199    ADC_0/ADC_Controller_0/NextState[0]
    SLICE_X12Y143        FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.840    -0.526    ADC_0/ADC_Controller_0/CLK
    SLICE_X12Y143                                                     r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                         clock pessimism              0.480    -0.046    
    SLICE_X12Y143        FDCE (Hold_fdce_C_D)         0.121     0.075    ADC_0/ADC_Controller_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.124    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack        4.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.196ns  (logic 2.678ns (23.920%)  route 8.518ns (76.080%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT6=4)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    0.249ns = ( 320.249 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.457   320.249    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y66                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDCE (Prop_fdce_C_Q)         0.379   320.628 f  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=5, routed)           1.412   322.039    UsrClkOut_O/out_sw[6]
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.105   322.144 f  UsrClkOut_O/CLK_usr_i_34/O
                         net (fo=7, routed)           1.109   323.253    UsrClkOut_O/n_0_CLK_usr_i_34
    SLICE_X86Y67         LUT6 (Prop_lut6_I3_O)        0.105   323.358 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=26, routed)          1.266   324.625    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.105   324.730 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183   325.912    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105   326.017 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342   327.360    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105   327.465 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000   327.465    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   327.922 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   327.922    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.020 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.020    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.118 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206   330.323    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105   330.428 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000   330.428    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.885 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.885    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.983 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.983    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.081 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.081    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.179 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.179    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   331.444 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   331.444    UsrClkOut_O/n_0_CLK_cnt_reg[21]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[21]/C
                         clock pessimism              0.302   335.812    
                         clock uncertainty           -0.171   335.640    
    SLICE_X85Y72         FDCE (Setup_fdce_C_D)        0.059   335.699    UsrClkOut_O/CLK_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        335.699    
                         arrival time                        -331.444    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.190ns  (logic 2.672ns (23.879%)  route 8.518ns (76.121%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT6=4)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    0.249ns = ( 320.249 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.457   320.249    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y66                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDCE (Prop_fdce_C_Q)         0.379   320.628 f  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=5, routed)           1.412   322.039    UsrClkOut_O/out_sw[6]
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.105   322.144 f  UsrClkOut_O/CLK_usr_i_34/O
                         net (fo=7, routed)           1.109   323.253    UsrClkOut_O/n_0_CLK_usr_i_34
    SLICE_X86Y67         LUT6 (Prop_lut6_I3_O)        0.105   323.358 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=26, routed)          1.266   324.625    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.105   324.730 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183   325.912    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105   326.017 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342   327.360    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105   327.465 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000   327.465    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   327.922 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   327.922    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.020 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.020    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.118 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206   330.323    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105   330.428 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000   330.428    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.885 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.885    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.983 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.983    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.081 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.081    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.179 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.179    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   331.438 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   331.438    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.302   335.812    
                         clock uncertainty           -0.171   335.640    
    SLICE_X85Y72         FDCE (Setup_fdce_C_D)        0.059   335.699    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        335.699    
                         arrival time                        -331.438    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.130ns  (logic 2.612ns (23.469%)  route 8.518ns (76.531%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT6=4)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    0.249ns = ( 320.249 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.457   320.249    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y66                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDCE (Prop_fdce_C_Q)         0.379   320.628 f  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=5, routed)           1.412   322.039    UsrClkOut_O/out_sw[6]
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.105   322.144 f  UsrClkOut_O/CLK_usr_i_34/O
                         net (fo=7, routed)           1.109   323.253    UsrClkOut_O/n_0_CLK_usr_i_34
    SLICE_X86Y67         LUT6 (Prop_lut6_I3_O)        0.105   323.358 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=26, routed)          1.266   324.625    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.105   324.730 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183   325.912    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105   326.017 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342   327.360    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105   327.465 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000   327.465    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   327.922 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   327.922    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.020 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.020    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.118 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206   330.323    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105   330.428 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000   330.428    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.885 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.885    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.983 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.983    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.081 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.081    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.179 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.179    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199   331.378 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000   331.378    UsrClkOut_O/n_0_CLK_cnt_reg[22]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.302   335.812    
                         clock uncertainty           -0.171   335.640    
    SLICE_X85Y72         FDCE (Setup_fdce_C_D)        0.059   335.699    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        335.699    
                         arrival time                        -331.378    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.112ns  (logic 2.594ns (23.345%)  route 8.518ns (76.655%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT6=4)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    0.249ns = ( 320.249 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.457   320.249    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y66                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDCE (Prop_fdce_C_Q)         0.379   320.628 f  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=5, routed)           1.412   322.039    UsrClkOut_O/out_sw[6]
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.105   322.144 f  UsrClkOut_O/CLK_usr_i_34/O
                         net (fo=7, routed)           1.109   323.253    UsrClkOut_O/n_0_CLK_usr_i_34
    SLICE_X86Y67         LUT6 (Prop_lut6_I3_O)        0.105   323.358 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=26, routed)          1.266   324.625    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.105   324.730 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183   325.912    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105   326.017 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342   327.360    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105   327.465 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000   327.465    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   327.922 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   327.922    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.020 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.020    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.118 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206   330.323    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105   330.428 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000   330.428    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.885 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.885    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.983 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.983    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.081 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.081    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.179 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.179    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181   331.360 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000   331.360    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.302   335.812    
                         clock uncertainty           -0.171   335.640    
    SLICE_X85Y72         FDCE (Setup_fdce_C_D)        0.059   335.699    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        335.699    
                         arrival time                        -331.360    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.098ns  (logic 2.580ns (23.248%)  route 8.518ns (76.752%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT6=4)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    0.249ns = ( 320.249 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.457   320.249    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y66                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDCE (Prop_fdce_C_Q)         0.379   320.628 f  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=5, routed)           1.412   322.039    UsrClkOut_O/out_sw[6]
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.105   322.144 f  UsrClkOut_O/CLK_usr_i_34/O
                         net (fo=7, routed)           1.109   323.253    UsrClkOut_O/n_0_CLK_usr_i_34
    SLICE_X86Y67         LUT6 (Prop_lut6_I3_O)        0.105   323.358 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=26, routed)          1.266   324.625    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.105   324.730 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183   325.912    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105   326.017 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342   327.360    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105   327.465 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000   327.465    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   327.922 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   327.922    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.020 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.020    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.118 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206   330.323    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105   330.428 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000   330.428    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.885 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.885    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.983 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.983    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.081 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.081    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   331.346 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   331.346    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.302   335.812    
                         clock uncertainty           -0.171   335.640    
    SLICE_X85Y71         FDCE (Setup_fdce_C_D)        0.059   335.699    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        335.699    
                         arrival time                        -331.346    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.092ns  (logic 2.574ns (23.206%)  route 8.518ns (76.794%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT6=4)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    0.249ns = ( 320.249 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.457   320.249    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y66                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDCE (Prop_fdce_C_Q)         0.379   320.628 f  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=5, routed)           1.412   322.039    UsrClkOut_O/out_sw[6]
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.105   322.144 f  UsrClkOut_O/CLK_usr_i_34/O
                         net (fo=7, routed)           1.109   323.253    UsrClkOut_O/n_0_CLK_usr_i_34
    SLICE_X86Y67         LUT6 (Prop_lut6_I3_O)        0.105   323.358 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=26, routed)          1.266   324.625    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.105   324.730 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183   325.912    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105   326.017 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342   327.360    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105   327.465 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000   327.465    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   327.922 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   327.922    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.020 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.020    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.118 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206   330.323    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105   330.428 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000   330.428    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.885 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.885    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.983 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.983    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.081 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.081    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   331.340 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   331.340    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.302   335.812    
                         clock uncertainty           -0.171   335.640    
    SLICE_X85Y71         FDCE (Setup_fdce_C_D)        0.059   335.699    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        335.699    
                         arrival time                        -331.340    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.032ns  (logic 2.514ns (22.789%)  route 8.518ns (77.211%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT6=4)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    0.249ns = ( 320.249 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.457   320.249    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y66                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDCE (Prop_fdce_C_Q)         0.379   320.628 f  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=5, routed)           1.412   322.039    UsrClkOut_O/out_sw[6]
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.105   322.144 f  UsrClkOut_O/CLK_usr_i_34/O
                         net (fo=7, routed)           1.109   323.253    UsrClkOut_O/n_0_CLK_usr_i_34
    SLICE_X86Y67         LUT6 (Prop_lut6_I3_O)        0.105   323.358 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=26, routed)          1.266   324.625    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.105   324.730 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183   325.912    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105   326.017 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342   327.360    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105   327.465 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000   327.465    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   327.922 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   327.922    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.020 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.020    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.118 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206   330.323    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105   330.428 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000   330.428    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.885 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.885    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.983 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.983    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.081 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.081    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199   331.280 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000   331.280    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.302   335.812    
                         clock uncertainty           -0.171   335.640    
    SLICE_X85Y71         FDCE (Setup_fdce_C_D)        0.059   335.699    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        335.699    
                         arrival time                        -331.280    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.014ns  (logic 2.496ns (22.663%)  route 8.518ns (77.338%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT6=4)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.176ns = ( 335.509 - 333.333 ) 
    Source Clock Delay      (SCD):    0.249ns = ( 320.249 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.457   320.249    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y66                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDCE (Prop_fdce_C_Q)         0.379   320.628 f  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=5, routed)           1.412   322.039    UsrClkOut_O/out_sw[6]
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.105   322.144 f  UsrClkOut_O/CLK_usr_i_34/O
                         net (fo=7, routed)           1.109   323.253    UsrClkOut_O/n_0_CLK_usr_i_34
    SLICE_X86Y67         LUT6 (Prop_lut6_I3_O)        0.105   323.358 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=26, routed)          1.266   324.625    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.105   324.730 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183   325.912    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105   326.017 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342   327.360    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105   327.465 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000   327.465    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   327.922 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   327.922    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.020 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.020    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.118 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206   330.323    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105   330.428 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000   330.428    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.885 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.885    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.983 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.983    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.081 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   331.081    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_3
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181   331.262 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000   331.262    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.338   335.509    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.302   335.812    
                         clock uncertainty           -0.171   335.640    
    SLICE_X85Y71         FDCE (Setup_fdce_C_D)        0.059   335.699    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        335.699    
                         arrival time                        -331.262    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.000ns  (logic 2.482ns (22.564%)  route 8.518ns (77.436%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT6=4)
  Clock Path Skew:        2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 335.511 - 333.333 ) 
    Source Clock Delay      (SCD):    0.249ns = ( 320.249 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.457   320.249    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y66                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDCE (Prop_fdce_C_Q)         0.379   320.628 f  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=5, routed)           1.412   322.039    UsrClkOut_O/out_sw[6]
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.105   322.144 f  UsrClkOut_O/CLK_usr_i_34/O
                         net (fo=7, routed)           1.109   323.253    UsrClkOut_O/n_0_CLK_usr_i_34
    SLICE_X86Y67         LUT6 (Prop_lut6_I3_O)        0.105   323.358 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=26, routed)          1.266   324.625    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.105   324.730 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183   325.912    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105   326.017 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342   327.360    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105   327.465 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000   327.465    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   327.922 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   327.922    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.020 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.020    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.118 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206   330.323    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105   330.428 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000   330.428    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.885 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.885    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.983 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.983    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   331.248 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000   331.248    UsrClkOut_O/n_0_CLK_cnt_reg[13]_i_1
    SLICE_X85Y70         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.511    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.302   335.814    
                         clock uncertainty           -0.171   335.642    
    SLICE_X85Y70         FDCE (Setup_fdce_C_D)        0.059   335.701    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        335.701    
                         arrival time                        -331.248    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        10.994ns  (logic 2.476ns (22.522%)  route 8.518ns (77.478%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT6=4)
  Clock Path Skew:        2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 335.511 - 333.333 ) 
    Source Clock Delay      (SCD):    0.249ns = ( 320.249 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441   318.711    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.457   320.249    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X86Y66                                                      r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDCE (Prop_fdce_C_Q)         0.379   320.628 f  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=5, routed)           1.412   322.039    UsrClkOut_O/out_sw[6]
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.105   322.144 f  UsrClkOut_O/CLK_usr_i_34/O
                         net (fo=7, routed)           1.109   323.253    UsrClkOut_O/n_0_CLK_usr_i_34
    SLICE_X86Y67         LUT6 (Prop_lut6_I3_O)        0.105   323.358 f  UsrClkOut_O/CLK_usr_i_21/O
                         net (fo=26, routed)          1.266   324.625    UsrClkOut_O/n_0_CLK_usr_i_21
    SLICE_X84Y67         LUT6 (Prop_lut6_I0_O)        0.105   324.730 r  UsrClkOut_O/CLK_cnt[0]_i_39/O
                         net (fo=1, routed)           1.183   325.912    UsrClkOut_O/n_0_CLK_cnt[0]_i_39
    SLICE_X84Y68         LUT6 (Prop_lut6_I0_O)        0.105   326.017 r  UsrClkOut_O/CLK_cnt[0]_i_35/O
                         net (fo=1, routed)           1.342   327.360    UsrClkOut_O/n_0_CLK_cnt[0]_i_35
    SLICE_X86Y69         LUT6 (Prop_lut6_I0_O)        0.105   327.465 r  UsrClkOut_O/CLK_cnt[0]_i_28/O
                         net (fo=1, routed)           0.000   327.465    UsrClkOut_O/n_0_CLK_cnt[0]_i_28
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   327.922 r  UsrClkOut_O/CLK_cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000   327.922    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_13
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.020 r  UsrClkOut_O/CLK_cnt_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000   328.020    UsrClkOut_O/n_0_CLK_cnt_reg[0]_i_4
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   328.118 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          2.206   330.323    UsrClkOut_O/load
    SLICE_X85Y68         LUT2 (Prop_lut2_I1_O)        0.105   330.428 r  UsrClkOut_O/CLK_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000   330.428    UsrClkOut_O/n_0_CLK_cnt[5]_i_2
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457   330.885 r  UsrClkOut_O/CLK_cnt_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.885    UsrClkOut_O/n_0_CLK_cnt_reg[8]_i_3
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.983 r  UsrClkOut_O/CLK_cnt_reg[9]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   330.983    UsrClkOut_O/n_0_CLK_cnt_reg[12]_i_3
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.259   331.242 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000   331.242    UsrClkOut_O/n_0_CLK_cnt_reg[15]_i_1
    SLICE_X85Y70         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.340   335.511    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.302   335.814    
                         clock uncertainty           -0.171   335.642    
    SLICE_X85Y70         FDCE (Setup_fdce_C_D)        0.059   335.701    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        335.701    
                         arrival time                        -331.242    
  -------------------------------------------------------------------
                         slack                                  4.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_usr_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.445ns (19.700%)  route 1.814ns (80.300%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.600    -0.286    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X84Y67                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.122 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          0.870     0.749    UsrClkOut_O/Q[0]
    SLICE_X87Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.794 r  UsrClkOut_O/CLK_usr_i_19/O
                         net (fo=1, routed)           0.000     0.794    UsrClkOut_O/n_0_CLK_usr_i_19
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.946 r  UsrClkOut_O/CLK_usr_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.946    UsrClkOut_O/n_0_CLK_usr_reg_i_3
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.985 f  UsrClkOut_O/CLK_usr_reg_i_2/CO[3]
                         net (fo=1, routed)           0.943     1.928    UsrClkOut_O/ltOp
    SLICE_X87Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.973 r  UsrClkOut_O/CLK_usr_i_1/O
                         net (fo=1, routed)           0.000     1.973    UsrClkOut_O/n_0_CLK_usr_i_1
    SLICE_X87Y67         FDCE                                         r  UsrClkOut_O/CLK_usr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.869     1.024    UsrClkOut_O/AD9220_CLK
    SLICE_X87Y67                                                      r  UsrClkOut_O/CLK_usr_reg/C
                         clock pessimism              0.528     1.552    
                         clock uncertainty            0.171     1.723    
    SLICE_X87Y67         FDCE (Hold_fdce_C_D)         0.091     1.814    UsrClkOut_O/CLK_usr_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.413ns (17.151%)  route 1.995ns (82.849%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.600    -0.286    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X84Y67                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.122 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.271     1.149    UsrClkOut_O/Q[0]
    SLICE_X86Y71         LUT4 (Prop_lut4_I1_O)        0.045     1.194 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt[0]_i_6
    SLICE_X86Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.288 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.724     2.012    UsrClkOut_O/load
    SLICE_X85Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.057 r  UsrClkOut_O/CLK_cnt[17]_i_2/O
                         net (fo=1, routed)           0.000     2.057    UsrClkOut_O/n_0_CLK_cnt[17]_i_2
    SLICE_X85Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.122 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.122    UsrClkOut_O/n_0_CLK_cnt_reg[17]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.864     1.019    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.528     1.547    
                         clock uncertainty            0.171     1.718    
    SLICE_X85Y71         FDCE (Hold_fdce_C_D)         0.105     1.823    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.418ns (17.316%)  route 1.996ns (82.684%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.600    -0.286    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X84Y67                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.122 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.271     1.149    UsrClkOut_O/Q[0]
    SLICE_X86Y71         LUT4 (Prop_lut4_I1_O)        0.045     1.194 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt[0]_i_6
    SLICE_X86Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.288 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.725     2.013    UsrClkOut_O/load
    SLICE_X85Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.058 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.058    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X85Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.128 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.128    UsrClkOut_O/n_0_CLK_cnt_reg[16]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.864     1.019    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.528     1.547    
                         clock uncertainty            0.171     1.718    
    SLICE_X85Y71         FDCE (Hold_fdce_C_D)         0.105     1.823    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.414ns (17.080%)  route 2.010ns (82.920%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        1.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.600    -0.286    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X84Y67                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.122 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.271     1.149    UsrClkOut_O/Q[0]
    SLICE_X86Y71         LUT4 (Prop_lut4_I1_O)        0.045     1.194 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt[0]_i_6
    SLICE_X86Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.288 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.739     2.027    UsrClkOut_O/load
    SLICE_X85Y72         LUT2 (Prop_lut2_I1_O)        0.045     2.072 r  UsrClkOut_O/CLK_cnt[22]_i_2/O
                         net (fo=1, routed)           0.000     2.072    UsrClkOut_O/n_0_CLK_cnt[22]_i_2
    SLICE_X85Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.138 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.138    UsrClkOut_O/n_0_CLK_cnt_reg[22]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.863     1.018    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.528     1.546    
                         clock uncertainty            0.171     1.717    
    SLICE_X85Y72         FDCE (Hold_fdce_C_D)         0.105     1.822    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.411ns (16.956%)  route 2.013ns (83.044%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        1.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.600    -0.286    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X84Y67                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.122 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.271     1.149    UsrClkOut_O/Q[0]
    SLICE_X86Y71         LUT4 (Prop_lut4_I1_O)        0.045     1.194 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt[0]_i_6
    SLICE_X86Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.288 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.742     2.030    UsrClkOut_O/load
    SLICE_X85Y72         LUT2 (Prop_lut2_I1_O)        0.045     2.075 r  UsrClkOut_O/CLK_cnt[23]_i_2/O
                         net (fo=1, routed)           0.000     2.075    UsrClkOut_O/n_0_CLK_cnt[23]_i_2
    SLICE_X85Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.138 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.138    UsrClkOut_O/n_0_CLK_cnt_reg[23]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.863     1.018    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.528     1.546    
                         clock uncertainty            0.171     1.717    
    SLICE_X85Y72         FDCE (Hold_fdce_C_D)         0.105     1.822    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.494ns (19.840%)  route 1.996ns (80.160%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.600    -0.286    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X84Y67                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.122 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.271     1.149    UsrClkOut_O/Q[0]
    SLICE_X86Y71         LUT4 (Prop_lut4_I1_O)        0.045     1.194 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt[0]_i_6
    SLICE_X86Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.288 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.725     2.013    UsrClkOut_O/load
    SLICE_X85Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.058 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.058    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X85Y71         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.204 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.204    UsrClkOut_O/n_0_CLK_cnt_reg[18]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.864     1.019    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.528     1.547    
                         clock uncertainty            0.171     1.718    
    SLICE_X85Y71         FDCE (Hold_fdce_C_D)         0.105     1.823    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.514ns (20.478%)  route 1.996ns (79.522%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.600    -0.286    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X84Y67                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.122 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.271     1.149    UsrClkOut_O/Q[0]
    SLICE_X86Y71         LUT4 (Prop_lut4_I1_O)        0.045     1.194 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt[0]_i_6
    SLICE_X86Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.288 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.725     2.013    UsrClkOut_O/load
    SLICE_X85Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.058 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.058    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X85Y71         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.224 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.224    UsrClkOut_O/n_0_CLK_cnt_reg[19]_i_1
    SLICE_X85Y71         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.864     1.019    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y71                                                      r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.528     1.547    
                         clock uncertainty            0.171     1.718    
    SLICE_X85Y71         FDCE (Hold_fdce_C_D)         0.105     1.823    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.555ns (21.757%)  route 1.996ns (78.243%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        1.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.600    -0.286    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X84Y67                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.122 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.271     1.149    UsrClkOut_O/Q[0]
    SLICE_X86Y71         LUT4 (Prop_lut4_I1_O)        0.045     1.194 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt[0]_i_6
    SLICE_X86Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.288 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.725     2.013    UsrClkOut_O/load
    SLICE_X85Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.058 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.058    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X85Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.210 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.210    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     2.265 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.265    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.863     1.018    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.528     1.546    
                         clock uncertainty            0.171     1.717    
    SLICE_X85Y72         FDCE (Hold_fdce_C_D)         0.105     1.822    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.590ns (22.816%)  route 1.996ns (77.184%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        1.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.600    -0.286    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X84Y67                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.122 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.271     1.149    UsrClkOut_O/Q[0]
    SLICE_X86Y71         LUT4 (Prop_lut4_I1_O)        0.045     1.194 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt[0]_i_6
    SLICE_X86Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.288 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.725     2.013    UsrClkOut_O/load
    SLICE_X85Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.058 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.058    UsrClkOut_O/n_0_CLK_cnt[16]_i_2
    SLICE_X85Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.210 r  UsrClkOut_O/CLK_cnt_reg[17]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.210    UsrClkOut_O/n_0_CLK_cnt_reg[20]_i_3
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.300 r  UsrClkOut_O/CLK_cnt_reg[21]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.300    UsrClkOut_O/n_0_CLK_cnt_reg[21]_i_1
    SLICE_X85Y72         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.863     1.018    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y72                                                      r  UsrClkOut_O/CLK_cnt_reg[21]/C
                         clock pessimism              0.528     1.546    
                         clock uncertainty            0.171     1.717    
    SLICE_X85Y72         FDCE (Hold_fdce_C_D)         0.105     1.822    UsrClkOut_O/CLK_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.414ns (15.815%)  route 2.204ns (84.185%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        1.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.600    -0.286    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X84Y67                                                      r  UsrClkOut_O/out_sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.122 r  UsrClkOut_O/out_sw_reg[0]/Q
                         net (fo=52, routed)          1.271     1.149    UsrClkOut_O/Q[0]
    SLICE_X86Y71         LUT4 (Prop_lut4_I1_O)        0.045     1.194 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.194    UsrClkOut_O/n_0_CLK_cnt[0]_i_6
    SLICE_X86Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.288 f  UsrClkOut_O/CLK_cnt_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.933     2.221    UsrClkOut_O/load
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.045     2.266 r  UsrClkOut_O/CLK_cnt[14]_i_2/O
                         net (fo=1, routed)           0.000     2.266    UsrClkOut_O/n_0_CLK_cnt[14]_i_2
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.332 r  UsrClkOut_O/CLK_cnt_reg[13]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.332    UsrClkOut_O/n_0_CLK_cnt_reg[14]_i_1
    SLICE_X85Y70         FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.865     1.020    UsrClkOut_O/AD9220_CLK
    SLICE_X85Y70                                                      r  UsrClkOut_O/CLK_cnt_reg[14]/C
                         clock pessimism              0.528     1.548    
                         clock uncertainty            0.171     1.719    
    SLICE_X85Y70         FDCE (Hold_fdce_C_D)         0.105     1.824    UsrClkOut_O/CLK_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.508    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack      159.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             159.504ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_3M rise@333.333ns - CLK_6M rise@166.667ns)
  Data Path Delay:        8.167ns  (logic 0.643ns (7.873%)  route 7.524ns (92.127%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.970ns = ( 334.303 - 333.333 ) 
    Source Clock Delay      (SCD):    0.163ns = ( 166.830 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   168.131 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   169.197    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   162.957 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   163.860    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   163.937 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   165.377    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   165.458 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371   166.830    ADC_0/ADC_Core_LG1/CLK
    SLICE_X14Y142                                                     r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142        FDCE (Prop_fdce_C_Q)         0.433   167.263 r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=58, routed)          3.930   171.192    ADC_0/ADC_Core_LG1/CurrentState[2]
    SLICE_X28Y142        LUT3 (Prop_lut3_I2_O)        0.105   171.297 r  ADC_0/ADC_Core_LG1/BUFG_AD9220_CLK_OUT_i_4/O
                         net (fo=4, routed)           1.935   173.232    ADC_0/ADC_Core_HG1/I3
    SLICE_X31Y133        LUT5 (Prop_lut5_I2_O)        0.105   173.337 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           1.659   174.996    ClockManager_0/ADC_BUSY
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.988   334.303    ClockManager_0/Clk3M
    BUFGCTRL_X0Y3                                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
                         clock pessimism              0.373   334.677    
                         clock uncertainty           -0.051   334.625    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125   334.500    ClockManager_0/BUFG_AD9220_CLK_OUT
  -------------------------------------------------------------------
                         required time                        334.500    
                         arrival time                        -174.996    
  -------------------------------------------------------------------
                         slack                                159.504    

Slack (MET) :             162.439ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/DelayedAdcBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_3M rise@333.333ns - CLK_6M rise@166.667ns)
  Data Path Delay:        6.508ns  (logic 0.643ns (9.881%)  route 5.865ns (90.119%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 335.424 - 333.333 ) 
    Source Clock Delay      (SCD):    0.163ns = ( 166.830 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   168.131 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   169.197    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   162.957 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   163.860    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   163.937 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   165.377    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   165.458 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.371   166.830    ADC_0/ADC_Core_LG1/CLK
    SLICE_X14Y142                                                     r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142        FDCE (Prop_fdce_C_Q)         0.433   167.263 r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=58, routed)          3.930   171.192    ADC_0/ADC_Core_LG1/CurrentState[2]
    SLICE_X28Y142        LUT3 (Prop_lut3_I2_O)        0.105   171.297 r  ADC_0/ADC_Core_LG1/BUFG_AD9220_CLK_OUT_i_4/O
                         net (fo=4, routed)           1.935   173.232    ADC_0/ADC_Core_HG1/I3
    SLICE_X31Y133        LUT5 (Prop_lut5_I2_O)        0.105   173.337 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.000   173.337    TriggerManager_0/BUSY
    SLICE_X31Y133        FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.373   331.675    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.260   333.011    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.304   333.315 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.779   334.095    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   334.172 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          1.252   335.424    TriggerManager_0/AD9220_CLK
    SLICE_X31Y133                                                     r  TriggerManager_0/DelayedAdcBusy_reg/C
                         clock pessimism              0.373   335.797    
                         clock uncertainty           -0.051   335.746    
    SLICE_X31Y133        FDRE (Setup_fdre_C_D)        0.030   335.776    TriggerManager_0/DelayedAdcBusy_reg
  -------------------------------------------------------------------
                         required time                        335.776    
                         arrival time                        -173.337    
  -------------------------------------------------------------------
                         slack                                162.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/DelayedAdcBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.231ns (11.359%)  route 1.803ns (88.641%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.562    -0.324    ADC_0/ADC_Core_HG2/CLK
    SLICE_X35Y139                                                     r  ADC_0/ADC_Core_HG2/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.183 r  ADC_0/ADC_Core_HG2/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=58, routed)          1.044     0.861    ADC_0/ADC_Core_HG2/CurrentState[2]
    SLICE_X38Y129        LUT3 (Prop_lut3_I2_O)        0.045     0.906 r  ADC_0/ADC_Core_HG2/BUFG_AD9220_CLK_OUT_i_5/O
                         net (fo=4, routed)           0.759     1.665    ADC_0/ADC_Core_HG1/I4
    SLICE_X31Y133        LUT5 (Prop_lut5_I3_O)        0.045     1.710 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.000     1.710    TriggerManager_0/BUSY
    SLICE_X31Y133        FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.483     0.126    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.155 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=34, routed)          0.831     0.986    TriggerManager_0/AD9220_CLK
    SLICE_X31Y133                                                     r  TriggerManager_0/DelayedAdcBusy_reg/C
                         clock pessimism              0.480     1.466    
    SLICE_X31Y133        FDRE (Hold_fdre_C_D)         0.091     1.557    TriggerManager_0/DelayedAdcBusy_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.231ns (8.080%)  route 2.628ns (91.920%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.257ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.562    -0.324    ADC_0/ADC_Core_HG2/CLK
    SLICE_X35Y139                                                     r  ADC_0/ADC_Core_HG2/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.183 r  ADC_0/ADC_Core_HG2/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=58, routed)          1.044     0.861    ADC_0/ADC_Core_HG2/CurrentState[2]
    SLICE_X38Y129        LUT3 (Prop_lut3_I2_O)        0.045     0.906 r  ADC_0/ADC_Core_HG2/BUFG_AD9220_CLK_OUT_i_5/O
                         net (fo=4, routed)           0.759     1.665    ADC_0/ADC_Core_HG1/I4
    SLICE_X31Y133        LUT5 (Prop_lut5_I3_O)        0.045     1.710 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           0.825     2.535    ClockManager_0/ADC_BUSY
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_4_MMCM_1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.834    -0.532    ClockManager_0/I
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.175    -0.357 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=3, routed)           0.614     0.257    ClockManager_0/Clk3M
    BUFGCTRL_X0Y3                                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
                         clock pessimism              0.480     0.737    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     0.896    ClockManager_0/BUFG_AD9220_CLK_OUT
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.639    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_0
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        0.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.597ns  (logic 0.433ns (16.671%)  route 2.164ns (83.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 7.022 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 3.476 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.391     3.476    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X10Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.433     3.909 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           2.164     6.073    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X29Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.275     7.022    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X29Y93                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.253     7.275    
                         clock uncertainty           -0.167     7.108    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)       -0.079     7.029    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.307ns  (logic 0.398ns (17.249%)  route 1.909ns (82.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 7.027 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 3.477 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.392     3.477    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X12Y94                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.398     3.875 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.909     5.784    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X15Y94         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.280     7.027    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X15Y94                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.280    
                         clock uncertainty           -0.167     7.113    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)       -0.197     6.916    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.916    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.315ns  (logic 0.433ns (18.702%)  route 1.882ns (81.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.016ns = ( 6.984 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.502ns = ( 3.498 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.413     3.498    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X76Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y125        FDRE (Prop_fdre_C_Q)         0.433     3.931 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.882     5.813    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X69Y123        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.237     6.984    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X69Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.253     7.237    
                         clock uncertainty           -0.167     7.071    
    SLICE_X69Y123        FDRE (Setup_fdre_C_D)       -0.067     7.004    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.348ns  (logic 0.433ns (18.439%)  route 1.915ns (81.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 7.061 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.484ns = ( 3.516 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.431     3.516    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X80Y135                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.433     3.949 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.915     5.864    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X80Y125        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.314     7.061    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X80Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.314    
                         clock uncertainty           -0.167     7.148    
    SLICE_X80Y125        FDRE (Setup_fdre_C_D)       -0.002     7.146    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.146    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.259ns  (logic 0.433ns (19.167%)  route 1.826ns (80.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 7.083 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.470ns = ( 3.530 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.445     3.530    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X74Y64                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y64         FDRE (Prop_fdre_C_Q)         0.433     3.963 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.826     5.789    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X75Y63         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.336     7.083    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X75Y63                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.253     7.336    
                         clock uncertainty           -0.167     7.169    
    SLICE_X75Y63         FDRE (Setup_fdre_C_D)       -0.027     7.142    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                          7.142    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.203ns  (logic 0.379ns (17.207%)  route 1.824ns (82.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 7.101 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.449ns = ( 3.551 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.466     3.551    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X89Y94                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.379     3.930 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.824     5.753    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X89Y92         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.354     7.101    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X89Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.354    
                         clock uncertainty           -0.167     7.187    
    SLICE_X89Y92         FDRE (Setup_fdre_C_D)       -0.044     7.143    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.143    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.114ns  (logic 0.433ns (20.483%)  route 1.681ns (79.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 7.066 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.493ns = ( 3.507 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.422     3.507    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X80Y122                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.433     3.940 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.681     5.621    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X81Y120        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.319     7.066    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X81Y120                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.319    
                         clock uncertainty           -0.167     7.153    
    SLICE_X81Y120        FDRE (Setup_fdre_C_D)       -0.059     7.094    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          7.094    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.063ns  (logic 0.379ns (18.367%)  route 1.684ns (81.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 7.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 3.451 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.366     3.451    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X36Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.379     3.830 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.684     5.514    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X37Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.258     7.005    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X37Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.258    
                         clock uncertainty           -0.167     7.091    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)       -0.032     7.059    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.059    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.841ns  (logic 0.398ns (21.619%)  route 1.443ns (78.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 7.081 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.459ns = ( 3.541 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.456     3.541    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X78Y96                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.398     3.939 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.443     5.381    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X82Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.334     7.081    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X82Y100                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.334    
                         clock uncertainty           -0.167     7.168    
    SLICE_X82Y100        FDRE (Setup_fdre_C_D)       -0.172     6.996    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.996    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.839ns  (logic 0.398ns (21.640%)  route 1.441ns (78.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 6.981 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.573ns = ( 3.427 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.342     3.427    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X62Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y123        FDRE (Prop_fdre_C_Q)         0.398     3.825 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.441     5.266    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[0]__0
    SLICE_X65Y123        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.234     6.981    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X65Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.234    
                         clock uncertainty           -0.167     7.068    
    SLICE_X65Y123        FDRE (Setup_fdre_C_D)       -0.186     6.882    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  1.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.786%)  route 0.448ns (73.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.576    -0.535    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X12Y98                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           0.448     0.077    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X31Y97         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.843    -0.777    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X31Y97                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.565    -0.212    
                         clock uncertainty            0.167    -0.045    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)         0.058     0.013    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.164ns (25.904%)  route 0.469ns (74.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.567    -0.544    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X8Y110                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           0.469     0.089    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[1]__0
    SLICE_X10Y109        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.838    -0.781    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X10Y109                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.565    -0.216    
                         clock uncertainty            0.167    -0.050    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.063     0.013    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.164ns (26.618%)  route 0.452ns (73.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.565    -0.546    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X12Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           0.452     0.070    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X28Y76         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.827    -0.793    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X28Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.565    -0.228    
                         clock uncertainty            0.167    -0.061    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.047    -0.014    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.461%)  route 0.516ns (78.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.571    -0.540    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X32Y94                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.516     0.117    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X33Y94         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.842    -0.778    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X33Y94                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.565    -0.213    
                         clock uncertainty            0.167    -0.046    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.075     0.029    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.792%)  route 0.506ns (78.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.570    -0.541    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X15Y101                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/Q
                         net (fo=1, routed)           0.506     0.106    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[0]
    SLICE_X28Y101        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.836    -0.783    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X28Y101                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/C
                         clock pessimism              0.565    -0.218    
                         clock uncertainty            0.167    -0.052    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.061     0.009    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.542%)  route 0.514ns (78.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.568    -0.543    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/CLK_0
    SLICE_X39Y94                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/Q
                         net (fo=1, routed)           0.514     0.111    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/n_0_Stage1_reg[0]
    SLICE_X40Y95         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.840    -0.780    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X40Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]/C
                         clock pessimism              0.565    -0.215    
                         clock uncertainty            0.167    -0.048    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.059     0.011    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.164ns (25.214%)  route 0.486ns (74.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.569    -0.542    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X14Y67                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           0.486     0.108    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X31Y77         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.829    -0.791    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X31Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.565    -0.226    
                         clock uncertainty            0.167    -0.059    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.066     0.007    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.533%)  route 0.514ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.596    -0.515    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X83Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/Q
                         net (fo=1, routed)           0.514     0.140    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage1_reg[0]
    SLICE_X83Y78         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.866    -0.754    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X83Y78                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/C
                         clock pessimism              0.565    -0.189    
                         clock uncertainty            0.167    -0.022    
    SLICE_X83Y78         FDRE (Hold_fdre_C_D)         0.057     0.035    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.164ns (24.400%)  route 0.508ns (75.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.562    -0.549    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X12Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           0.508     0.123    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[2]__0
    SLICE_X32Y78         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.830    -0.790    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X32Y78                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.565    -0.225    
                         clock uncertainty            0.167    -0.058    
    SLICE_X32Y78         FDRE (Hold_fdre_C_D)         0.075     0.017    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.281%)  route 0.522ns (78.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.562    -0.549    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/CLK_0
    SLICE_X29Y78                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.522     0.113    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/n_0_Stage0_reg[3]
    SLICE_X28Y78         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.830    -0.790    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X28Y78                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.565    -0.225    
                         clock uncertainty            0.167    -0.058    
    SLICE_X28Y78         FDRE (Hold_fdre_C_D)         0.063     0.005    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_180
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.097ns  (logic 0.433ns (39.457%)  route 0.664ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.910ns = ( 3.090 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.461ns = ( 1.539 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.454     1.539    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X84Y68                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y68         FDRE (Prop_fdre_C_Q)         0.433     1.972 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.664     2.636    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X84Y69         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.343     3.090    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X84Y69                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.343    
                         clock uncertainty           -0.164     3.179    
    SLICE_X84Y69         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.125    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.125    
                         arrival time                          -2.636    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.072ns  (logic 0.379ns (35.358%)  route 0.693ns (64.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 3.084 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.469ns = ( 1.531 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.446     1.531    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X85Y74                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.379     1.910 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.693     2.602    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X84Y75         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.337     3.084    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X84Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.337    
                         clock uncertainty           -0.164     3.173    
    SLICE_X84Y75         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.119    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.119    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.969ns  (logic 0.379ns (39.125%)  route 0.590ns (60.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 3.027 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 1.543 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.458     1.543    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X7Y97                                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.379     1.922 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.590     2.511    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X10Y97         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.280     3.027    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X10Y97                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.280    
                         clock uncertainty           -0.164     3.116    
    SLICE_X10Y97         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.062    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.027ns  (logic 0.379ns (36.891%)  route 0.648ns (63.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 3.062 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.496ns = ( 1.504 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.419     1.504    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X81Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.379     1.883 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.648     2.531    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X80Y123        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.315     3.062    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X80Y123                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.315    
                         clock uncertainty           -0.164     3.151    
    SLICE_X80Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.097    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.097    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.017ns  (logic 0.379ns (37.252%)  route 0.638ns (62.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 3.013 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 1.461 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.376     1.461    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X13Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.379     1.840 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.638     2.478    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X12Y73         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.266     3.013    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X12Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.266    
                         clock uncertainty           -0.164     3.102    
    SLICE_X12Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.048    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.945ns  (logic 0.379ns (40.119%)  route 0.566ns (59.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 3.020 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.467ns = ( 1.533 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.448     1.533    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X7Y82                                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.379     1.912 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.566     2.477    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X8Y82          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.273     3.020    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X8Y82                                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.273    
                         clock uncertainty           -0.164     3.109    
    SLICE_X8Y82          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.055    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.055    
                         arrival time                          -2.477    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.983ns  (logic 0.433ns (44.038%)  route 0.550ns (55.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 3.014 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 1.464 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.379     1.464    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X70Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y59         FDRE (Prop_fdre_C_Q)         0.433     1.897 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.550     2.447    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X70Y60         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.267     3.014    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X70Y60                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.267    
                         clock uncertainty           -0.164     3.103    
    SLICE_X70Y60         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.049    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.049    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.968ns  (logic 0.433ns (44.723%)  route 0.535ns (55.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 3.082 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.470ns = ( 1.530 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.445     1.530    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X76Y64                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y64         FDRE (Prop_fdre_C_Q)         0.433     1.963 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.535     2.498    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X74Y64         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.335     3.082    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X74Y64                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.335    
                         clock uncertainty           -0.164     3.171    
    SLICE_X74Y64         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.117    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.117    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.900ns  (logic 0.433ns (48.090%)  route 0.467ns (51.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 3.007 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.479ns = ( 1.521 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.436     1.521    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X6Y109                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.433     1.954 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.467     2.421    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X8Y110         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.260     3.007    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X8Y110                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.260    
                         clock uncertainty           -0.164     3.096    
    SLICE_X8Y110         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.042    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.042    
                         arrival time                          -2.421    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.970ns  (logic 0.433ns (44.629%)  route 0.537ns (55.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 3.058 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.498ns = ( 1.502 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.417     1.502    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X78Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDRE (Prop_fdre_C_Q)         0.433     1.935 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.537     2.472    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X78Y126        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.311     3.058    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X78Y126                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.311    
                         clock uncertainty           -0.164     3.147    
    SLICE_X78Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.093    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.093    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  0.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.511ns = ( 1.489 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.600     1.489    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X87Y81                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.730    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X88Y81         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.870    -0.750    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y81                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.185    
                         clock uncertainty            0.164    -0.021    
    SLICE_X88Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.088    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.508ns = ( 1.492 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.603     1.492    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X87Y84                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.733    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X88Y84         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.873    -0.747    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y84                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.182    
                         clock uncertainty            0.164    -0.018    
    SLICE_X88Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.091    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.630%)  route 0.099ns (41.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.556ns = ( 1.444 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.555     1.444    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X40Y131                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_fdre_C_Q)         0.141     1.585 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.684    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X38Y130        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.823    -0.796    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X38Y130                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.231    
                         clock uncertainty            0.164    -0.067    
    SLICE_X38Y130        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.042    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.549ns = ( 1.451 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.562     1.451    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X15Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.691    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X12Y75         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.830    -0.790    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X12Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.225    
                         clock uncertainty            0.164    -0.061    
    SLICE_X12Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.048    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns = ( 1.443 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.554     1.443    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X48Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y132        FDRE (Prop_fdre_C_Q)         0.141     1.584 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.103     1.687    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X46Y132        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.822    -0.797    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X46Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.232    
                         clock uncertainty            0.164    -0.068    
    SLICE_X46Y132        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.041    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns = ( 1.491 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.602     1.491    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X81Y96                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.110     1.742    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X80Y97         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.875    -0.745    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X80Y97                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.180    
                         clock uncertainty            0.164    -0.016    
    SLICE_X80Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.093    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.520ns = ( 1.480 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.591     1.480    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X89Y121                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.108     1.729    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/Stage0[2]
    SLICE_X88Y120        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.861    -0.758    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X88Y120                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.193    
                         clock uncertainty            0.164    -0.029    
    SLICE_X88Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.080    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.650ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns = ( 1.457 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.568     1.457    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X15Y68                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.108     1.706    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X14Y67         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.838    -0.782    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X14Y67                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.217    
                         clock uncertainty            0.164    -0.053    
    SLICE_X14Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.056    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns = ( 1.456 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.567     1.456    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X67Y57                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.110     1.707    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X66Y57         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.839    -0.781    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X66Y57                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.216    
                         clock uncertainty            0.164    -0.052    
    SLICE_X66Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.057    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.651ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns = ( 1.463 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.663     0.863    ClockManager_0/MMCM_0/n_8_MMCM_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.574     1.463    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X9Y91                                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.110     1.714    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage0[2]
    SLICE_X8Y92          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.845    -0.775    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X8Y92                                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.210    
                         clock uncertainty            0.164    -0.046    
    SLICE_X8Y92          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.063    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  1.651    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_270
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        4.016ns  (logic 0.379ns (9.438%)  route 3.637ns (90.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 3.085 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 2.466 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.381     2.466    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X69Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDRE (Prop_fdre_C_Q)         0.379     2.845 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.637     6.481    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X72Y95         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.338     7.085    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X72Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.338    
                         clock uncertainty           -0.164     7.174    
    SLICE_X72Y95         FDRE (Setup_fdre_C_D)       -0.032     7.142    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.142    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.897ns  (logic 0.379ns (9.726%)  route 3.518ns (90.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 3.019 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 2.467 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.382     2.467    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X36Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.379     2.846 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.518     6.363    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X37Y59         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.272     7.019    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X37Y59                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.272    
                         clock uncertainty           -0.164     7.108    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)       -0.047     7.061    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.061    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.903ns  (logic 0.379ns (9.709%)  route 3.524ns (90.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 3.021 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 2.468 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.383     2.468    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X36Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.379     2.847 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.524     6.371    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X33Y92         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.274     7.021    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X33Y92                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.274    
                         clock uncertainty           -0.164     7.110    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)       -0.032     7.078    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.078    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.872ns  (logic 0.379ns (9.789%)  route 3.493ns (90.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 3.021 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 2.473 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.388     2.473    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X28Y97                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.379     2.852 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.493     6.344    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X31Y98         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.274     7.021    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X31Y98                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.274    
                         clock uncertainty           -0.164     7.110    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)       -0.047     7.063    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.063    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.895ns  (logic 0.379ns (9.731%)  route 3.516ns (90.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 3.021 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 2.469 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.384     2.469    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X35Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.516     6.363    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X32Y94         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.274     7.021    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X32Y94                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.274    
                         clock uncertainty           -0.164     7.110    
    SLICE_X32Y94         FDRE (Setup_fdre_C_D)       -0.027     7.083    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.871ns  (logic 0.379ns (9.790%)  route 3.492ns (90.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 2.989 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 2.438 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.353     2.438    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X43Y133                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.379     2.817 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.492     6.309    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X47Y133        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.242     6.989    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X47Y133                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.242    
                         clock uncertainty           -0.164     7.078    
    SLICE_X47Y133        FDRE (Setup_fdre_C_D)       -0.039     7.039    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.863ns  (logic 0.379ns (9.811%)  route 3.484ns (90.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 3.022 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 2.473 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.388     2.473    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X28Y99                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.379     2.852 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.484     6.335    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X29Y99         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.275     7.022    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X29Y99                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.275    
                         clock uncertainty           -0.164     7.111    
    SLICE_X29Y99         FDRE (Setup_fdre_C_D)       -0.044     7.067    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.067    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.861ns  (logic 0.379ns (9.816%)  route 3.482ns (90.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 2.999 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( 2.445 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.360     2.445    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X29Y115                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.379     2.824 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.482     6.306    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X29Y114        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.252     6.999    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X29Y114                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.252    
                         clock uncertainty           -0.164     7.088    
    SLICE_X29Y114        FDRE (Setup_fdre_C_D)       -0.047     7.041    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.865ns  (logic 0.379ns (9.806%)  route 3.486ns (90.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 2.979 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 2.423 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.338     2.423    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X57Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.379     2.802 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.486     6.288    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X56Y128        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.232     6.979    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X56Y128                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.232    
                         clock uncertainty           -0.164     7.068    
    SLICE_X56Y128        FDRE (Setup_fdre_C_D)       -0.027     7.041    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.857ns  (logic 0.379ns (9.825%)  route 3.478ns (90.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 3.021 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 2.469 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.384     2.469    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X35Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.478     6.326    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X31Y95         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.274     7.021    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X31Y95                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.274    
                         clock uncertainty           -0.164     7.110    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)       -0.027     7.083    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  0.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.641ns  (logic 0.141ns (8.590%)  route 1.500ns (91.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.549ns = ( 2.451 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.562     2.451    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X29Y77                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141     2.592 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.500     4.092    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X29Y76         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.827     3.207    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X29Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.772    
                         clock uncertainty            0.164     3.936    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.059     3.995    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.995    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.649ns  (logic 0.141ns (8.550%)  route 1.508ns (91.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.558ns = ( 2.442 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.553     2.442    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X45Y129                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141     2.583 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.508     4.091    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X45Y130        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.822     3.202    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X45Y130                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.767    
                         clock uncertainty            0.164     3.931    
    SLICE_X45Y130        FDRE (Hold_fdre_C_D)         0.059     3.990    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.990    
                         arrival time                           4.091    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.669ns  (logic 0.141ns (8.449%)  route 1.528ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.555ns = ( 2.445 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.556     2.445    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X43Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_fdre_C_Q)         0.141     2.586 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.528     4.114    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X45Y132        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.823     3.204    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X45Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.769    
                         clock uncertainty            0.164     3.933    
    SLICE_X45Y132        FDRE (Hold_fdre_C_D)         0.061     3.994    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.994    
                         arrival time                           4.114    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.695ns  (logic 0.141ns (8.318%)  route 1.554ns (91.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns = ( 2.459 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.570     2.459    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X37Y93                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.554     4.154    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X39Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.840     3.220    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X39Y93                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.785    
                         clock uncertainty            0.164     3.949    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.066     4.015    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.015    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.694ns  (logic 0.141ns (8.321%)  route 1.553ns (91.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns = ( 2.451 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.562     2.451    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X28Y115                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.141     2.592 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.553     4.145    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X28Y114        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.831     3.211    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X28Y114                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.776    
                         clock uncertainty            0.164     3.940    
    SLICE_X28Y114        FDRE (Hold_fdre_C_D)         0.066     4.006    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.006    
                         arrival time                           4.145    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.691ns  (logic 0.141ns (8.340%)  route 1.550ns (91.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.559ns = ( 2.441 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.552     2.441    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X51Y131                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDRE (Prop_fdre_C_Q)         0.141     2.582 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.550     4.131    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X51Y129        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.817     3.198    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X51Y129                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.763    
                         clock uncertainty            0.164     3.927    
    SLICE_X51Y129        FDRE (Hold_fdre_C_D)         0.061     3.988    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.988    
                         arrival time                           4.131    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.709ns  (logic 0.141ns (8.251%)  route 1.568ns (91.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.553ns = ( 2.447 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.558     2.447    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X35Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     2.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.568     4.156    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0[3]
    SLICE_X33Y76         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.827     3.207    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X33Y76                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.772    
                         clock uncertainty            0.164     3.936    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.075     4.011    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.011    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.709ns  (logic 0.141ns (8.252%)  route 1.568ns (91.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns = ( 2.459 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.570     2.459    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X15Y100                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDRE (Prop_fdre_C_Q)         0.141     2.600 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.568     4.167    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X15Y99         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.847     3.227    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X15Y99                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.792    
                         clock uncertainty            0.164     3.956    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.066     4.022    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.022    
                         arrival time                           4.167    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.710ns  (logic 0.164ns (9.591%)  route 1.546ns (90.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns = ( 2.457 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.568     2.457    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X10Y108                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.164     2.621 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.546     4.167    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X9Y108         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.838     3.219    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X9Y108                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.784    
                         clock uncertainty            0.164     3.948    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.070     4.018    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.018    
                         arrival time                           4.167    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.714ns  (logic 0.141ns (8.228%)  route 1.573ns (91.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns = ( 2.462 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.663     1.863    ClockManager_0/MMCM_0/n_10_MMCM_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.573     2.462    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X28Y97                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     2.603 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.573     4.175    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/Stage0[3]
    SLICE_X31Y96         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.842     3.222    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X31Y96                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.787    
                         clock uncertainty            0.164     3.951    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.075     4.026    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.026    
                         arrival time                           4.175    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_90
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        1.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.134ns  (logic 0.379ns (33.411%)  route 0.755ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 3.094 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.459ns = ( 0.541 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.456     0.541    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X89Y82                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y82         FDRE (Prop_fdre_C_Q)         0.379     0.920 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.755     1.675    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X88Y82         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.347     3.094    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y82                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.347    
                         clock uncertainty           -0.164     3.183    
    SLICE_X88Y82         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.133    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.111ns  (logic 0.433ns (38.980%)  route 0.678ns (61.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 3.017 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 0.467 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.382     0.467    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X42Y50                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.433     0.900 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.678     1.577    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X42Y56         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.270     3.017    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X42Y56                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.270    
                         clock uncertainty           -0.164     3.106    
    SLICE_X42Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.056    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.056    
                         arrival time                          -1.577    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.008ns  (logic 0.433ns (42.965%)  route 0.575ns (57.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 0.523 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.438     0.523    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X6Y102                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.433     0.956 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.575     1.531    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X10Y102        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X10Y102                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.262    
                         clock uncertainty           -0.164     3.098    
    SLICE_X10Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.048    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.983ns  (logic 0.379ns (38.566%)  route 0.604ns (61.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 3.027 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.458ns = ( 0.542 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.457     0.542    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X7Y93                                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.379     0.921 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.604     1.524    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X12Y93         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.280     3.027    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X12Y93                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.280    
                         clock uncertainty           -0.164     3.116    
    SLICE_X12Y93         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.066    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.066    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.049ns  (logic 0.379ns (36.142%)  route 0.670ns (63.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.020ns = ( 2.980 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.574ns = ( 0.426 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.341     0.426    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X64Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y124        FDRE (Prop_fdre_C_Q)         0.379     0.805 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.670     1.475    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X62Y124        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.233     2.980    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X62Y124                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.233    
                         clock uncertainty           -0.164     3.069    
    SLICE_X62Y124        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.019    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.019    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.966ns  (logic 0.379ns (39.253%)  route 0.587ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 0.523 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.438     0.523    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X5Y103                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.379     0.902 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.587     1.489    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X10Y103        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X10Y103                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.262    
                         clock uncertainty           -0.164     3.098    
    SLICE_X10Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.048    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.016ns  (logic 0.379ns (37.308%)  route 0.637ns (62.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 3.087 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.465ns = ( 0.535 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.450     0.535    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X87Y72                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.379     0.914 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.637     1.550    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X88Y73         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.340     3.087    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X88Y73                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.340    
                         clock uncertainty           -0.164     3.176    
    SLICE_X88Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.126    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.126    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.975ns  (logic 0.379ns (38.860%)  route 0.596ns (61.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 3.026 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 0.477 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.392     0.477    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X11Y94                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.379     0.856 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.596     1.452    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X10Y91         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.279     3.026    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X10Y91                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.279    
                         clock uncertainty           -0.164     3.115    
    SLICE_X10Y91         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.065    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.065    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.967ns  (logic 0.379ns (39.174%)  route 0.588ns (60.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 3.012 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 0.458 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.373     0.458    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X13Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.379     0.837 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.588     1.425    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X12Y75         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.265     3.012    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X12Y75                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.265    
                         clock uncertainty           -0.164     3.101    
    SLICE_X12Y75         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.051    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.051    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.954ns  (logic 0.433ns (45.398%)  route 0.521ns (54.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 3.006 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 0.455 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.370     0.455    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X12Y109                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE (Prop_fdre_C_Q)         0.433     0.888 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.521     1.409    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X10Y112        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        1.259     3.006    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X10Y112                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.259    
                         clock uncertainty           -0.164     3.095    
    SLICE_X10Y112        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.045    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -1.409    
  -------------------------------------------------------------------
                         slack                                  1.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.546ns = ( 0.454 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.565     0.454    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X33Y67                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     0.595 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.098     0.692    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X30Y66         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.835    -0.785    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X30Y66                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.220    
                         clock uncertainty            0.164    -0.056    
    SLICE_X30Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.046    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns = ( 0.465 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.576     0.465    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X15Y97                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141     0.606 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.705    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X12Y97         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.847    -0.773    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X12Y97                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.208    
                         clock uncertainty            0.164    -0.044    
    SLICE_X12Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.058    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns = ( 0.443 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.554     0.443    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X41Y130                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y130        FDRE (Prop_fdre_C_Q)         0.141     0.584 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.098     0.682    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X38Y129        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.822    -0.797    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X38Y129                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.232    
                         clock uncertainty            0.164    -0.068    
    SLICE_X38Y129        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.034    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.533ns = ( 0.467 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.578     0.467    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X77Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y125        FDRE (Prop_fdre_C_Q)         0.141     0.608 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.707    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X74Y125        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.848    -0.772    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X74Y125                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.207    
                         clock uncertainty            0.164    -0.043    
    SLICE_X74Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.059    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns = ( 0.457 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.568     0.457    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X36Y60                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141     0.598 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.103     0.701    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X34Y60         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.839    -0.781    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X34Y60                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.216    
                         clock uncertainty            0.164    -0.052    
    SLICE_X34Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.050    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.222%)  route 0.101ns (41.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.444 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.555     0.444    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X48Y133                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y133        FDRE (Prop_fdre_C_Q)         0.141     0.585 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.101     0.686    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X46Y132        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.822    -0.797    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X46Y132                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.232    
                         clock uncertainty            0.164    -0.068    
    SLICE_X46Y132        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.034    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.558ns = ( 0.442 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.553     0.442    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X44Y129                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y129        FDRE (Prop_fdre_C_Q)         0.141     0.583 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.103     0.686    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X42Y129        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.821    -0.799    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X42Y129                                                     r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.234    
                         clock uncertainty            0.164    -0.070    
    SLICE_X42Y129        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.032    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns = ( 0.487 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.598     0.487    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X77Y97                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDRE (Prop_fdre_C_Q)         0.141     0.628 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.736    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X76Y96         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.870    -0.750    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X76Y96                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.185    
                         clock uncertainty            0.164    -0.021    
    SLICE_X76Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.081    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns = ( 0.455 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.566     0.455    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X71Y61                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y61         FDRE (Prop_fdre_C_Q)         0.141     0.596 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.704    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0[1]
    SLICE_X70Y60         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.838    -0.782    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/CLK_0
    SLICE_X70Y60                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.217    
                         clock uncertainty            0.164    -0.053    
    SLICE_X70Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.049    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.508ns = ( 0.492 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.663    -0.137    ClockManager_0/MMCM_0/n_6_MMCM_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.603     0.492    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X81Y97                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.141     0.633 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.110     0.743    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0[1]
    SLICE_X80Y98         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_4_MMCM_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1548, routed)        0.875    -0.745    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/CLK_0
    SLICE_X80Y98                                                      r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.180    
                         clock uncertainty            0.164    -0.016    
    SLICE_X80Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.086    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.657    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        3.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.484ns (11.935%)  route 3.571ns (88.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 6.996 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.535    -0.380    Scaler_0/SCALER_CLK
    SLICE_X9Y150                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.849     0.848    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y146        LUT4 (Prop_lut4_I0_O)        0.105     0.953 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        2.722     3.675    Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X33Y117        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.249     6.996    Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X33Y117                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.344     7.340    
                         clock uncertainty           -0.047     7.293    
    SLICE_X33Y117        FDCE (Recov_fdce_C_CLR)     -0.331     6.962    Scaler_0/SINGLE_SCALER_GENERATE[41].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          6.962    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[42].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.484ns (11.935%)  route 3.571ns (88.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 6.996 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.535    -0.380    Scaler_0/SCALER_CLK
    SLICE_X9Y150                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.849     0.848    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y146        LUT4 (Prop_lut4_I0_O)        0.105     0.953 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        2.722     3.675    Scaler_0/SINGLE_SCALER_GENERATE[42].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X33Y117        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[42].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.249     6.996    Scaler_0/SINGLE_SCALER_GENERATE[42].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X33Y117                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[42].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.344     7.340    
                         clock uncertainty           -0.047     7.293    
    SLICE_X33Y117        FDCE (Recov_fdce_C_CLR)     -0.331     6.962    Scaler_0/SINGLE_SCALER_GENERATE[42].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          6.962    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[43].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.484ns (11.935%)  route 3.571ns (88.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 6.996 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.535    -0.380    Scaler_0/SCALER_CLK
    SLICE_X9Y150                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.849     0.848    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y146        LUT4 (Prop_lut4_I0_O)        0.105     0.953 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        2.722     3.675    Scaler_0/SINGLE_SCALER_GENERATE[43].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X33Y117        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[43].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.249     6.996    Scaler_0/SINGLE_SCALER_GENERATE[43].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X33Y117                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[43].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.344     7.340    
                         clock uncertainty           -0.047     7.293    
    SLICE_X33Y117        FDCE (Recov_fdce_C_CLR)     -0.331     6.962    Scaler_0/SINGLE_SCALER_GENERATE[43].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          6.962    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[43].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.484ns (11.935%)  route 3.571ns (88.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 6.996 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.535    -0.380    Scaler_0/SCALER_CLK
    SLICE_X9Y150                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.849     0.848    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y146        LUT4 (Prop_lut4_I0_O)        0.105     0.953 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        2.722     3.675    Scaler_0/SINGLE_SCALER_GENERATE[43].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X33Y117        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[43].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.249     6.996    Scaler_0/SINGLE_SCALER_GENERATE[43].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X33Y117                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[43].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.344     7.340    
                         clock uncertainty           -0.047     7.293    
    SLICE_X33Y117        FDCE (Recov_fdce_C_CLR)     -0.331     6.962    Scaler_0/SINGLE_SCALER_GENERATE[43].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          6.962    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[44].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.484ns (11.935%)  route 3.571ns (88.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 6.996 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.535    -0.380    Scaler_0/SCALER_CLK
    SLICE_X9Y150                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.849     0.848    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y146        LUT4 (Prop_lut4_I0_O)        0.105     0.953 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        2.722     3.675    Scaler_0/SINGLE_SCALER_GENERATE[44].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X33Y117        FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[44].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.249     6.996    Scaler_0/SINGLE_SCALER_GENERATE[44].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X33Y117                                                     r  Scaler_0/SINGLE_SCALER_GENERATE[44].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.344     7.340    
                         clock uncertainty           -0.047     7.293    
    SLICE_X33Y117        FDCE (Recov_fdce_C_CLR)     -0.331     6.962    Scaler_0/SINGLE_SCALER_GENERATE[44].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          6.962    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.484ns (12.086%)  route 3.521ns (87.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 7.064 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.535    -0.380    Scaler_0/SCALER_CLK
    SLICE_X9Y150                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.849     0.848    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y146        LUT4 (Prop_lut4_I0_O)        0.105     0.953 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        2.672     3.624    Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X7Y128         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.317     7.064    Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X7Y128                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.344     7.408    
                         clock uncertainty           -0.047     7.361    
    SLICE_X7Y128         FDCE (Recov_fdce_C_CLR)     -0.331     7.030    Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.484ns (12.086%)  route 3.521ns (87.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 7.064 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.535    -0.380    Scaler_0/SCALER_CLK
    SLICE_X9Y150                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.849     0.848    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y146        LUT4 (Prop_lut4_I0_O)        0.105     0.953 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        2.672     3.624    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X7Y128         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.317     7.064    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X7Y128                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.344     7.408    
                         clock uncertainty           -0.047     7.361    
    SLICE_X7Y128         FDCE (Recov_fdce_C_CLR)     -0.331     7.030    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.484ns (12.086%)  route 3.521ns (87.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 7.064 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.535    -0.380    Scaler_0/SCALER_CLK
    SLICE_X9Y150                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.849     0.848    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y146        LUT4 (Prop_lut4_I0_O)        0.105     0.953 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        2.672     3.624    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X7Y128         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.317     7.064    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X7Y128                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.344     7.408    
                         clock uncertainty           -0.047     7.361    
    SLICE_X7Y128         FDCE (Recov_fdce_C_CLR)     -0.331     7.030    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[22].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.484ns (12.086%)  route 3.521ns (87.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 7.064 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.535    -0.380    Scaler_0/SCALER_CLK
    SLICE_X9Y150                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.849     0.848    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y146        LUT4 (Prop_lut4_I0_O)        0.105     0.953 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        2.672     3.624    Scaler_0/SINGLE_SCALER_GENERATE[22].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X7Y128         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[22].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.317     7.064    Scaler_0/SINGLE_SCALER_GENERATE[22].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X7Y128                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[22].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.344     7.408    
                         clock uncertainty           -0.047     7.361    
    SLICE_X7Y128         FDCE (Recov_fdce_C_CLR)     -0.331     7.030    Scaler_0/SINGLE_SCALER_GENERATE[22].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.484ns (12.086%)  route 3.521ns (87.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 7.064 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.535    -0.380    Scaler_0/SCALER_CLK
    SLICE_X9Y150                                                      r  Scaler_0/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  Scaler_0/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.849     0.848    Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/out[2]
    SLICE_X11Y146        LUT4 (Prop_lut4_I0_O)        0.105     0.953 f  Scaler_0/SINGLE_SCALER_GENERATE[68].SingleScaler_0/EdgeDetector_0/q1_i_1/O
                         net (fo=1104, routed)        2.672     3.624    Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X7Y128         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       1.317     7.064    Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X7Y128                                                      r  Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.344     7.408    
                         clock uncertainty           -0.047     7.361    
    SLICE_X7Y128         FDCE (Recov_fdce_C_CLR)     -0.331     7.030    Scaler_0/SINGLE_SCALER_GENERATE[7].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  3.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.311%)  route 0.372ns (66.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.562    -0.549    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X57Y62                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.302    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X56Y63         LUT2 (Prop_lut2_I1_O)        0.045    -0.257 f  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__9/O
                         net (fo=3, routed)           0.266     0.009    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X48Y65         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.831    -0.789    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/SCALER_CLK
    SLICE_X48Y65                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.504    -0.285    
    SLICE_X48Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.380    TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.209ns (32.584%)  route 0.432ns (67.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.565    -0.546    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X60Y58                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.142    -0.241    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 f  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__17/O
                         net (fo=3, routed)           0.291     0.095    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X51Y57         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.834    -0.786    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/SCALER_CLK
    SLICE_X51Y57                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.504    -0.282    
    SLICE_X51Y57         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.377    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.209ns (35.653%)  route 0.377ns (64.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.632    -0.479    TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X50Y49                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.200    -0.115    TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.070 f  TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__22/O
                         net (fo=3, routed)           0.177     0.108    TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X47Y51         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.838    -0.782    TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/SCALER_CLK
    SLICE_X47Y51                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.504    -0.278    
    SLICE_X47Y51         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.373    TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.720%)  route 0.566ns (75.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.598    -0.513    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X5Y101                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.207    -0.166    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X6Y101         LUT2 (Prop_lut2_I1_O)        0.045    -0.121 f  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__60/O
                         net (fo=3, routed)           0.360     0.239    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X6Y98          FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.875    -0.745    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/SCALER_CLK
    SLICE_X6Y98                                                       r  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.509    -0.236    
    SLICE_X6Y98          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.307    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.473%)  route 0.310ns (62.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.569    -0.542    TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X40Y52                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.136    -0.265    TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.045    -0.220 f  TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__40/O
                         net (fo=3, routed)           0.174    -0.046    TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X45Y52         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.839    -0.781    TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/SCALER_CLK
    SLICE_X45Y52                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.506    
    SLICE_X45Y52         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.601    TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.154%)  route 0.553ns (74.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.562    -0.549    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X57Y62                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.269    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X56Y63         LUT2 (Prop_lut2_I1_O)        0.045    -0.224 f  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__5/O
                         net (fo=3, routed)           0.414     0.190    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X51Y65         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.829    -0.791    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/SCALER_CLK
    SLICE_X51Y65                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.504    -0.287    
    SLICE_X51Y65         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.382    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.923%)  route 0.505ns (73.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.639    -0.472    TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X29Y49                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.197    -0.134    TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X30Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.089 f  TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__32/O
                         net (fo=3, routed)           0.308     0.219    TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X31Y52         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.843    -0.777    TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/SCALER_CLK
    SLICE_X31Y52                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.504    -0.273    
    SLICE_X31Y52         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.368    TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.209ns (39.079%)  route 0.326ns (60.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.591    -0.520    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X2Y74                                                       r  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.356 r  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.134    -0.222    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X3Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.177 f  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__49/O
                         net (fo=3, routed)           0.191     0.015    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X4Y74          FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.858    -0.762    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/SCALER_CLK
    SLICE_X4Y74                                                       r  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.275    -0.487    
    SLICE_X4Y74          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.582    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.868%)  route 0.363ns (66.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.597    -0.514    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X77Y53                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.188    -0.186    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X77Y52         LUT2 (Prop_lut2_I1_O)        0.045    -0.141 f  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__13/O
                         net (fo=3, routed)           0.176     0.035    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/n_0_Delayer_0
    SLICE_X74Y52         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.871    -0.749    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/SCALER_CLK
    SLICE_X74Y52                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.252    -0.497    
    SLICE_X74Y52         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.568    TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.668%)  route 0.600ns (76.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.564    -0.547    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X52Y54                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.354    -0.052    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.007 f  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__36/O
                         net (fo=3, routed)           0.246     0.239    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/n_0_Delayer_0
    SLICE_X41Y53         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_11_MMCM_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25963, routed)       0.840    -0.780    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/SCALER_CLK
    SLICE_X41Y53                                                      r  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.504    -0.276    
    SLICE_X41Y53         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.371    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.610    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack       31.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.637ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_21/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 0.348ns (4.412%)  route 7.540ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.191ns = ( 39.809 - 40.000 ) 
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.357     0.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.348     0.497 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         7.540     8.038    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X65Y172        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_21/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.391    39.809    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X65Y172                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_21/C
                         clock pessimism              0.379    40.189    
                         clock uncertainty           -0.046    40.143    
    SLICE_X65Y172        FDCE (Recov_fdce_C_CLR)     -0.468    39.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_21
  -------------------------------------------------------------------
                         required time                         39.675    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 31.637    

Slack (MET) :             31.637ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_22/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 0.348ns (4.412%)  route 7.540ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.191ns = ( 39.809 - 40.000 ) 
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.357     0.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.348     0.497 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         7.540     8.038    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X65Y172        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_22/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.391    39.809    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X65Y172                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_22/C
                         clock pessimism              0.379    40.189    
                         clock uncertainty           -0.046    40.143    
    SLICE_X65Y172        FDCE (Recov_fdce_C_CLR)     -0.468    39.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_22
  -------------------------------------------------------------------
                         required time                         39.675    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 31.637    

Slack (MET) :             31.637ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_25/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 0.348ns (4.412%)  route 7.540ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.191ns = ( 39.809 - 40.000 ) 
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.357     0.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.348     0.497 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         7.540     8.038    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X65Y172        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_25/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.391    39.809    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X65Y172                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_25/C
                         clock pessimism              0.379    40.189    
                         clock uncertainty           -0.046    40.143    
    SLICE_X65Y172        FDCE (Recov_fdce_C_CLR)     -0.468    39.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_25
  -------------------------------------------------------------------
                         required time                         39.675    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 31.637    

Slack (MET) :             31.637ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_29/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 0.348ns (4.412%)  route 7.540ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.191ns = ( 39.809 - 40.000 ) 
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.357     0.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.348     0.497 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         7.540     8.038    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X65Y172        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_29/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.391    39.809    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X65Y172                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_29/C
                         clock pessimism              0.379    40.189    
                         clock uncertainty           -0.046    40.143    
    SLICE_X65Y172        FDCE (Recov_fdce_C_CLR)     -0.468    39.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_29
  -------------------------------------------------------------------
                         required time                         39.675    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 31.637    

Slack (MET) :             31.999ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/eqAckRcvd/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.348ns (4.624%)  route 7.179ns (95.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.191ns = ( 39.809 - 40.000 ) 
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.357     0.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.348     0.497 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         7.179     7.676    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X63Y171        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/eqAckRcvd/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.391    39.809    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X63Y171                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/eqAckRcvd/C
                         clock pessimism              0.379    40.189    
                         clock uncertainty           -0.046    40.143    
    SLICE_X63Y171        FDCE (Recov_fdce_C_CLR)     -0.468    39.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/eqAckRcvd
  -------------------------------------------------------------------
                         required time                         39.675    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                 31.999    

Slack (MET) :             31.999ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_25/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.348ns (4.624%)  route 7.179ns (95.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.191ns = ( 39.809 - 40.000 ) 
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.357     0.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.348     0.497 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         7.179     7.676    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X63Y171        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_25/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.391    39.809    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X63Y171                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_25/C
                         clock pessimism              0.379    40.189    
                         clock uncertainty           -0.046    40.143    
    SLICE_X63Y171        FDCE (Recov_fdce_C_CLR)     -0.468    39.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_25
  -------------------------------------------------------------------
                         required time                         39.675    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                 31.999    

Slack (MET) :             31.999ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_26/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.348ns (4.624%)  route 7.179ns (95.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.191ns = ( 39.809 - 40.000 ) 
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.357     0.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.348     0.497 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         7.179     7.676    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X63Y171        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_26/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.391    39.809    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X63Y171                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_26/C
                         clock pessimism              0.379    40.189    
                         clock uncertainty           -0.046    40.143    
    SLICE_X63Y171        FDCE (Recov_fdce_C_CLR)     -0.468    39.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_26
  -------------------------------------------------------------------
                         required time                         39.675    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                 31.999    

Slack (MET) :             31.999ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_27/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 0.348ns (4.624%)  route 7.179ns (95.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.191ns = ( 39.809 - 40.000 ) 
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.357     0.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.348     0.497 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         7.179     7.676    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X63Y171        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.391    39.809    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X63Y171                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_27/C
                         clock pessimism              0.379    40.189    
                         clock uncertainty           -0.046    40.143    
    SLICE_X63Y171        FDCE (Recov_fdce_C_CLR)     -0.468    39.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_27
  -------------------------------------------------------------------
                         required time                         39.675    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                 31.999    

Slack (MET) :             32.265ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_0/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 0.348ns (4.789%)  route 6.919ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.185ns = ( 39.815 - 40.000 ) 
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.357     0.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.348     0.497 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.919     7.416    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X64Y165        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.397    39.815    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X64Y165                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_0/C
                         clock pessimism              0.379    40.195    
                         clock uncertainty           -0.046    40.149    
    SLICE_X64Y165        FDCE (Recov_fdce_C_CLR)     -0.468    39.681    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_0
  -------------------------------------------------------------------
                         required time                         39.681    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 32.265    

Slack (MET) :             32.265ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_1/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 0.348ns (4.789%)  route 6.919ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.185ns = ( 39.815 - 40.000 ) 
    Source Clock Delay      (SCD):    0.149ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.357     0.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.348     0.497 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         6.919     7.416    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X64Y165        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           1.373    38.341    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        1.397    39.815    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X64Y165                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_1/C
                         clock pessimism              0.379    40.195    
                         clock uncertainty           -0.046    40.149    
    SLICE_X64Y165        FDCE (Recov_fdce_C_CLR)     -0.468    39.681    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/rcvdAckNum_1
  -------------------------------------------------------------------
                         required time                         39.681    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 32.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_4/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.945%)  route 0.139ns (52.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.560    -0.326    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.128    -0.198 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.139    -0.059    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X70Y139        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.831    -0.534    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X70Y139                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_4/C
                         clock pessimism              0.224    -0.310    
    SLICE_X70Y139        FDCE (Remov_fdce_C_CLR)     -0.121    -0.431    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_4
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.945%)  route 0.139ns (52.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.560    -0.326    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.128    -0.198 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.139    -0.059    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X70Y139        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.831    -0.534    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X70Y139                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7/C
                         clock pessimism              0.224    -0.310    
    SLICE_X70Y139        FDCE (Remov_fdce_C_CLR)     -0.121    -0.431    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_7
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_0/PRE
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.943%)  route 0.201ns (61.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.560    -0.326    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.128    -0.198 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.201     0.003    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y136        FDPE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.828    -0.537    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y136                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_0/C
                         clock pessimism              0.224    -0.313    
    SLICE_X71Y136        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.462    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_0
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_5/PRE
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.943%)  route 0.201ns (61.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.560    -0.326    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.128    -0.198 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.201     0.003    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y136        FDPE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.828    -0.537    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y136                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_5/C
                         clock pessimism              0.224    -0.313    
    SLICE_X71Y136        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.462    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_5
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.431%)  route 0.205ns (61.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.560    -0.326    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.128    -0.198 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.205     0.007    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y137        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.830    -0.536    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y137                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2/C
                         clock pessimism              0.224    -0.312    
    SLICE_X71Y137        FDCE (Remov_fdce_C_CLR)     -0.146    -0.458    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_2
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_6/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.431%)  route 0.205ns (61.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.560    -0.326    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.128    -0.198 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.205     0.007    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y137        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.830    -0.536    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y137                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_6/C
                         clock pessimism              0.224    -0.312    
    SLICE_X71Y137        FDCE (Remov_fdce_C_CLR)     -0.146    -0.458    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_6
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/PRE
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.460%)  route 0.266ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.560    -0.326    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.128    -0.198 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.266     0.069    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X70Y138        FDPE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.831    -0.534    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X70Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1/C
                         clock pessimism              0.221    -0.313    
    SLICE_X70Y138        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.438    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busWd_1
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1FData_7/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.578%)  route 0.277ns (68.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.560    -0.326    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.128    -0.198 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.277     0.080    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y142        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1FData_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.833    -0.533    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y142                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1FData_7/C
                         clock pessimism              0.224    -0.309    
    SLICE_X71Y142        FDCE (Remov_fdce_C_CLR)     -0.146    -0.455    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1FData_7
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1FData_2/PRE
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.578%)  route 0.277ns (68.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.560    -0.326    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.128    -0.198 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.277     0.080    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y142        FDPE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1FData_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.833    -0.533    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y142                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1FData_2/C
                         clock pessimism              0.224    -0.309    
    SLICE_X71Y142        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.458    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1FData_2
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxAck/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.908%)  route 0.331ns (72.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.560    -0.326    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y138                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDPE (Prop_fdpe_C_Q)         0.128    -0.198 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.331     0.133    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X67Y140        FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxAck/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/n_2_MMCM_1
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4812, routed)        0.833    -0.533    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X67Y140                                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxAck/C
                         clock pessimism              0.246    -0.287    
    SLICE_X67Y140        FDCE (Remov_fdce_C_CLR)     -0.146    -0.433    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxAck
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.566    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_500M
  To Clock:  CLK_500M

Setup :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.484ns (41.163%)  route 0.692ns (58.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 1.149 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.524    -0.391    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X25Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDCE (Prop_fdce_C_Q)         0.379    -0.012 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.419     0.407    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.105     0.512 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.273     0.785    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X21Y23         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.402     1.149    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X21Y23                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.412     1.561    
                         clock uncertainty           -0.043     1.518    
    SLICE_X21Y23         FDCE (Recov_fdce_C_CLR)     -0.331     1.187    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          1.187    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.484ns (41.163%)  route 0.692ns (58.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 1.149 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.524    -0.391    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X25Y17                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDCE (Prop_fdce_C_Q)         0.379    -0.012 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.419     0.407    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.105     0.512 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.273     0.785    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X21Y23         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           1.633    -0.330    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          1.402     1.149    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X21Y23                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/C
                         clock pessimism              0.412     1.561    
                         clock uncertainty           -0.043     1.518    
    SLICE_X21Y23         FDCE (Recov_fdce_C_CLR)     -0.331     1.187    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg
  -------------------------------------------------------------------
                         required time                          1.187    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  0.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
                            (removal check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.628%)  route 0.261ns (58.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.627    -0.484    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X23Y24                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.146    -0.197    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DelayedDin
    SLICE_X23Y23         LUT3 (Prop_lut3_I1_O)        0.045    -0.152 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.115    -0.037    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X21Y23         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.901    -0.719    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X21Y23                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.249    -0.470    
    SLICE_X21Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.562    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
                            (removal check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.628%)  route 0.261ns (58.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.663    -1.137    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.627    -0.484    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X23Y24                                                      r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.146    -0.197    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DelayedDin
    SLICE_X23Y23         LUT3 (Prop_lut3_I1_O)        0.045    -0.152 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.115    -0.037    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X21Y23         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/O
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/n_12_MMCM_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=81, routed)          0.901    -0.719    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X21Y23                                                      r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/C
                         clock pessimism              0.249    -0.470    
    SLICE_X21Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.562    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.525    





