// Seed: 418049507
module module_0 #(
    parameter id_4 = 32'd54
) (
    input  wand  id_0
    , id_3,
    output uwire id_1
);
  wire _id_4;
  wire [id_4 : -1] id_5;
  logic [7:0] id_6;
  assign id_3 = -1 & id_6[1 :-1] == -1;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output wor   id_4,
    input  tri   id_5,
    input  wand  id_6,
    input  wor   id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.id_4 = 0;
  wire id_10;
endmodule
