// Seed: 525834345
module module_0 ();
  assign id_1 = id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri   id_0,
    output tri   id_1,
    output tri0  id_2
    , id_6,
    output uwire id_3,
    input  wor   id_4
);
  always @(!1'b0 or posedge id_6) id_0 = 1 * 1;
  tri1 id_7 = 1;
  module_0 modCall_1 ();
  supply0 id_8;
  assign id_8 = id_7;
endmodule
module module_2;
  id_1 :
  assert property (@(posedge 1) 1)
  else $display(~id_1, 1);
endmodule
