/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 248 304)
	(text "GPR_selector" (rect 5 0 84 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 267 24 284)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "rst" (rect 0 0 15 19)(font "Intel Clear" (font_size 8)))
		(text "rst" (rect 21 27 36 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk_50" (rect 0 0 40 19)(font "Intel Clear" (font_size 8)))
		(text "clk_50" (rect 21 43 61 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "rop1[3..0]" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "rop1[3..0]" (rect 21 59 80 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "rop2[3..0]" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "rop2[3..0]" (rect 21 75 80 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "GPR_in[31..0]" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "GPR_in[31..0]" (rect 21 91 103 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "GPRLOAD" (rect 0 0 60 19)(font "Intel Clear" (font_size 8)))
		(text "GPRLOAD" (rect 21 107 81 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 232 32)
		(output)
		(text "GPR_out1[31..0]" (rect 0 0 99 19)(font "Intel Clear" (font_size 8)))
		(text "GPR_out1[31..0]" (rect 112 27 211 46)(font "Intel Clear" (font_size 8)))
		(line (pt 232 32)(pt 216 32)(line_width 3))
	)
	(port
		(pt 232 48)
		(output)
		(text "GPR_out2[31..0]" (rect 0 0 99 19)(font "Intel Clear" (font_size 8)))
		(text "GPR_out2[31..0]" (rect 112 43 211 62)(font "Intel Clear" (font_size 8)))
		(line (pt 232 48)(pt 216 48)(line_width 3))
	)
	(port
		(pt 232 64)
		(output)
		(text "regA[31..0]" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "regA[31..0]" (rect 145 59 211 78)(font "Intel Clear" (font_size 8)))
		(line (pt 232 64)(pt 216 64)(line_width 3))
	)
	(port
		(pt 232 80)
		(output)
		(text "regB[31..0]" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "regB[31..0]" (rect 145 75 211 94)(font "Intel Clear" (font_size 8)))
		(line (pt 232 80)(pt 216 80)(line_width 3))
	)
	(port
		(pt 232 96)
		(output)
		(text "regC[31..0]" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "regC[31..0]" (rect 145 91 211 110)(font "Intel Clear" (font_size 8)))
		(line (pt 232 96)(pt 216 96)(line_width 3))
	)
	(port
		(pt 232 112)
		(output)
		(text "regD[31..0]" (rect 0 0 67 19)(font "Intel Clear" (font_size 8)))
		(text "regD[31..0]" (rect 144 107 211 126)(font "Intel Clear" (font_size 8)))
		(line (pt 232 112)(pt 216 112)(line_width 3))
	)
	(port
		(pt 232 128)
		(output)
		(text "regE[31..0]" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "regE[31..0]" (rect 147 123 211 142)(font "Intel Clear" (font_size 8)))
		(line (pt 232 128)(pt 216 128)(line_width 3))
	)
	(port
		(pt 232 144)
		(output)
		(text "regF[31..0]" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "regF[31..0]" (rect 147 139 211 158)(font "Intel Clear" (font_size 8)))
		(line (pt 232 144)(pt 216 144)(line_width 3))
	)
	(port
		(pt 232 160)
		(output)
		(text "regG[31..0]" (rect 0 0 67 19)(font "Intel Clear" (font_size 8)))
		(text "regG[31..0]" (rect 144 155 211 174)(font "Intel Clear" (font_size 8)))
		(line (pt 232 160)(pt 216 160)(line_width 3))
	)
	(port
		(pt 232 176)
		(output)
		(text "regH[31..0]" (rect 0 0 67 19)(font "Intel Clear" (font_size 8)))
		(text "regH[31..0]" (rect 144 171 211 190)(font "Intel Clear" (font_size 8)))
		(line (pt 232 176)(pt 216 176)(line_width 3))
	)
	(port
		(pt 232 192)
		(output)
		(text "regI[31..0]" (rect 0 0 61 19)(font "Intel Clear" (font_size 8)))
		(text "regI[31..0]" (rect 150 187 211 206)(font "Intel Clear" (font_size 8)))
		(line (pt 232 192)(pt 216 192)(line_width 3))
	)
	(port
		(pt 232 208)
		(output)
		(text "regJ[31..0]" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "regJ[31..0]" (rect 147 203 211 222)(font "Intel Clear" (font_size 8)))
		(line (pt 232 208)(pt 216 208)(line_width 3))
	)
	(port
		(pt 232 224)
		(output)
		(text "regK[31..0]" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "regK[31..0]" (rect 145 219 211 238)(font "Intel Clear" (font_size 8)))
		(line (pt 232 224)(pt 216 224)(line_width 3))
	)
	(port
		(pt 232 240)
		(output)
		(text "regL[31..0]" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "regL[31..0]" (rect 147 235 211 254)(font "Intel Clear" (font_size 8)))
		(line (pt 232 240)(pt 216 240)(line_width 3))
	)
	(port
		(pt 232 256)
		(output)
		(text "regM[31..0]" (rect 0 0 68 19)(font "Intel Clear" (font_size 8)))
		(text "regM[31..0]" (rect 143 251 211 270)(font "Intel Clear" (font_size 8)))
		(line (pt 232 256)(pt 216 256)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 216 272))
	)
)
