# Reading D:/software/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do color_recognize_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/software/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin {D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:20 on Jul 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin" D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_top.v 
# -- Compiling module ws2812_top
# 
# Top level modules:
# 	ws2812_top
# End time: 16:50:20 on Jul 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin {D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:20 on Jul 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin" D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_ctrl.v 
# -- Compiling module ws2812_ctrl
# 
# Top level modules:
# 	ws2812_ctrl
# End time: 16:50:20 on Jul 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin {D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_cfg_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:20 on Jul 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin" D:/study/FPGA/color_recognize/rtl/rtl_origin/ws2812_cfg_ctrl.v 
# -- Compiling module ws2812_cfg_ctrl
# 
# Top level modules:
# 	ws2812_cfg_ctrl
# End time: 16:50:20 on Jul 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin {D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:20 on Jul 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin" D:/study/FPGA/color_recognize/rtl/rtl_origin/i2c_ctrl.v 
# -- Compiling module i2c_ctrl
# 
# Top level modules:
# 	i2c_ctrl
# End time: 16:50:20 on Jul 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin {D:/study/FPGA/color_recognize/rtl/rtl_origin/color_recognize.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:20 on Jul 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin" D:/study/FPGA/color_recognize/rtl/rtl_origin/color_recognize.v 
# -- Compiling module color_recognize
# 
# Top level modules:
# 	color_recognize
# End time: 16:50:20 on Jul 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin {D:/study/FPGA/color_recognize/rtl/rtl_origin/cls381_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:20 on Jul 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin" D:/study/FPGA/color_recognize/rtl/rtl_origin/cls381_top.v 
# -- Compiling module cls381_top
# 
# Top level modules:
# 	cls381_top
# End time: 16:50:20 on Jul 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin {D:/study/FPGA/color_recognize/rtl/rtl_origin/cls381_cfg_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:20 on Jul 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/study/FPGA/color_recognize/rtl/rtl_origin" D:/study/FPGA/color_recognize/rtl/rtl_origin/cls381_cfg_ctrl.v 
# -- Compiling module cls381_cfg_ctrl
# 
# Top level modules:
# 	cls381_cfg_ctrl
# End time: 16:50:20 on Jul 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/study/FPGA/color_recognize/prj/prj_origin/../../tb/tb_origin {D:/study/FPGA/color_recognize/prj/prj_origin/../../tb/tb_origin/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:20 on Jul 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/study/FPGA/color_recognize/prj/prj_origin/../../tb/tb_origin" D:/study/FPGA/color_recognize/prj/prj_origin/../../tb/tb_origin/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 16:50:20 on Jul 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/study/FPGA/color_recognize/prj/prj_origin/../../rtl/rtl_origin {D:/study/FPGA/color_recognize/prj/prj_origin/../../rtl/rtl_origin/driver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:20 on Jul 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/study/FPGA/color_recognize/prj/prj_origin/../../rtl/rtl_origin" D:/study/FPGA/color_recognize/prj/prj_origin/../../rtl/rtl_origin/driver.v 
# -- Compiling module driver
# 
# Top level modules:
# 	driver
# End time: 16:50:20 on Jul 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 16:50:21 on Jul 11,2024
# Loading work.top_tb
# Loading work.driver
# ** Warning: (vsim-3017) D:/study/FPGA/color_recognize/prj/prj_origin/../../tb/tb_origin/top_tb.v(6): [TFMPC] - Too few port connections. Expected 4, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u_top File: D:/study/FPGA/color_recognize/prj/prj_origin/../../rtl/rtl_origin/driver.v
# ** Warning: (vsim-3722) D:/study/FPGA/color_recognize/prj/prj_origin/../../tb/tb_origin/top_tb.v(6): [TFMPC] - Missing connection for port 'scl'.
# ** Warning: (vsim-3722) D:/study/FPGA/color_recognize/prj/prj_origin/../../tb/tb_origin/top_tb.v(6): [TFMPC] - Missing connection for port 'sda'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/top_tb/u_top/WAIT \
sim:/top_tb/u_top/IDLE \
sim:/top_tb/u_top/START \
sim:/top_tb/u_top/SLAVE_ADDR \
sim:/top_tb/u_top/ACK_1 \
sim:/top_tb/u_top/REG_ADDR \
sim:/top_tb/u_top/ACK_2 \
sim:/top_tb/u_top/DATA \
sim:/top_tb/u_top/ACK_3 \
sim:/top_tb/u_top/STOP \
sim:/top_tb/u_top/TIME_20MS \
sim:/top_tb/u_top/TIME_SCL \
sim:/top_tb/u_top/SLAVE_ID \
sim:/top_tb/u_top/clk \
sim:/top_tb/u_top/rst_n \
sim:/top_tb/u_top/scl \
sim:/top_tb/u_top/sda \
sim:/top_tb/u_top/state_c \
sim:/top_tb/u_top/state_n \
sim:/top_tb/u_top/wait2idle \
sim:/top_tb/u_top/idle2start \
sim:/top_tb/u_top/start2slave \
sim:/top_tb/u_top/slave2ack1 \
sim:/top_tb/u_top/ack1_2_reg \
sim:/top_tb/u_top/reg2ack2 \
sim:/top_tb/u_top/ack2_2_data \
sim:/top_tb/u_top/data2ack3 \
sim:/top_tb/u_top/ack3_2_stop \
sim:/top_tb/u_top/stop2idle \
sim:/top_tb/u_top/cnt_20ms \
sim:/top_tb/u_top/add_cnt_20ms \
sim:/top_tb/u_top/end_cnt_20ms \
sim:/top_tb/u_top/cnt_scl \
sim:/top_tb/u_top/add_cnt_scl \
sim:/top_tb/u_top/end_cnt_scl \
sim:/top_tb/u_top/scl_r \
sim:/top_tb/u_top/cnt_bit \
sim:/top_tb/u_top/add_cnt_bit \
sim:/top_tb/u_top/end_cnt_bit \
sim:/top_tb/u_top/sda_in \
sim:/top_tb/u_top/sda_out \
sim:/top_tb/u_top/sda_out_en \
sim:/top_tb/u_top/slave_addr \
sim:/top_tb/u_top/reg_addr \
sim:/top_tb/u_top/data
restart
# ** Warning: (vsim-3017) D:/study/FPGA/color_recognize/prj/prj_origin/../../tb/tb_origin/top_tb.v(6): [TFMPC] - Too few port connections. Expected 4, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u_top File: D:/study/FPGA/color_recognize/prj/prj_origin/../../rtl/rtl_origin/driver.v
# ** Warning: (vsim-3722) D:/study/FPGA/color_recognize/prj/prj_origin/../../tb/tb_origin/top_tb.v(6): [TFMPC] - Missing connection for port 'scl'.
# ** Warning: (vsim-3722) D:/study/FPGA/color_recognize/prj/prj_origin/../../tb/tb_origin/top_tb.v(6): [TFMPC] - Missing connection for port 'sda'.
run -all
# End time: 16:56:45 on Jul 11,2024, Elapsed time: 0:06:24
# Errors: 0, Warnings: 6
