//===- InsertCVTightCoupledBuffer.cpp ---------------------------*- C++ -*-===//
//
// Copyright (c) Huawei Technologies Co., Ltd. 2025. All rights reserved.
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//    http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
//===----------------------------------------------------------------------===//
//
// This pass inserts cv tight coupled buffer for mix cv function.
//
//===----------------------------------------------------------------------===//

#include "bishengir/Conversion/Passes.h"
#include "bishengir/Dialect/Annotation/IR/Annotation.h"
#include "bishengir/Dialect/HACC/Utils/Utils.h"
#include "bishengir/Dialect/HFusion/IR/HFusion.h"
#include "bishengir/Dialect/HIVM/IR/HIVM.h"
#include "bishengir/Dialect/HIVM/IR/HIVMImpl.h"
#include "bishengir/Dialect/HIVM/Transforms/Passes.h"
#include "bishengir/Dialect/HIVM/Utils/RegbaseUtils.h"
#include "bishengir/Dialect/HIVM/Utils/Utils.h"
#include "bishengir/Dialect/Utils/Util.h"
#include "mlir/Dialect/Bufferization/IR/Bufferization.h"
#include "mlir/Dialect/Func/IR/FuncOps.h"
#include "mlir/Dialect/LLVMIR/LLVMDialect.h"
#include "mlir/Dialect/Linalg/IR/Linalg.h"
#include "mlir/Dialect/Linalg/Transforms/Transforms.h"
#include "mlir/IR/BuiltinAttributes.h"
#include "mlir/IR/Operation.h"
#include "mlir/IR/TypeUtilities.h"
#include "mlir/IR/Value.h"
#include "mlir/Interfaces/ViewLikeInterface.h"
#include "mlir/Transforms/GreedyPatternRewriteDriver.h"
#include "llvm/ADT/TypeSwitch.h"
#include "llvm/Support/Casting.h"
#include "llvm/Support/ErrorHandling.h"

#define DEBUG_TYPE "insert-cv-tight-coupled-buffer"

namespace mlir {
#define GEN_PASS_DEF_INSERTCVTIGHTCOUPLEDBUFFER
#include "bishengir/Dialect/HIVM/Transforms/Passes.h.inc"
} // namespace mlir

template <template <typename> class PatternT, typename... OpTypes>
static void registerAll(mlir::RewritePatternSet &patterns) {
  (patterns.add<PatternT<OpTypes>>(patterns.getContext()), ...);
}

template <template <typename> class PatternT>
static void registerAllVectorOp(mlir::RewritePatternSet &patterns) {
  registerAll<PatternT,
#define GET_OP_LIST
#include "bishengir/Dialect/HIVM/IR/HIVMVectorOps.cpp.inc"
              , mlir::hivm::GatherLoadOp>(patterns);
}

using namespace mlir;
using namespace mlir::hivm;

namespace {
constexpr static llvm::StringLiteral maybeUnCollapsibleReshape =
    "maybeUnCollapsibleReshape";
struct InsertCVTightCoupledBufferPass
    : public impl::InsertCVTightCoupledBufferBase<
          InsertCVTightCoupledBufferPass> {
  using Base::Base;
  void runOnOperation() override;
  LogicalResult insertTightlyCoupledBuffer();
  LogicalResult verifyTightCoupledBufferInsertion(func::FuncOp funcOp) const;
};

enum class InsertMode { MoveToUb = 0, MoveToL1 };

template <InsertMode Mode, bool EnableND2NZ> struct InsertOpImpl {
  static LogicalResult
  run(PatternRewriter &rewriter,
      const llvm::SmallVector<OpOperand *> &consumerOperands);
};

/// pattern1
/// fixpipe has vector or vf users
/// %21 = hivm.hir.mmadL1 {b_transpose} ins ...
/// %23 = hivm.hir.fixpipe {enable_nz2nd} ins(...) outs(...) -> ...
/// %24 = tensor.empty() : tensor<16x16xi32>
/// %25 = hivm.hir.bitcast %23 : tensor<16x16xf32> -> tensor<16x16xi32>
///
/// is converted into
///
/// %21 = hivm.hir.mmadL1 {b_transpose} ins(...) outs(...) -> tensor<...>
/// %alloc = memref.alloc : memref<..., #hivm.address_space<ub>>
/// %no_ub = memref.memory_space_cast %alloc:
///  memref<..., #hivm.address_space<ub>> to memref<...>
/// hivm.hir.fixpipe {enable_nz2nd} ins(%21 : ...) outs(%alloc : memref<...)
/// %to_tensor = bufferization.to_tensor %no_ub restrict writable :
/// memref<16x16xf32> %24 = tensor.empty() : tensor<16x16xi32> %25 =
/// hivm.hir.bitcast %to_tensor : tensor<16x16xf32> -> tensor<16x16xi32>

template <bool EnableND2NZ>
struct InsertOpImpl<InsertMode::MoveToUb, EnableND2NZ> {
  static LogicalResult
  run(PatternRewriter &rewriter,
      const llvm::SmallVector<OpOperand *> &consumerOperands) {
    if (consumerOperands.empty()) {
      return failure();
    }
    llvm::DenseSet<Operation *> processed;
    bool changed = false;

    for (OpOperand *consumerOperand : consumerOperands) {
      Value usedVal = consumerOperand->get();
      auto fixpipes = traceDefOps<hivm::FixpipeOp>(usedVal);
      if (fixpipes.empty())
        continue;
      for (Operation *fixpipe : fixpipes) {
        auto fixpipeOp = llvm::cast<hivm::FixpipeOp>(fixpipe);
        // The same FixpipeOp can feed multiple vector/vf users. Use a set
        // to make sure we rewrite each FixpipeOp at most once.
        if (!processed.insert(fixpipe).second)
          continue;

        auto resultTensorType =
            mlir::dyn_cast<RankedTensorType>(fixpipeOp.getResult(0).getType());
        if (!resultTensorType)
          continue;

        auto elemType = resultTensorType.getElementType();
        auto shape = resultTensorType.getShape();
        MLIRContext *ctx = rewriter.getContext();
        auto ubSpaceAttr =
            hivm::AddressSpaceAttr::get(ctx, hivm::AddressSpace::UB);
        auto ubMemrefType = mlir::MemRefType::get(
            shape, elemType, /*layout=*/nullptr, ubSpaceAttr);
        auto noUbMemrefType = mlir::MemRefType::get(shape, elemType);
        rewriter.setInsertionPoint(fixpipe);
        Location fixLoc = fixpipeOp.getLoc();

        Value alloc;
        bool hasDynamicShape = llvm::any_of(
            shape, [](int64_t dim) { return dim == ShapedType::kDynamic; });
        // dynamic shape
        if (hasDynamicShape) {
          Value sourceVal = fixpipeOp.getSrc();
          auto maybeMmad = traceDefOp<hivm::MmadL1Op>(sourceVal);

          if (maybeMmad.has_value()) {
            auto mmadOp = cast<hivm::MmadL1Op>(maybeMmad.value());
            auto mmadResult = mmadOp.getResult(0);
            auto mmadType = cast<ShapedType>(mmadResult.getType());
            auto mmadShape = mmadType.getShape();
            auto mmadElemType = mmadType.getElementType();

            Value emptyTensor = fixpipeOp.getOperand(1);
            auto emptyOp = emptyTensor.getDefiningOp<tensor::EmptyOp>();
            SmallVector<Value> dynamicDims;

            if (emptyOp) {
              dynamicDims.append(emptyOp.getDynamicSizes().begin(),
                                 emptyOp.getDynamicSizes().end());
            }
            alloc = createAllocWithMark(rewriter, fixLoc, ubMemrefType,
                                        dynamicDims, mmadShape, mmadElemType);
          } else {
            llvm::report_fatal_error(
                "Unable to trace to MmadL1 op for dynamic shape fixpipe\n");
          }
        } else {
          alloc = rewriter.create<memref::AllocOp>(fixLoc, ubMemrefType);
        }
        Value noUb = rewriter.create<memref::MemorySpaceCastOp>(
            fixLoc, noUbMemrefType, alloc);
        SmallVector<Value> oprs({fixpipeOp.getSrc(), alloc});
        if (auto quantScale = fixpipeOp.getQuantScale())
          oprs.push_back(quantScale);
        auto newFixpipeOp = rewriter.create<hivm::FixpipeOp>(
            fixLoc, TypeRange{}, oprs, fixpipeOp->getAttrs());
        rewriter.setInsertionPointAfter(newFixpipeOp);
        auto toTensor = rewriter.create<bufferization::ToTensorOp>(
            fixLoc, resultTensorType, noUb,
            /*restrict=*/true,
            /*writable=*/true);
        rewriter.replaceOp(fixpipeOp, toTensor.getResult());
        changed = true;
      }
    }
    return changed ? success() : failure();
  }
};

static uint64_t getElemBytesForAlign(Type t) {
  if (auto ft = dyn_cast<FloatType>(t))
    return (uint64_t)((ft.getWidth() + 7) / 8);
  if (auto it = dyn_cast<IntegerType>(t))
    return (uint64_t)((it.getWidth() + 7) / 8);
  if (isa<IndexType>(t))
    return 8ULL;
  if (auto ct = dyn_cast<ComplexType>(t))
    return 2ULL * getElemBytesForAlign(ct.getElementType());
  return 0ULL;
}

static FailureOr<uint64_t> getBlockElemsFor32BAlign(Type elemType) {
  constexpr uint64_t kAlignBytes = 32;
  uint64_t elemBytes = getElemBytesForAlign(elemType);
  if (elemBytes <= 0)
    return failure();
  if (elemBytes >= kAlignBytes)
    return 1;
  if (kAlignBytes % elemBytes != 0)
    return failure();
  return kAlignBytes / elemBytes;
}

static void ensureAllocInUbAddressSpaceIfNeeded(PatternRewriter &rewriter,
                                                memref::AllocOp allocOp) {
  auto oldType = dyn_cast<MemRefType>(allocOp.getMemref().getType());
  if (!oldType)
    return;
  auto maybeSpace = mlir::hivm::getOptionalHIVMAddressSpace(oldType);
  if (maybeSpace.has_value())
    return;

  MLIRContext *ctx = rewriter.getContext();
  auto ubSpaceAttr = hivm::AddressSpaceAttr::get(ctx, hivm::AddressSpace::UB);
  auto newType =
      mlir::MemRefType::get(oldType.getShape(), oldType.getElementType(),
                            oldType.getLayout(), ubSpaceAttr);

  SmallVector<OpOperand *> originalUses;
  for (OpOperand &use : allocOp.getMemref().getUses())
    originalUses.push_back(&use);

  OpBuilder::InsertionGuard guard(rewriter);
  rewriter.modifyOpInPlace(allocOp,
                           [&]() { allocOp.getMemref().setType(newType); });

  rewriter.setInsertionPointAfter(allocOp);
  Value replacement = allocOp.getMemref();
  if (replacement.getType() != oldType) {
    replacement = rewriter.create<memref::MemorySpaceCastOp>(
        allocOp.getLoc(), oldType, replacement);
  }
  for (OpOperand *use : originalUses)
    use->set(replacement);
}

/// pattern2
/// %53 = hivm.hir.vcast ins(%42 : tensor<16x16xf32>) outs(%19 : ...) -> ...
/// %54 = tensor.empty() : tensor<16x16xf32>
/// %55 = hivm.hir.mmadL1 ins(%53, %52, %true, %c16, %c16, %c16 : ...
///
/// is converted into
///
/// %53 = hivm.hir.vcast ins(%42 : tensor<16x16xf32>) outs(%19 : ...) -> ...
/// %alloc_0 = memref.alloc() : memref<..., #hivm.address_space<cbuf>>
/// %memspacecast_2 = memref.memory_space_cast %alloc_0
/// : memref<..., #hivm.address_space<cbuf>> to ...
/// %empty = bufferization.to_tensor %memspacecast_2 restrict writable : ...
/// %copy = hivm.hir.copy ins(%53 : ...) outs(%empty : ...) -> ...
/// %54 = tensor.empty() : tensor<16x16xf32>
/// %55 = hivm.hir.mmadL1 ins(%copy, %52, %true, %c16, %c16, %c16 : ...

template <bool EnableND2NZ>
struct InsertOpImpl<InsertMode::MoveToL1, EnableND2NZ> {
  static LogicalResult
  run(PatternRewriter &rewriter,
      const llvm::SmallVector<OpOperand *> &consumerOperands) {
    if (consumerOperands.empty()) {
      return failure();
    }

    MLIRContext *ctx = rewriter.getContext();
    bool changed = false;

    for (OpOperand *consumerOperand : consumerOperands) {
      Value origTensor = consumerOperand->get();
      // TODO: enhance support for dynamic shape
      auto tensorType = mlir::dyn_cast<RankedTensorType>(origTensor.getType());
      if (!tensorType)
        continue;

      Operation *consumerOp = consumerOperand->getOwner();
      Location loc = consumerOp->getLoc();
      rewriter.setInsertionPoint(consumerOp);

      // Skip nd2nz conversion for bias operand, just do simple copy
      if constexpr (!EnableND2NZ) {
        auto l1SpaceAttr =
            hivm::AddressSpaceAttr::get(ctx, hivm::AddressSpace::L1);
        auto l1MemrefType = mlir::MemRefType::get(tensorType.getShape(),
                                                  tensorType.getElementType(),
                                                  nullptr, l1SpaceAttr);
        auto plainMemrefType = mlir::MemRefType::get(
            tensorType.getShape(), tensorType.getElementType());
        Value alloc = rewriter.create<memref::AllocOp>(loc, l1MemrefType);
        Value memspacecast = rewriter.create<memref::MemorySpaceCastOp>(
            loc, plainMemrefType, alloc);
        auto emptyTensor = rewriter.create<bufferization::ToTensorOp>(
            loc, tensorType, memspacecast,
            /*restrict=*/true,
            /*writable=*/true);

        rewriter.create<hivm::CopyOp>(loc,
                                      /*resultType=*/TypeRange(),
                                      /*src=*/origTensor,
                                      /*dst=*/memspacecast);
        rewriter.modifyOpInPlace(consumerOp, [&]() {
          consumerOperand->set(emptyTensor.getResult());
        });
        changed = true;
        continue;
      }

      // TODO: Consider encapsulating it as an nd2dz function
      int64_t M = tensorType.getDimSize(0);
      int64_t N = tensorType.getDimSize(1);
      static constexpr int32_t alignM = 16;
      static constexpr int32_t alignN = 32;
      auto elemType = tensorType.getElementType();
      uint64_t elemTypeSize = getElemBytesForAlign(elemType);
      int64_t newN =
          static_cast<int64_t>(AlignUp(static_cast<uint64_t>(elemTypeSize) * N,
                                       static_cast<uint64_t>(alignN)) /
                               elemTypeSize);
      if ((M != ShapedType::kDynamic && (M % alignM)) || (newN != N)) {
        int64_t newM = static_cast<int64_t>(
            AlignUp(static_cast<uint64_t>(M), static_cast<uint64_t>(alignM)));
        auto paddedType = RankedTensorType::get({newM, newN}, elemType);
        Value zeroConst = rewriter.create<arith::ConstantOp>(
            loc, elemType, rewriter.getZeroAttr(elemType));

        Value emptyForVbrc = rewriter.create<tensor::EmptyOp>(
            loc, paddedType.getShape(), elemType);
        auto vbrcOp = rewriter.create<hivm::VBrcOp>(loc, paddedType, zeroConst,
                                                    emptyForVbrc);
        Value initializedMatrix = vbrcOp->getResult(0);
        SmallVector<OpFoldResult> offsets = {rewriter.getIndexAttr(0),
                                             rewriter.getIndexAttr(0)};
        SmallVector<OpFoldResult> sizes = {rewriter.getIndexAttr(M),
                                           rewriter.getIndexAttr(N)};
        SmallVector<OpFoldResult> strides = {rewriter.getIndexAttr(1),
                                             rewriter.getIndexAttr(1)};
        origTensor = rewriter.create<tensor::InsertSliceOp>(
            loc, origTensor, initializedMatrix, offsets, sizes, strides);
        tensorType = mlir::cast<RankedTensorType>(origTensor.getType());
        M = newM;
        N = newN;
      }

      SmallVector<ReassociationIndices> reassociation = {{0}, {1, 2}};
      auto blkOr = getBlockElemsFor32BAlign(elemType);
      if (failed(blkOr)) {
        return consumerOp->emitOpError()
               << "unsupported element type for 32B-aligned expand_shape: "
               << elemType;
      }
      int64_t blk = (int64_t)*blkOr;

      int64_t M1 = M / alignM;
      // TODO: enhance UB alignment
      int64_t N1 = N / blk;
      auto dstTy = RankedTensorType::get({M, N1, blk}, elemType);
      auto expandOp = rewriter.create<tensor::ExpandShapeOp>(
          loc, dstTy, origTensor, reassociation);
      auto emptyTensorType = RankedTensorType::get({N1, M, blk}, elemType);
      auto emptyTransposed = rewriter.create<tensor::EmptyOp>(
          loc, emptyTensorType.getShape(), emptyTensorType.getElementType());
      SmallVector<int64_t> premVec = {1, 0, 2};
      auto transposed = rewriter.create<hivm::VTransposeOp>(
          loc, emptyTransposed->getResultTypes(), expandOp.getResult(),
          emptyTransposed.getResult(), rewriter.getDenseI64ArrayAttr(premVec));
      auto nzTy = RankedTensorType::get({N1, M1, 16, blk}, elemType);
      SmallVector<ReassociationIndices> nzReassoc = {{0}, {1, 2}, {3}};
      auto nzOp = rewriter.create<tensor::ExpandShapeOp>(
          loc, nzTy, transposed->getResult(0), nzReassoc);
      auto l1SpaceAttr =
          hivm::AddressSpaceAttr::get(ctx, hivm::AddressSpace::L1);
      auto l1MemrefType = mlir::MemRefType::get(
          nzTy.getShape(), nzTy.getElementType(), nullptr, l1SpaceAttr);
      auto plainMemrefType =
          mlir::MemRefType::get(nzTy.getShape(), nzTy.getElementType());
      Value alloc = rewriter.create<memref::AllocOp>(loc, l1MemrefType);
      Value memspacecast = rewriter.create<memref::MemorySpaceCastOp>(
          loc, plainMemrefType, alloc);
      auto emptyTensor =
          rewriter.create<bufferization::ToTensorOp>(loc, nzTy, memspacecast,
                                                     /*restrict=*/true,
                                                     /*writable=*/true);
      Value src = nzOp.getResult();
      Value dst = emptyTensor.getResult();
      rewriter.create<hivm::CopyOp>(loc,
                                    /*resultType=*/TypeRange(),
                                    /*src=*/src,
                                    /*dst=*/memspacecast);
      rewriter.modifyOpInPlace(consumerOp,
                               [&]() { consumerOperand->set(dst); });
      changed = true;
    }
    return changed ? success() : failure();
  }
};

template <InsertMode Mode, bool EnableND2NZ = true>
LogicalResult
InsertOpHelper(PatternRewriter &rewriter,
               const llvm::SmallVector<OpOperand *> &consumerOperands) {
  return InsertOpImpl<Mode, EnableND2NZ>::run(rewriter, consumerOperands);
}

/// Try to annotate a gather feeding directly into mmadL1 with the fractal
/// layout the cube library expects in L1, so the explicit ND->NZ copy can
/// be skipped. Returns true when the annotation is applied.
static bool
tryAnnotateGatherFractalLayoutForCubeOperand(OpOperand &consumerOperand) {
  auto mmadOp = cast<hivm::MmadL1Op>(consumerOperand.getOwner());
  const unsigned operandNum = consumerOperand.getOperandNumber();
  if (operandNum != 0 && operandNum != 1)
    return false;
  Value producerValue = consumerOperand.get();
  auto gatherOp =
      dyn_cast_or_null<hivm::GatherLoadOp>(producerValue.getDefiningOp());
  if (!gatherOp)
    return false;
  Value gatherResult = gatherOp->getResult(0);
  if (gatherResult.use_empty())
    return false;
  if (!llvm::all_of(gatherResult.getUsers(), [&](const Operation *user) {
        return user == mmadOp.getOperation();
      }))
    return false;

  // B uses nZ + b_transpose so the cube selects the `_tb` library variant;
  // A keeps the default zN layout.
  const bool isOperandB = (operandNum == 1);
  const hivm::DataLayout layout =
      isOperandB ? hivm::DataLayout::nZ : hivm::DataLayout::zN;
  gatherOp->setAttr("hivm.fractal_layout",
                    StringAttr::get(gatherOp->getContext(),
                                    hivm::stringifyDataLayout(layout)));
  if (isOperandB)
    mmadOp.setBTranspose(true);
  return true;
}

} // anonymous namespace

//===----------------------------------------------------------------------===//
// InsertMoveUb
//===----------------------------------------------------------------------===//
/// pattern1 : fixpipe op + vector/vf
/// convert into memref.alloc + memref.memory_space_cast + fixpipe op +
/// bufferization.to_tensor + vector/vf
///
/// pattern2 : fixpipe op + tensor.extract
/// convert into memref.alloc + memref.memory_space_cast + fixpipe op +
/// bufferization.to_tensor + tensor.extract
///
/// Extra:
/// If a vector input which match the pattern can be traced to a allocOp,
/// and do InsertOpHelper success, the alloc will add hivm.address_space<ub>
/// to ensure the buffer will be allocated only in UB.
template <typename OpType>
struct InsertMoveUbBetweenFixpipeAndVector : public OpRewritePattern<OpType> {
  using OpRewritePattern<OpType>::OpRewritePattern;
  LogicalResult matchAndRewrite(OpType op,
                                PatternRewriter &rewriter) const override {
    Operation *rawOp = op.getOperation();
    bool isStructured = isa<hivm::HIVMStructuredOp>(rawOp);
    bool isVF = isVFCall(rawOp);
    bool isExtract = false;
    if (isa<tensor::ExtractOp>(rawOp)) {
      if (rawOp->hasAttr("DuplicateTensorExtractForCube::newExtractLabel")) {
        return failure();
      }
      isExtract = true;
    }
    if (!isStructured && !isVF && !isExtract) {
      return failure();
    }

    bool changed = false;
    for (OpOperand &operand : op->getOpOperands()) {
      if (traceDefOps<hivm::FixpipeOp>(operand.get()).empty())
        continue;

      auto allocOps = traceDefOps<memref::AllocOp>(operand.get());
      llvm::SmallVector<OpOperand *> consumerOperands{&operand};
      LogicalResult result =
          InsertOpHelper<InsertMode::MoveToUb>(rewriter, consumerOperands);
      if (failed(result))
        continue;

      for (Operation *allocOp : allocOps)
        ensureAllocInUbAddressSpaceIfNeeded(
            rewriter, llvm::cast<memref::AllocOp>(allocOp));
      changed = true;
    }
    return changed ? success() : failure();
  }
};

//===----------------------------------------------------------------------===//
// InsertMoveL1
//===----------------------------------------------------------------------===//
/// pattern2 : vector/vf(dst) + cube(dst)
/// convert into vector +  memref.alloc + memory_space_cast +
/// bufferization.to_tensor + hivm.hir.copy +cube
///
/// Extra:
/// Like pattern1, if a mmadL1 input which match the pattern can be traced to
/// a allocOp, and do InsertOpHelper success, the alloc will add
/// hivm.address_space<ub> to ensure the buffer will be allocated only in UB.
template <typename OpType>
struct InsertMoveL1BetweenVectorAndCube
    : public OpRewritePattern<hivm::MmadL1Op> {
  using OpRewritePattern<hivm::MmadL1Op>::OpRewritePattern;
  virtual ~InsertMoveL1BetweenVectorAndCube() override = default;
  LogicalResult matchAndRewrite(hivm::MmadL1Op op,
                                PatternRewriter &rewriter) const override {
    bool changed = false;
    for (OpOperand *operand : op.getDpsInputOperands()) {
      Value beforeValue = operand->get();
      auto producerOps = traceDefOps<OpType>(beforeValue);
      if (producerOps.empty())
        continue;

      bool matched = false;
      for (Operation *producer : producerOps) {
        if constexpr (std::is_same_v<OpType, mlir::scf::ForOp>) {
          auto scfForOp = llvm::cast<mlir::scf::ForOp>(producer);
          if (!scfForOp->hasAttr(ExtractLoadStoreAttr)) {
            continue;
          }
        }
        if constexpr (std::is_same_v<OpType, func::CallOp>) {
          if (!isVFCall(producer))
            continue;
        }
        if constexpr (std::is_same_v<OpType, memref::AllocOp>) {
          auto allocOp = llvm::cast<memref::AllocOp>(producer);
          auto maybeSpace = mlir::hivm::getOptionalHIVMAddressSpace(
              allocOp.getMemref().getType());
          if (!maybeSpace.has_value() ||
              maybeSpace.value() != hivm::AddressSpace::UB)
            continue;
        }
        if constexpr (std::is_same_v<OpType, bufferization::ToTensorOp>) {
          auto toTensorOp = llvm::cast<bufferization::ToTensorOp>(producer);
          auto maybeAnnotateOp = utils::getAnnotateOpWithAttr(
              toTensorOp.getResult(), kMayImplicitTransposeWithLastAxis);
          if (!maybeAnnotateOp.has_value()) {
            maybeAnnotateOp = utils::getAnnotateOpWithAttr(
                toTensorOp.getMemref(), kMayImplicitTransposeWithLastAxis);
          }
          if (!maybeAnnotateOp.has_value())
            continue;
        }
        if constexpr (std::is_same_v<OpType, tensor::CollapseShapeOp>) {
          auto collapseShapeOp = llvm::cast<tensor::CollapseShapeOp>(producer);
          auto maybeAnnotateOp = utils::getAnnotateOpWithAttr(
              collapseShapeOp.getResult(), maybeUnCollapsibleReshape);
          if (!maybeAnnotateOp.has_value())
            continue;
        }
        matched = true;
        break;
      }
      if (!matched)
        continue;

      auto allocOps = traceDefOps<memref::AllocOp>(beforeValue);
      llvm::SmallVector<OpOperand *> consumerOperands{operand};
      unsigned operandNum = operand->getOperandNumber();
      bool layoutConversionOnTheFly =
          tryAnnotateGatherFractalLayoutForCubeOperand(*operand);
      bool isBiasOperand = (beforeValue == op.getPerChannelBias());
      auto tensorType = mlir::dyn_cast<RankedTensorType>(beforeValue.getType());
      // Only rank-2 tensors (original ND format) need to be transposed.
      // After ND2NZ conversion the tensor becomes rank-4 (NZ format), so
      // transposition is not required.
      bool needTransposed = (tensorType.getRank() == 2);
      LogicalResult result =
          (isBiasOperand || layoutConversionOnTheFly || !needTransposed)
              ? InsertOpHelper<InsertMode::MoveToL1, false>(rewriter,
                                                            consumerOperands)
              : InsertOpHelper<InsertMode::MoveToL1, true>(rewriter,
                                                           consumerOperands);
      if (failed(result))
        continue;

      // Handle case where multiple operands of `op` are same SSA value.
      // e.g., `hivm.hir.mmadL1 ins(%vec, %vec, ...)` where both operands are
      // the same vector. In this case, we only want to rewrite the operand
      // once, and make sure that other operand is updated with the new value as
      // well.
      Value converted = operand->get();

      // Tag the new L1 alloc with the fractal layout we put the data in, so
      // MmadL1Op::getOperand{A,B}Layout can suppress the layout-only
      // `*_transpose` flag and InferHIVMDataLayout won't dim-swap the shape.
      if (layoutConversionOnTheFly) {
        auto layout =
            (operandNum == 1) ? hivm::DataLayout::nZ : hivm::DataLayout::zN;
        StringAttr layoutAttr =
            rewriter.getStringAttr(hivm::stringifyDataLayout(layout));
        Value cur = converted;
        while (cur) {
          Operation *def = cur.getDefiningOp();
          if (!def)
            break;
          if (auto allocOp = dyn_cast<memref::AllocOp>(def)) {
            allocOp->setAttr("hivm.fractal_layout", layoutAttr);
            break;
          }
          if (auto toTensor = dyn_cast<bufferization::ToTensorOp>(def)) {
            cur = toTensor.getMemref();
            continue;
          }
          if (auto vlop = dyn_cast<ViewLikeOpInterface>(def)) {
            cur = vlop.getViewSource();
            continue;
          }
          break;
        }
      }
      rewriter.modifyOpInPlace(
          op, [&]() { op->replaceUsesOfWith(beforeValue, converted); });

      for (Operation *allocOp : allocOps)
        ensureAllocInUbAddressSpaceIfNeeded(
            rewriter, llvm::cast<memref::AllocOp>(allocOp));
      changed = true;
    }
    return changed ? success() : failure();
  }
};

struct InsertDataMovementFixpipeToL1 : public OpRewritePattern<hivm::MmadL1Op> {
  using OpRewritePattern<hivm::MmadL1Op>::OpRewritePattern;
  virtual ~InsertDataMovementFixpipeToL1() override = default;

  LogicalResult matchAndRewrite(hivm::MmadL1Op op,
                                PatternRewriter &rewriter) const override {
    bool changed = false;

    for (OpOperand &operand : op->getOpOperands()) {
      auto maybeFixpipe = traceDefOp<hivm::FixpipeOp>(operand.get());
      if (!maybeFixpipe)
        continue;
      llvm::SmallVector<OpOperand *> consumerOperands{&operand};
      LogicalResult ubResult =
          InsertOpHelper<InsertMode::MoveToUb>(rewriter, consumerOperands);
      if (failed(ubResult))
        continue;

      Value valueAfterUb = operand.get();

      bool isBiasOperand = (operand.get() == op.getPerChannelBias());
      LogicalResult l1Result =
          isBiasOperand
              ? InsertOpHelper<InsertMode::MoveToL1, false>(rewriter,
                                                            consumerOperands)
              : InsertOpHelper<InsertMode::MoveToL1, true>(rewriter,
                                                           consumerOperands);
      if (failed(l1Result))
        continue;

      Value convertedToL1 = operand.get();
      if (valueAfterUb != convertedToL1) {
        rewriter.modifyOpInPlace(
            op, [&]() { op->replaceUsesOfWith(valueAfterUb, convertedToL1); });
      }
      changed = true;
    }
    return changed ? success() : failure();
  }
};

template <typename OpType>
static void registerOne(RewritePatternSet &patterns) {
  patterns.add<InsertMoveUbBetweenFixpipeAndVector<OpType>,
               InsertMoveL1BetweenVectorAndCube<OpType>>(patterns.getContext());
}

void populateInsertCVTightCoupledBufferPattern(RewritePatternSet &patterns) {
  registerAllVectorOp<InsertMoveUbBetweenFixpipeAndVector>(patterns);
  registerAllVectorOp<InsertMoveL1BetweenVectorAndCube>(patterns);
  registerOne<func::CallOp>(patterns);
  registerOne<mlir::scf::ForOp>(patterns);
  registerOne<hivm::IndirectLoadOp>(patterns);
  registerOne<hivm::StrideLoadOp>(patterns);
  registerOne<hivm::CustomOp>(patterns);
  registerOne<hivm::CustomMacroOp>(patterns);

  // Treat UB alloc as CV connection point for MoveToL1
  patterns.add<InsertMoveL1BetweenVectorAndCube<memref::AllocOp>>(
      patterns.getContext());
  patterns.add<InsertMoveL1BetweenVectorAndCube<bufferization::ToTensorOp>>(
      patterns.getContext());
  patterns.add<InsertMoveL1BetweenVectorAndCube<tensor::CollapseShapeOp>>(
      patterns.getContext());
  patterns.add<InsertDataMovementFixpipeToL1>(patterns.getContext());
  patterns.add<InsertMoveUbBetweenFixpipeAndVector<hivm::StoreOp>>(
      patterns.getContext());
  patterns.add<InsertMoveUbBetweenFixpipeAndVector<tensor::ExtractOp>>(
      patterns.getContext());
  patterns.add<InsertMoveUbBetweenFixpipeAndVector<hivm::IndirectStoreOp>>(
      patterns.getContext());
  patterns.add<InsertMoveUbBetweenFixpipeAndVector<hivm::StrideStoreOp>>(
      patterns.getContext());
}

/// Replaces inserted `tensor.empty` placeholders with tightly coupled buffers.
struct ReplaceEmptyOpByTightlyCoupledBuffer
    : public OpRewritePattern<tensor::EmptyOp> {
  using OpRewritePattern<tensor::EmptyOp>::OpRewritePattern;
  LogicalResult matchAndRewrite(tensor::EmptyOp emptyOp,
                                PatternRewriter &rewriter) const override {
    if (!emptyOp->hasAttr(AddressSpaceAttr::name)) {
      return failure();
    }
    AddressSpaceAttr addressSpace =
        cast<AddressSpaceAttr>(emptyOp->getAttr(AddressSpaceAttr::name));
    if (!emptyOp->hasAttr(hivm::kInsertedTensorAttr::name))
      return failure();

    for (auto &use : llvm::make_early_inc_range(emptyOp->getUses())) {
      // create tight coupled buffer
      std::tuple<AllocationResult, bufferization::ToTensorOp>
          tightCoupledBuffer = insertTightCoupledBuffer(
              emptyOp, rewriter, addressSpace.getAddressSpace());
      auto plainMemref = std::get<0>(tightCoupledBuffer).plainMemref;
      // TODO: mark tightly coupled buffer to remove MarkTightlyCoupledBuffer
      // pass
      use.assign(plainMemref);

      // remove result
      auto *userOp = use.getOwner();
      rewriter.setInsertionPoint(userOp);
      rewriter.create(userOp->getLoc(),
                      StringAttr::get(rewriter.getContext(),
                                      userOp->getName().getStringRef()),
                      userOp->getOperands(), TypeRange{}, userOp->getAttrs());

      rewriter.replaceAllOpUsesWith(userOp, get<1>(tightCoupledBuffer));
      rewriter.eraseOp(userOp);
    }

    return success();
  }

private:
  /// Holds allocated memref and its plain (no address space) cast.
  struct AllocationResult {
    Value spacedMemref; // Memref with address space attribute
    Value plainMemref;  // Memref without address space (after cast)
  };

  /// Creates a memref allocation with the specified address space.
  AllocationResult
  createAddressSpaceAllocation(PatternRewriter &rewriter, Location loc,
                               ArrayRef<int64_t> shape, Type elemType,
                               ValueRange dynamicSizes, AddressSpace addrSpace,
                               ArrayRef<int64_t> maybeStaticAllocSize) const {
    MLIRContext *ctx = rewriter.getContext();

    auto spaceAttr = AddressSpaceAttr::get(ctx, addrSpace);
    auto spacedType = MemRefType::get(shape, elemType, nullptr, spaceAttr);
    auto plainType = MemRefType::get(shape, elemType);

    Value alloc = createAllocWithMark(rewriter, loc, spacedType, dynamicSizes,
                                      maybeStaticAllocSize, elemType);

    Value cast =
        rewriter.create<memref::MemorySpaceCastOp>(loc, plainType, alloc);

    return {alloc, cast};
  }

  Value peelTensorShapeSourceForAllocSizes(Value tensorValue) const {
    Value v = tensorValue;
    while (auto ucc =
               dyn_cast_or_null<UnrealizedConversionCastOp>(v.getDefiningOp()))
      v = ucc.getOperand(0);
    return v;
  }

  /// Creates an allocation matching `tensorValue`'s shape, including dynamic
  /// extents.
  AllocationResult createAllocation(PatternRewriter &rewriter,
                                    tensor::EmptyOp emptyOp,
                                    hivm::AddressSpace addressSpace) const {
    auto tensorValue = emptyOp.getResult();
    auto loc = emptyOp->getLoc();
    rewriter.setInsertionPointAfterValue(tensorValue);
    auto tensorType = cast<RankedTensorType>(tensorValue.getType());
    Value shapeSource = peelTensorShapeSourceForAllocSizes(tensorValue);
    SmallVector<Value> dynamicSizes =
        hivm::getTensorDynamicValues(rewriter, loc, shapeSource);
    return createAddressSpaceAllocation(
        rewriter, loc, tensorType.getShape(), tensorType.getElementType(),
        dynamicSizes, addressSpace, tensorValue.getType().getShape());
  }

  std::tuple<AllocationResult, bufferization::ToTensorOp>
  insertTightCoupledBuffer(tensor::EmptyOp emptyOp, PatternRewriter &rewriter,
                           hivm::AddressSpace addressSpace) const {
    auto resultType = cast<RankedTensorType>(emptyOp.getType());

    auto coupledBuffer = createAllocation(rewriter, emptyOp, addressSpace);

    // Convert memref back to tensor for users
    auto toTensorOp = rewriter.create<bufferization::ToTensorOp>(
        emptyOp->getLoc(), resultType, coupledBuffer.plainMemref,
        /*restrict=*/true, /*writable=*/true);
    return std::make_tuple(coupledBuffer, toTensorOp);
  }
};

LogicalResult InsertCVTightCoupledBufferPass::verifyTightCoupledBufferInsertion(
    func::FuncOp funcOp) const {
  auto walkResult = funcOp->walk([](tensor::EmptyOp emptyOp) -> WalkResult {
    if (emptyOp->hasAttr(hivm::kInsertedTensorAttr::name))
      return WalkResult::interrupt();
    return WalkResult::advance();
  });
  return llvm::failure(walkResult.wasInterrupted());
}

// TODO: merge this function with insertWorkspaceForMixCv pass
LogicalResult InsertCVTightCoupledBufferPass::insertTightlyCoupledBuffer() {
  OpBuilder builder(&getContext());
  auto context = &getContext();
  auto funcOp = getOperation();

  RewritePatternSet patterns(context);
  patterns.add<ReplaceEmptyOpByTightlyCoupledBuffer>(context);
  if (failed(applyPatternsGreedily(funcOp, std::move(patterns)))) {
    return failure();
  }

  if (failed(verifyTightCoupledBufferInsertion(funcOp)))
    return failure();

  return success();
}

void InsertCVTightCoupledBufferPass::runOnOperation() {
  if (failed(insertTightlyCoupledBuffer()))
    return signalPassFailure();

  if (onlyInsertTightlyCoupledBuffer)
    return;

  auto funcOp = getOperation();

  // VectorFunction is on AIV core, none of cube ops exist.
  // No need of inserting CV tightly-coupled buffer.
  if (funcOp->hasAttr(hivm::VectorFunctionAttr::name))
    return;

  // In the device entry func, first check if cube ops (MmadL1Op /
  // BatchMmadL1Op) exist. If none exists, this kernel is not cube-vector mixed
  // kernel. Then no need of inserting CV tightly-coupled buffer. This pass runs
  // before SplitMixKernel and InferFuncCoreType pass. Thus we simply check if
  // mmad exists.
  if (hacc::utils::isDeviceEntry(funcOp)) {
    bool hasMmadOp = false;
    funcOp.walk([&](Operation *op) {
      if (isa<hivm::MmadL1Op, hivm::BatchMmadL1Op>(op)) {
        hasMmadOp = true;
        return WalkResult::interrupt();
      }
      return WalkResult::advance();
    });
    if (!hasMmadOp)
      return;
  }

  OpBuilder builder(&getContext());
  auto context = &getContext();
  RewritePatternSet patterns(context);
  populateInsertCVTightCoupledBufferPattern(patterns);
  if (failed(applyPatternsGreedily(funcOp, std::move(patterns)))) {
    signalPassFailure();
  }
}

std::unique_ptr<Pass> mlir::hivm::createInsertCVTightCoupledBufferPass(
    const InsertCVTightCoupledBufferOptions &options) {
  return std::make_unique<InsertCVTightCoupledBufferPass>(options);
}
