# .github/pull_request_template.md
## Module Implementation

### Module Details
- Name: <!-- e.g., half_adder -->
- Category: <!-- e.g., adders/basic -->
- Complexity: <!-- Brief description of implementation complexity -->

### Implementation Checklist
- [ ] Verilog implementation in `src/` directory
- [ ] Generated test files in `generated/` directory
- [ ] All tests passing (minimum 95% pass rate)
- [ ] Documentation included
- [ ] No modifications to core system (or explained below)

### System Modifications
<!-- If you needed to modify the core system, explain why here -->

### Testing Details
- Number of test cases: <!-- e.g., 1000 -->
- Pass rate: <!-- e.g., 98.5% -->
- Coverage: <!-- e.g., 95% -->

### Additional Notes
<!-- Any other information you'd like to share about the implementation -->

### Implementation Approach
<!-- Brief description of how you implemented the module -->

### Testing Methodology
<!-- Description of any special test cases or verification approaches -->