$date
	Sun May 18 15:53:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module uut $end
$var wire 1 $ D $end
$var wire 1 # clk $end
$var wire 1 ! q_bar $end
$var reg 1 " q $end
$var reg 1 % r $end
$var reg 1 & s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
x%
1$
0#
x"
x!
$end
#5
0!
1"
0%
1&
1#
#10
0#
0$
#15
1!
0"
1%
0&
1#
#20
0#
1$
#25
0!
1"
0%
1&
1#
#30
0#
#35
1#
#40
0#
0$
#45
1!
0"
1%
0&
1#
#50
0#
1$
#55
0!
1"
0%
1&
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
