INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sim_1/new/bram_write_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_write_TB
