[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ALUType.AluOP",
    "definition":{
      "ORN":4,
      "SH1ADD":0,
      "CLZ":6,
      "XOR":5,
      "ANDN":3,
      "SH3ADD":2,
      "SH2ADD":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"PExtALU.PExtALU.io_ALU_SEL",
    "enumTypeName":"ALUType.AluOP"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ExtensionType.Extension",
    "definition":{
      "Zba":0,
      "Zbb":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"PExtALU.PExtALU.io_EXT_SEL",
    "enumTypeName":"ExtensionType.Extension"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  }
]