#RELOJ

NET "CLK" LOC = "M6"; #Se人l de reloj del sistema

#ENTRADA PLACA

NET "SIN" LOC = "B2";#Corresponde con la entrada 1 de la FPGA
							#GND siempre se encuentra en la entrada 25

#DISPLAY DE 7 SEGMENTOS

NET "SEG7<0>" LOC = "L14"; #Segmento a
NET "SEG7<1>" LOC = "H12"; #Segmento b
NET "SEG7<2>" LOC = "N14"; #Segmento c
NET "SEG7<3>" LOC = "N11"; #Segmento d
NET "SEG7<4>" LOC = "P12"; #Segmento e
NET "SEG7<5>" LOC = "L13"; #Segmento f
NET "SEG7<6>" LOC = "M12"; #Segmento g


# SE헤LES DE ACTIVACI흁 DE LOS DISPLAYS

NET "AN<3>" LOC = "K14"; # SE헤L = AN3
NET "AN<2>" LOC = "M13"; # SE헤L = AN2
NET "AN<1>" LOC = "J12"; # SE헤L = AN1
NET "AN<0>" LOC = "F12"; # SE헤L = AN0