# compile vhdl design source files
vhdl xil_defaultlib  "../../../axiCrossBar.ip_user_files/bd/design_1/ipshared/47ff/hdl/myipAxi4_v1_0_M00_AXI.vhd"
vhdl xil_defaultlib  "../../../axiCrossBar.ip_user_files/bd/design_1/ipshared/47ff/hdl/myipAxi4_v1_0.vhd"
vhdl xil_defaultlib  "../../../axiCrossBar.ip_user_files/bd/design_1/ip/design_1_myipAxi4_0_1/sim/design_1_myipAxi4_0_1.vhd"
vhdl xil_defaultlib  "../../../axiCrossBar.ip_user_files/bd/design_1/ip/design_1_myipAxi4_1_0/sim/design_1_myipAxi4_1_0.vhd"
vhdl xil_defaultlib  "../../../axiCrossBar.ip_user_files/bd/design_1/ip/design_1_myipAxi4_2_0/sim/design_1_myipAxi4_2_0.vhd"
vhdl xil_defaultlib  "../../../axiCrossBar.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_3/sim/design_1_axi_bram_ctrl_0_3.vhd"
vhdl xil_defaultlib  "../../../axiCrossBar.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd"
vhdl xil_defaultlib  "../../../axiCrossBar.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_1_1/sim/design_1_axi_bram_ctrl_1_1.vhd"
vhdl xil_defaultlib  "../../../axiCrossBar.ip_user_files/bd/design_1/hdl/design_1.vhd"
vhdl xil_defaultlib  "../../../axiCrossBar.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd"
vhdl xil_defaultlib  "../../../axiCrossBar.srcs/sim_1/new/design_tb.vhd"

# Do not sort compile order
nosort
