--
-- VHDL Test Bench CAD_lib.lab8_writeback_tb.lab8_writeback_tester
--
-- Created:
--          by - W.UNKNOWN (DESKTOP-86TQKQ1)
--          at - 21:18:34 04/ 4/2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2018.2 (Build 19)
--
LIBRARY CAD_lib;
USE CAD_lib.RV32I.ALL;
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;


ENTITY lab8_writeback_tb IS
END lab8_writeback_tb;


LIBRARY CAD_lib;
USE CAD_lib.ALL;


ARCHITECTURE rtl OF lab8_writeback_tb IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL Data     : std_ulogic_vector(31 DOWNTO 0);
   SIGNAL Rd_in    : std_ulogic_vector(4 DOWNTO 0);
   SIGNAL FunC     : RV32I_Op;
   SIGNAL clk      : std_ulogic;
   SIGNAL Rd_out   : std_ulogic_vector(4 DOWNTO 0);
   SIGNAL Data_out : std_ulogic_vector(31 DOWNTO 0);
   SIGNAL w        : std_ulogic;


   -- Component declarations
   COMPONENT lab8_writeback
      PORT (
         Data     : IN     std_ulogic_vector(31 DOWNTO 0);
         Rd_in    : IN     std_ulogic_vector(4 DOWNTO 0);
         FunC     : IN     RV32I_Op;
         clk      : IN     std_ulogic;
         Rd_out   : OUT    std_ulogic_vector(4 DOWNTO 0);
         Data_out : OUT    std_ulogic_vector(31 DOWNTO 0);
         w        : OUT    std_ulogic
      );
   END COMPONENT;

   -- embedded configurations
   -- pragma synthesis_off
   FOR U_0 : lab8_writeback USE ENTITY CAD_lib.lab8_writeback;
   -- pragma synthesis_on

BEGIN

         U_0 : lab8_writeback
            PORT MAP (
               Data     => Data,
               Rd_in    => Rd_in,
               FunC     => FunC,
               clk      => clk,
               Rd_out   => Rd_out,
               Data_out => Data_out,
               w        => w
            );

process
begin
  Data  <=x"00000003";             
  Rd_in  <="00010";          
  FunC <=LB;  
  clk <= '0'; wait for 100ns;
  clk <= '1'; wait for 100ns;
  
  FunC <=NOP;  
  clk <= '0'; wait for 100ns;
  clk <= '1'; wait for 100ns;
  
  FunC <=ADDI;  
  clk <= '0'; wait for 100ns;
  clk <= '1'; wait for 100ns;
  wait;end process;
END rtl;