// Seed: 3655419243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.type_5 = 0;
  wire id_16;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    input supply0 void id_5,
    input wire id_6,
    output wor id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wand id_10,
    input supply1 id_11,
    output tri1 id_12,
    input wor id_13,
    input supply1 id_14,
    input supply0 id_15,
    input tri0 id_16,
    output supply1 id_17
);
  wire id_19;
  id_20 :
  assert property (@(posedge -1'b0, posedge id_8) id_13)
    @(id_5)
      @(-1 or posedge id_15)
      `define pp_21 0
  wire id_22;
  module_0 modCall_1 (
      id_22,
      id_19,
      id_19,
      id_19,
      id_22,
      id_19,
      id_22,
      id_19,
      id_19,
      id_22,
      id_19,
      id_22,
      id_19,
      id_22,
      id_19
  );
  wire id_23, id_24;
endmodule
