base,VAR_0
readl,FUNC_0
to_clk_gate,FUNC_1
to_stm32f4_pll,FUNC_2
stm32f4_pll_recalc,FUNC_3
hw,VAR_1
parent_rate,VAR_2
gate,VAR_3
pll,VAR_4
n,VAR_5
