GAS LISTING /tmp/ccS4paA3.s 			page 1


   1              		.file	"gd32vf103_usart.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.usart_deinit,"ax",@progbits
  10              		.align	1
  11              		.globl	usart_deinit
  13              	usart_deinit:
  14              	.LFB2:
  15              		.file 1 "../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c"
   1:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
   2:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \file    gd32vf103_usart.c
   3:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief   USART driver
   4:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
   5:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \version 2019-6-5, V1.0.0, firmware for GD32VF103
   6:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
   7:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
   8:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*
   9:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     Copyright (c) 2019, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
  11:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     Redistribution and use in source and binary forms, with or without modification,
  12:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
  14:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     1. Redistributions of source code must retain the above copyright notice, this
  15:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  17:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****        this list of conditions and the following disclaimer in the documentation
  18:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  20:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****        may be used to endorse or promote products derived from this software without
  21:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****        specific prior written permission.
  22:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
  23:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  26:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  27:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  28:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  29:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  30:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  31:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  32:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
  34:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
  35:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** #include "gd32vf103_usart.h"
  36:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
  37:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
  38:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      reset USART/UART 
  39:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
  40:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
  41:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
  42:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
  43:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_deinit(uint32_t usart_periph)
GAS LISTING /tmp/ccS4paA3.s 			page 2


  44:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
  16              		.loc 1 44 1
  17              		.cfi_startproc
  18              	.LVL0:
  45:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     switch(usart_periph){
  19              		.loc 1 45 5
  44:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     switch(usart_periph){
  20              		.loc 1 44 1 is_stmt 0
  21 0000 4111     		addi	sp,sp,-16
  22              	.LCFI0:
  23              		.cfi_def_cfa_offset 16
  24              		.loc 1 45 5
  25 0002 B7570040 		li	a5,1073762304
  44:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     switch(usart_periph){
  26              		.loc 1 44 1
  27 0006 06C6     		sw	ra,12(sp)
  28              		.cfi_offset 1, -4
  29              		.loc 1 45 5
  30 0008 138707C0 		addi	a4,a5,-1024
  31 000c 6302E506 		beq	a0,a4,.L2
  32 0010 6378A702 		bleu	a0,a4,.L10
  33 0014 630CF506 		beq	a0,a5,.L7
  34 0018 B7470140 		li	a5,1073823744
  35 001c 93870780 		addi	a5,a5,-2048
  36 0020 6314F508 		bne	a0,a5,.L1
  46:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART0:
  47:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         /* reset USART0 */
  48:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_enable(RCU_USART0RST);
  37              		.loc 1 48 9 is_stmt 1
  38 0024 1305E030 		li	a0,782
  39              	.LVL1:
  40 0028 97000000 		call	rcu_periph_reset_enable
  40      E7800000 
  41              	.LVL2:
  49:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
  42              		.loc 1 49 9
  50:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  51:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART1:
  52:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         /* reset USART1 */
  53:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_enable(RCU_USART1RST);
  54:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  56:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART2:
  57:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         /* reset USART2 */
  58:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_enable(RCU_USART2RST);
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  60:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  61:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case UART3:
  62:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         /* reset UART3 */
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_enable(RCU_UART3RST);
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
  65:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  66:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case UART4:
  67:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         /* reset UART4 */
  68:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_enable(RCU_UART4RST);
  69:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
  70:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
GAS LISTING /tmp/ccS4paA3.s 			page 3


  71:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     default:
  72:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  73:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     }
  74:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
  43              		.loc 1 74 1 is_stmt 0
  44 0030 B240     		lw	ra,12(sp)
  45              		.cfi_remember_state
  46              		.cfi_restore 1
  49:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
  47              		.loc 1 49 9
  48 0032 1305E030 		li	a0,782
  49              		.loc 1 74 1
  50 0036 4101     		addi	sp,sp,16
  51              	.LCFI1:
  52              		.cfi_def_cfa_offset 0
  49:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
  53              		.loc 1 49 9
  54 0038 17030000 		tail	rcu_periph_reset_disable
  54      67000300 
  55              	.LVL3:
  56              	.L10:
  57              	.LCFI2:
  58              		.cfi_restore_state
  45:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART0:
  59              		.loc 1 45 5
  60 0040 37470040 		li	a4,1073758208
  61 0044 13070740 		addi	a4,a4,1024
  62 0048 6303E506 		beq	a0,a4,.L4
  63 004c 93870780 		addi	a5,a5,-2048
  64 0050 631CF504 		bne	a0,a5,.L1
  58:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  65              		.loc 1 58 9 is_stmt 1
  66 0054 13052041 		li	a0,1042
  67              	.LVL4:
  68 0058 97000000 		call	rcu_periph_reset_enable
  68      E7800000 
  69              	.LVL5:
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  70              		.loc 1 59 9
  71              		.loc 1 74 1 is_stmt 0
  72 0060 B240     		lw	ra,12(sp)
  73              		.cfi_remember_state
  74              		.cfi_restore 1
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  75              		.loc 1 59 9
  76 0062 13052041 		li	a0,1042
  77              		.loc 1 74 1
  78 0066 4101     		addi	sp,sp,16
  79              	.LCFI3:
  80              		.cfi_def_cfa_offset 0
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  81              		.loc 1 59 9
  82 0068 17030000 		tail	rcu_periph_reset_disable
  82      67000300 
  83              	.LVL6:
  84              	.L2:
  85              	.LCFI4:
GAS LISTING /tmp/ccS4paA3.s 			page 4


  86              		.cfi_restore_state
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
  87              		.loc 1 63 9 is_stmt 1
  88 0070 13053041 		li	a0,1043
  89              	.LVL7:
  90 0074 97000000 		call	rcu_periph_reset_enable
  90      E7800000 
  91              	.LVL8:
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  92              		.loc 1 64 9
  93              		.loc 1 74 1 is_stmt 0
  94 007c B240     		lw	ra,12(sp)
  95              		.cfi_remember_state
  96              		.cfi_restore 1
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  97              		.loc 1 64 9
  98 007e 13053041 		li	a0,1043
  99              		.loc 1 74 1
 100 0082 4101     		addi	sp,sp,16
 101              	.LCFI5:
 102              		.cfi_def_cfa_offset 0
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 103              		.loc 1 64 9
 104 0084 17030000 		tail	rcu_periph_reset_disable
 104      67000300 
 105              	.LVL9:
 106              	.L7:
 107              	.LCFI6:
 108              		.cfi_restore_state
  68:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
 109              		.loc 1 68 9 is_stmt 1
 110 008c 13054041 		li	a0,1044
 111              	.LVL10:
 112 0090 97000000 		call	rcu_periph_reset_enable
 112      E7800000 
 113              	.LVL11:
  69:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 114              		.loc 1 69 9
 115              		.loc 1 74 1 is_stmt 0
 116 0098 B240     		lw	ra,12(sp)
 117              		.cfi_remember_state
 118              		.cfi_restore 1
  69:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 119              		.loc 1 69 9
 120 009a 13054041 		li	a0,1044
 121              		.loc 1 74 1
 122 009e 4101     		addi	sp,sp,16
 123              	.LCFI7:
 124              		.cfi_def_cfa_offset 0
  69:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 125              		.loc 1 69 9
 126 00a0 17030000 		tail	rcu_periph_reset_disable
 126      67000300 
 127              	.LVL12:
 128              	.L1:
 129              	.LCFI8:
 130              		.cfi_restore_state
GAS LISTING /tmp/ccS4paA3.s 			page 5


 131              		.loc 1 74 1
 132 00a8 B240     		lw	ra,12(sp)
 133              		.cfi_remember_state
 134              		.cfi_restore 1
 135 00aa 4101     		addi	sp,sp,16
 136              	.LCFI9:
 137              		.cfi_def_cfa_offset 0
 138 00ac 8280     		jr	ra
 139              	.L4:
 140              	.LCFI10:
 141              		.cfi_restore_state
  53:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
 142              		.loc 1 53 9 is_stmt 1
 143 00ae 13051041 		li	a0,1041
 144              	.LVL13:
 145 00b2 97000000 		call	rcu_periph_reset_enable
 145      E7800000 
 146              	.LVL14:
  54:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 147              		.loc 1 54 9
 148              		.loc 1 74 1 is_stmt 0
 149 00ba B240     		lw	ra,12(sp)
 150              		.cfi_restore 1
  54:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 151              		.loc 1 54 9
 152 00bc 13051041 		li	a0,1041
 153              		.loc 1 74 1
 154 00c0 4101     		addi	sp,sp,16
 155              	.LCFI11:
 156              		.cfi_def_cfa_offset 0
  54:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 157              		.loc 1 54 9
 158 00c2 17030000 		tail	rcu_periph_reset_disable
 158      67000300 
 159              	.LVL15:
 160              		.cfi_endproc
 161              	.LFE2:
 163              		.section	.text.usart_baudrate_set,"ax",@progbits
 164              		.align	1
 165              		.globl	usart_baudrate_set
 167              	usart_baudrate_set:
 168              	.LFB3:
  75:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
  76:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
  77:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure USART baud rate value
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
  79:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  baudval: baud rate value
  80:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
  81:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
  82:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */ 
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_baudrate_set(uint32_t usart_periph, uint32_t baudval)
  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 169              		.loc 1 84 1 is_stmt 1
 170              		.cfi_startproc
 171              	.LVL16:
  85:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t uclk=0U, intdiv=0U, fradiv=0U, udiv=0U;
 172              		.loc 1 85 5
GAS LISTING /tmp/ccS4paA3.s 			page 6


  86:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     switch(usart_periph){
 173              		.loc 1 86 5
  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t uclk=0U, intdiv=0U, fradiv=0U, udiv=0U;
 174              		.loc 1 84 1 is_stmt 0
 175 0000 4111     		addi	sp,sp,-16
 176              	.LCFI12:
 177              		.cfi_def_cfa_offset 16
 178              		.loc 1 86 5
 179 0002 B7570040 		li	a5,1073762304
  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t uclk=0U, intdiv=0U, fradiv=0U, udiv=0U;
 180              		.loc 1 84 1
 181 0006 22C4     		sw	s0,8(sp)
 182 0008 26C2     		sw	s1,4(sp)
 183 000a 06C6     		sw	ra,12(sp)
 184              		.cfi_offset 8, -8
 185              		.cfi_offset 9, -12
 186              		.cfi_offset 1, -4
 187              		.loc 1 86 5
 188 000c 138707C0 		addi	a4,a5,-1024
  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t uclk=0U, intdiv=0U, fradiv=0U, udiv=0U;
 189              		.loc 1 84 1
 190 0010 2A84     		mv	s0,a0
 191 0012 AE84     		mv	s1,a1
 192              		.loc 1 86 5
 193 0014 6308E504 		beq	a0,a4,.L12
 194 0018 637CA702 		bleu	a0,a4,.L20
 195 001c 6304F504 		beq	a0,a5,.L12
 196 0020 B7470140 		li	a5,1073823744
 197 0024 93870780 		addi	a5,a5,-2048
 198 0028 631CF502 		bne	a0,a5,.L15
  87:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get clock frequency */
  88:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART0:
  89:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get USART0 clock */
  90:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          uclk=rcu_clock_freq_get(CK_APB2);
 199              		.loc 1 90 10 is_stmt 1
 200              		.loc 1 90 15 is_stmt 0
 201 002c 0D45     		li	a0,3
 202              	.LVL17:
 203 002e 97000000 		call	rcu_clock_freq_get
 203      E7800000 
 204              	.LVL18:
  91:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
 205              		.loc 1 91 10 is_stmt 1
 206              	.L14:
  92:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART1:
  93:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get USART1 clock */
  94:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          uclk=rcu_clock_freq_get(CK_APB1);
  95:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
  96:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART2:
  97:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get USART2 clock */
  98:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          uclk=rcu_clock_freq_get(CK_APB1);
  99:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
 100:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case UART3:
 101:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get UART3 clock */
 102:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          uclk=rcu_clock_freq_get(CK_APB1);
 103:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
 104:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case UART4:
GAS LISTING /tmp/ccS4paA3.s 			page 7


 105:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get UART4 clock */
 106:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          uclk=rcu_clock_freq_get(CK_APB1);
 107:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;  
 108:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     default:
 109:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
 110:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     }
 111:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* oversampling by 16, configure the value of USART_BAUD */
 112:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     udiv = (uclk+baudval/2U)/baudval;
 207              		.loc 1 112 5
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     intdiv = udiv & (0x0000fff0U);
 208              		.loc 1 113 5
 114:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     fradiv = udiv & (0x0000000fU);
 209              		.loc 1 114 5
 115:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 210              		.loc 1 115 5
 112:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     intdiv = udiv & (0x0000fff0U);
 211              		.loc 1 112 25 is_stmt 0
 212 0036 93D71400 		srli	a5,s1,1
 112:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     intdiv = udiv & (0x0000fff0U);
 213              		.loc 1 112 17
 214 003a 3E95     		add	a0,a5,a0
 215              	.LVL19:
 112:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     intdiv = udiv & (0x0000fff0U);
 216              		.loc 1 112 10
 217 003c B3559502 		divu	a1,a0,s1
 218              	.LVL20:
 116:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 219              		.loc 1 116 1
 220 0040 B240     		lw	ra,12(sp)
 221              		.cfi_remember_state
 222              		.cfi_restore 1
 223 0042 9244     		lw	s1,4(sp)
 224              		.cfi_restore 9
 225              	.LVL21:
 115:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 226              		.loc 1 115 83
 227 0044 C205     		slli	a1,a1,16
 228              	.LVL22:
 229 0046 C181     		srli	a1,a1,16
 115:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 230              		.loc 1 115 30
 231 0048 0CC4     		sw	a1,8(s0)
 232              		.loc 1 116 1
 233 004a 2244     		lw	s0,8(sp)
 234              		.cfi_restore 8
 235              	.LVL23:
 236 004c 4101     		addi	sp,sp,16
 237              	.LCFI13:
 238              		.cfi_def_cfa_offset 0
 239 004e 8280     		jr	ra
 240              	.LVL24:
 241              	.L20:
 242              	.LCFI14:
 243              		.cfi_restore_state
  86:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get clock frequency */
 244              		.loc 1 86 5
 245 0050 B7C7FFBF 		li	a5,-1073758208
GAS LISTING /tmp/ccS4paA3.s 			page 8


 246 0054 938707C0 		addi	a5,a5,-1024
 247 0058 AA97     		add	a5,a0,a5
 248 005a 93F7F7BF 		andi	a5,a5,-1025
 249 005e 99C3     		beq	a5,zero,.L12
 250              	.L15:
 251 0060 0145     		li	a0,0
 252 0062 D1BF     		j	.L14
 253              	.L12:
  94:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
 254              		.loc 1 94 10 is_stmt 1
  94:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
 255              		.loc 1 94 15 is_stmt 0
 256 0064 0945     		li	a0,2
 257 0066 97000000 		call	rcu_clock_freq_get
 257      E7800000 
 258              	.LVL25:
  95:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART2:
 259              		.loc 1 95 10 is_stmt 1
 260 006e E1B7     		j	.L14
 261              		.cfi_endproc
 262              	.LFE3:
 264              		.section	.text.usart_parity_config,"ax",@progbits
 265              		.align	1
 266              		.globl	usart_parity_config
 268              	usart_parity_config:
 269              	.LFB4:
 117:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 118:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief     configure USART parity
 120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 121:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] paritycfg: configure USART parity
 122:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                only one parameter can be selected which is shown as below:
 123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_PM_NONE: no parity
 124:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_PM_ODD:  odd parity
 125:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_PM_EVEN: even parity 
 126:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_parity_config(uint32_t usart_periph, uint32_t paritycfg)
 130:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 270              		.loc 1 130 1
 271              		.cfi_startproc
 272              	.LVL26:
 131:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* clear USART_CTL0 PM,PCEN bits */
 132:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_PM | USART_CTL0_PCEN);
 273              		.loc 1 132 5
 274              		.loc 1 132 30 is_stmt 0
 275 0000 5845     		lw	a4,12(a0)
 276 0002 1377F79F 		andi	a4,a4,-1537
 277 0006 58C5     		sw	a4,12(a0)
 133:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure USART parity mode */
 134:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) |= paritycfg ;
 278              		.loc 1 134 5 is_stmt 1
 279              		.loc 1 134 30 is_stmt 0
 280 0008 5C45     		lw	a5,12(a0)
 281 000a CD8F     		or	a5,a5,a1
 282 000c 5CC5     		sw	a5,12(a0)
GAS LISTING /tmp/ccS4paA3.s 			page 9


 135:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 283              		.loc 1 135 1
 284 000e 8280     		ret
 285              		.cfi_endproc
 286              	.LFE4:
 288              		.section	.text.usart_word_length_set,"ax",@progbits
 289              		.align	1
 290              		.globl	usart_word_length_set
 292              	usart_word_length_set:
 293              	.LFB5:
 136:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 137:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 138:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief     configure USART word length
 139:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 140:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] wlen: USART word length configure
 141:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                only one parameter can be selected which is shown as below:
 142:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_WL_8BIT: 8 bits
 143:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_WL_9BIT: 9 bits
 144:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 145:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 146:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 147:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_word_length_set(uint32_t usart_periph, uint32_t wlen)
 148:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 294              		.loc 1 148 1 is_stmt 1
 295              		.cfi_startproc
 296              	.LVL27:
 149:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* clear USART_CTL0 WL bit */
 150:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) &= ~USART_CTL0_WL;
 297              		.loc 1 150 5
 298              		.loc 1 150 30 is_stmt 0
 299 0000 5C45     		lw	a5,12(a0)
 300 0002 7D77     		li	a4,-4096
 301 0004 7D17     		addi	a4,a4,-1
 302 0006 F98F     		and	a5,a5,a4
 303 0008 5CC5     		sw	a5,12(a0)
 151:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure USART word length */
 152:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) |= wlen;
 304              		.loc 1 152 5 is_stmt 1
 305              		.loc 1 152 30 is_stmt 0
 306 000a 5C45     		lw	a5,12(a0)
 307 000c CD8F     		or	a5,a5,a1
 308 000e 5CC5     		sw	a5,12(a0)
 153:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 309              		.loc 1 153 1
 310 0010 8280     		ret
 311              		.cfi_endproc
 312              	.LFE5:
 314              		.section	.text.usart_stop_bit_set,"ax",@progbits
 315              		.align	1
 316              		.globl	usart_stop_bit_set
 318              	usart_stop_bit_set:
 319              	.LFB6:
 154:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 155:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 156:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief     configure USART stop bit length
 157:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 158:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] stblen: USART stop bit configure
GAS LISTING /tmp/ccS4paA3.s 			page 10


 159:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                only one parameter can be selected which is shown as below:
 160:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_STB_1BIT:   1 bit
 161:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_STB_0_5BIT: 0.5 bit, not available for UARTx(x=3,4)
 162:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_STB_2BIT:   2 bits
 163:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_STB_1_5BIT: 1.5 bits, not available for UARTx(x=3,4)
 164:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 165:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 167:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_stop_bit_set(uint32_t usart_periph, uint32_t stblen)
 168:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 320              		.loc 1 168 1 is_stmt 1
 321              		.cfi_startproc
 322              	.LVL28:
 169:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* clear USART_CTL1 STB bits */
 170:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~USART_CTL1_STB; 
 323              		.loc 1 170 5
 324              		.loc 1 170 30 is_stmt 0
 325 0000 1C49     		lw	a5,16(a0)
 326 0002 7577     		li	a4,-12288
 327 0004 7D17     		addi	a4,a4,-1
 328 0006 F98F     		and	a5,a5,a4
 329 0008 1CC9     		sw	a5,16(a0)
 171:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure USART stop bits */
 172:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) |= stblen;
 330              		.loc 1 172 5 is_stmt 1
 331              		.loc 1 172 30 is_stmt 0
 332 000a 1C49     		lw	a5,16(a0)
 333 000c CD8F     		or	a5,a5,a1
 334 000e 1CC9     		sw	a5,16(a0)
 173:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 335              		.loc 1 173 1
 336 0010 8280     		ret
 337              		.cfi_endproc
 338              	.LFE6:
 340              		.section	.text.usart_enable,"ax",@progbits
 341              		.align	1
 342              		.globl	usart_enable
 344              	usart_enable:
 345              	.LFB7:
 174:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 175:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 176:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable USART
 177:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 178:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 179:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 180:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 181:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_enable(uint32_t usart_periph)
 182:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 346              		.loc 1 182 1 is_stmt 1
 347              		.cfi_startproc
 348              	.LVL29:
 183:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_UEN;
 349              		.loc 1 183 5
 350              		.loc 1 183 30 is_stmt 0
 351 0000 5C45     		lw	a5,12(a0)
 352 0002 0967     		li	a4,8192
 353 0004 D98F     		or	a5,a5,a4
GAS LISTING /tmp/ccS4paA3.s 			page 11


 354 0006 5CC5     		sw	a5,12(a0)
 184:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 355              		.loc 1 184 1
 356 0008 8280     		ret
 357              		.cfi_endproc
 358              	.LFE7:
 360              		.section	.text.usart_disable,"ax",@progbits
 361              		.align	1
 362              		.globl	usart_disable
 364              	usart_disable:
 365              	.LFB8:
 185:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 186:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 187:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief     disable USART
 188:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 189:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 190:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 191:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 192:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_disable(uint32_t usart_periph)
 193:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 366              		.loc 1 193 1 is_stmt 1
 367              		.cfi_startproc
 368              	.LVL30:
 194:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 369              		.loc 1 194 5
 370              		.loc 1 194 30 is_stmt 0
 371 0000 5C45     		lw	a5,12(a0)
 372 0002 7977     		li	a4,-8192
 373 0004 7D17     		addi	a4,a4,-1
 374 0006 F98F     		and	a5,a5,a4
 375 0008 5CC5     		sw	a5,12(a0)
 195:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 376              		.loc 1 195 1
 377 000a 8280     		ret
 378              		.cfi_endproc
 379              	.LFE8:
 381              		.section	.text.usart_transmit_config,"ax",@progbits
 382              		.align	1
 383              		.globl	usart_transmit_config
 385              	usart_transmit_config:
 386              	.LFB9:
 196:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 197:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 198:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure USART transmitter
 199:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 200:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  txconfig: enable or disable USART transmitter
 201:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 202:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_TRANSMIT_ENABLE: enable USART transmission
 203:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_TRANSMIT_DISABLE: disable USART transmission
 204:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 205:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 206:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 207:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_transmit_config(uint32_t usart_periph, uint32_t txconfig)
 208:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 387              		.loc 1 208 1 is_stmt 1
 388              		.cfi_startproc
 389              	.LVL31:
GAS LISTING /tmp/ccS4paA3.s 			page 12


 209:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 390              		.loc 1 209 5
 210:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 211:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL0(usart_periph);
 391              		.loc 1 211 5
 392              		.loc 1 211 9 is_stmt 0
 393 0000 5C45     		lw	a5,12(a0)
 394              	.LVL32:
 212:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~USART_CTL0_TEN;
 395              		.loc 1 212 5 is_stmt 1
 396              		.loc 1 212 9 is_stmt 0
 397 0002 DD9B     		andi	a5,a5,-9
 398              	.LVL33:
 213:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= txconfig;
 399              		.loc 1 213 5 is_stmt 1
 400              		.loc 1 213 9 is_stmt 0
 401 0004 CD8F     		or	a5,a5,a1
 402              	.LVL34:
 214:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure transfer mode */
 215:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) = ctl;
 403              		.loc 1 215 5 is_stmt 1
 404              		.loc 1 215 30 is_stmt 0
 405 0006 5CC5     		sw	a5,12(a0)
 216:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 406              		.loc 1 216 1
 407 0008 8280     		ret
 408              		.cfi_endproc
 409              	.LFE9:
 411              		.section	.text.usart_receive_config,"ax",@progbits
 412              		.align	1
 413              		.globl	usart_receive_config
 415              	usart_receive_config:
 416              	.LFB10:
 217:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 218:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 219:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure USART receiver
 220:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 221:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  rxconfig: enable or disable USART receiver
 222:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 223:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_RECEIVE_ENABLE: enable USART reception
 224:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_RECEIVE_DISABLE: disable USART reception
 225:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 226:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 227:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 228:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_receive_config(uint32_t usart_periph, uint32_t rxconfig)
 229:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 417              		.loc 1 229 1 is_stmt 1
 418              		.cfi_startproc
 419              	.LVL35:
 230:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 420              		.loc 1 230 5
 231:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 232:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL0(usart_periph);
 421              		.loc 1 232 5
 422              		.loc 1 232 9 is_stmt 0
 423 0000 5C45     		lw	a5,12(a0)
 424              	.LVL36:
GAS LISTING /tmp/ccS4paA3.s 			page 13


 233:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~USART_CTL0_REN;
 425              		.loc 1 233 5 is_stmt 1
 426              		.loc 1 233 9 is_stmt 0
 427 0002 ED9B     		andi	a5,a5,-5
 428              	.LVL37:
 234:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= rxconfig;
 429              		.loc 1 234 5 is_stmt 1
 430              		.loc 1 234 9 is_stmt 0
 431 0004 CD8F     		or	a5,a5,a1
 432              	.LVL38:
 235:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure receiver mode */
 236:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) = ctl;
 433              		.loc 1 236 5 is_stmt 1
 434              		.loc 1 236 30 is_stmt 0
 435 0006 5CC5     		sw	a5,12(a0)
 237:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 436              		.loc 1 237 1
 437 0008 8280     		ret
 438              		.cfi_endproc
 439              	.LFE10:
 441              		.section	.text.usart_data_transmit,"ax",@progbits
 442              		.align	1
 443              		.globl	usart_data_transmit
 445              	usart_data_transmit:
 446              	.LFB11:
 238:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 239:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 240:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      USART transmit data function
 241:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 242:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  data: data of transmission 
 243:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 244:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 245:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 246:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_data_transmit(uint32_t usart_periph, uint32_t data)
 247:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 447              		.loc 1 247 1 is_stmt 1
 448              		.cfi_startproc
 449              	.LVL39:
 248:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_DATA(usart_periph) = USART_DATA_DATA & data;
 450              		.loc 1 248 5
 451              		.loc 1 248 48 is_stmt 0
 452 0000 93F5F51F 		andi	a1,a1,511
 453              	.LVL40:
 454              		.loc 1 248 30
 455 0004 4CC1     		sw	a1,4(a0)
 249:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 456              		.loc 1 249 1
 457 0006 8280     		ret
 458              		.cfi_endproc
 459              	.LFE11:
 461              		.section	.text.usart_data_receive,"ax",@progbits
 462              		.align	1
 463              		.globl	usart_data_receive
 465              	usart_data_receive:
 466              	.LFB12:
 250:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
GAS LISTING /tmp/ccS4paA3.s 			page 14


 252:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      USART receive data function
 253:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 254:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 255:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     data of received
 256:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 257:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** uint16_t usart_data_receive(uint32_t usart_periph)
 258:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 467              		.loc 1 258 1 is_stmt 1
 468              		.cfi_startproc
 469              	.LVL41:
 259:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     return (uint16_t)(GET_BITS(USART_DATA(usart_periph), 0U, 8U));
 470              		.loc 1 259 5
 471              		.loc 1 259 23 is_stmt 0
 472 0000 4841     		lw	a0,4(a0)
 473              	.LVL42:
 260:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 474              		.loc 1 260 1
 475 0002 1375F51F 		andi	a0,a0,511
 476 0006 8280     		ret
 477              		.cfi_endproc
 478              	.LFE12:
 480              		.section	.text.usart_address_config,"ax",@progbits
 481              		.align	1
 482              		.globl	usart_address_config
 484              	usart_address_config:
 485              	.LFB13:
 261:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 262:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 263:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure the address of the USART in wake up by address match mode
 264:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 265:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  addr: address of USART/UART
 266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 267:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 268:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 269:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_address_config(uint32_t usart_periph, uint8_t addr)
 270:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 486              		.loc 1 270 1 is_stmt 1
 487              		.cfi_startproc
 488              	.LVL43:
 271:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_ADDR);
 489              		.loc 1 271 5
 490              		.loc 1 271 30 is_stmt 0
 491 0000 1C49     		lw	a5,16(a0)
 272:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_ADDR & addr);
 492              		.loc 1 272 50
 493 0002 BD89     		andi	a1,a1,15
 494              	.LVL44:
 271:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_ADDR);
 495              		.loc 1 271 30
 496 0004 C19B     		andi	a5,a5,-16
 497 0006 1CC9     		sw	a5,16(a0)
 498              		.loc 1 272 5 is_stmt 1
 499              		.loc 1 272 30 is_stmt 0
 500 0008 1C49     		lw	a5,16(a0)
 501 000a DD8D     		or	a1,a1,a5
 502 000c 0CC9     		sw	a1,16(a0)
 273:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
GAS LISTING /tmp/ccS4paA3.s 			page 15


 503              		.loc 1 273 1
 504 000e 8280     		ret
 505              		.cfi_endproc
 506              	.LFE13:
 508              		.section	.text.usart_mute_mode_enable,"ax",@progbits
 509              		.align	1
 510              		.globl	usart_mute_mode_enable
 512              	usart_mute_mode_enable:
 513              	.LFB14:
 274:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 275:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 276:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      receiver in mute mode
 277:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 278:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 279:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 280:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_mute_mode_enable(uint32_t usart_periph)
 282:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 514              		.loc 1 282 1 is_stmt 1
 515              		.cfi_startproc
 516              	.LVL45:
 283:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_RWU;
 517              		.loc 1 283 5
 518              		.loc 1 283 30 is_stmt 0
 519 0000 5C45     		lw	a5,12(a0)
 520 0002 93E72700 		ori	a5,a5,2
 521 0006 5CC5     		sw	a5,12(a0)
 284:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 522              		.loc 1 284 1
 523 0008 8280     		ret
 524              		.cfi_endproc
 525              	.LFE14:
 527              		.section	.text.usart_mute_mode_disable,"ax",@progbits
 528              		.align	1
 529              		.globl	usart_mute_mode_disable
 531              	usart_mute_mode_disable:
 532              	.LFB15:
 285:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 286:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 287:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      receiver in active mode
 288:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 289:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 290:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 291:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 292:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_mute_mode_disable(uint32_t usart_periph)
 293:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 533              		.loc 1 293 1 is_stmt 1
 534              		.cfi_startproc
 535              	.LVL46:
 294:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_RWU);
 536              		.loc 1 294 5
 537              		.loc 1 294 30 is_stmt 0
 538 0000 5C45     		lw	a5,12(a0)
 539 0002 F59B     		andi	a5,a5,-3
 540 0004 5CC5     		sw	a5,12(a0)
 295:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 541              		.loc 1 295 1
GAS LISTING /tmp/ccS4paA3.s 			page 16


 542 0006 8280     		ret
 543              		.cfi_endproc
 544              	.LFE15:
 546              		.section	.text.usart_mute_mode_wakeup_config,"ax",@progbits
 547              		.align	1
 548              		.globl	usart_mute_mode_wakeup_config
 550              	usart_mute_mode_wakeup_config:
 551              	.LFB16:
 296:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 297:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 298:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure wakeup method in mute mode
 299:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 300:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  wmethod: two methods be used to enter or exit the mute mode
 301:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 302:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_WM_IDLE: idle line
 303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_WM_ADDR: address mask
 304:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 305:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 306:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 307:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_mute_mode_wakeup_config(uint32_t usart_periph, uint32_t wmethod)
 308:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 552              		.loc 1 308 1 is_stmt 1
 553              		.cfi_startproc
 554              	.LVL47:
 309:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_WM);
 555              		.loc 1 309 5
 556              		.loc 1 309 30 is_stmt 0
 557 0000 5C45     		lw	a5,12(a0)
 558 0002 7D77     		li	a4,-4096
 559 0004 1307F77F 		addi	a4,a4,2047
 560 0008 F98F     		and	a5,a5,a4
 561 000a 5CC5     		sw	a5,12(a0)
 310:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) |= wmethod;
 562              		.loc 1 310 5 is_stmt 1
 563              		.loc 1 310 30 is_stmt 0
 564 000c 5C45     		lw	a5,12(a0)
 565 000e CD8F     		or	a5,a5,a1
 566 0010 5CC5     		sw	a5,12(a0)
 311:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 567              		.loc 1 311 1
 568 0012 8280     		ret
 569              		.cfi_endproc
 570              	.LFE16:
 572              		.section	.text.usart_lin_mode_enable,"ax",@progbits
 573              		.align	1
 574              		.globl	usart_lin_mode_enable
 576              	usart_lin_mode_enable:
 577              	.LFB17:
 312:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 313:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 314:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable LIN mode
 315:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 316:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 317:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 318:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 319:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_lin_mode_enable(uint32_t usart_periph)
 320:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {   
GAS LISTING /tmp/ccS4paA3.s 			page 17


 578              		.loc 1 320 1 is_stmt 1
 579              		.cfi_startproc
 580              	.LVL48:
 321:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_LMEN;
 581              		.loc 1 321 5
 582              		.loc 1 321 30 is_stmt 0
 583 0000 1C49     		lw	a5,16(a0)
 584 0002 1167     		li	a4,16384
 585 0004 D98F     		or	a5,a5,a4
 586 0006 1CC9     		sw	a5,16(a0)
 322:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 587              		.loc 1 322 1
 588 0008 8280     		ret
 589              		.cfi_endproc
 590              	.LFE17:
 592              		.section	.text.usart_lin_mode_disable,"ax",@progbits
 593              		.align	1
 594              		.globl	usart_lin_mode_disable
 596              	usart_lin_mode_disable:
 597              	.LFB18:
 323:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 324:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 325:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable LIN mode
 326:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 327:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 328:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_lin_mode_disable(uint32_t usart_periph)
 331:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {   
 598              		.loc 1 331 1 is_stmt 1
 599              		.cfi_startproc
 600              	.LVL49:
 332:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LMEN);
 601              		.loc 1 332 5
 602              		.loc 1 332 30 is_stmt 0
 603 0000 1C49     		lw	a5,16(a0)
 604 0002 7177     		li	a4,-16384
 605 0004 7D17     		addi	a4,a4,-1
 606 0006 F98F     		and	a5,a5,a4
 607 0008 1CC9     		sw	a5,16(a0)
 333:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 608              		.loc 1 333 1
 609 000a 8280     		ret
 610              		.cfi_endproc
 611              	.LFE18:
 613              		.section	.text.usart_lin_break_detection_length_config,"ax",@progbits
 614              		.align	1
 615              		.globl	usart_lin_break_detection_length_config
 617              	usart_lin_break_detection_length_config:
 618              	.LFB19:
 334:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 335:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 336:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure lin break frame length
 337:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 338:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  lblen: lin break frame length
 339:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_LBLEN_10B: 10 bits
GAS LISTING /tmp/ccS4paA3.s 			page 18


 341:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_LBLEN_11B: 11 bits
 342:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 343:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 344:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 345:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_lin_break_detection_length_config(uint32_t usart_periph, uint32_t lblen)
 346:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 619              		.loc 1 346 1 is_stmt 1
 620              		.cfi_startproc
 621              	.LVL50:
 347:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LBLEN);
 622              		.loc 1 347 5
 623              		.loc 1 347 30 is_stmt 0
 624 0000 1C49     		lw	a5,16(a0)
 348:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_LBLEN & lblen);
 625              		.loc 1 348 51
 626 0002 93F50502 		andi	a1,a1,32
 627              	.LVL51:
 347:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LBLEN);
 628              		.loc 1 347 30
 629 0006 93F7F7FD 		andi	a5,a5,-33
 630 000a 1CC9     		sw	a5,16(a0)
 631              		.loc 1 348 5 is_stmt 1
 632              		.loc 1 348 30 is_stmt 0
 633 000c 1C49     		lw	a5,16(a0)
 634 000e DD8D     		or	a1,a1,a5
 635 0010 0CC9     		sw	a1,16(a0)
 349:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 636              		.loc 1 349 1
 637 0012 8280     		ret
 638              		.cfi_endproc
 639              	.LFE19:
 641              		.section	.text.usart_send_break,"ax",@progbits
 642              		.align	1
 643              		.globl	usart_send_break
 645              	usart_send_break:
 646              	.LFB20:
 350:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 351:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 352:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      send break frame
 353:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 354:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 355:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 356:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 357:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_send_break(uint32_t usart_periph)
 358:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 647              		.loc 1 358 1 is_stmt 1
 648              		.cfi_startproc
 649              	.LVL52:
 359:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_SBKCMD;
 650              		.loc 1 359 5
 651              		.loc 1 359 30 is_stmt 0
 652 0000 5C45     		lw	a5,12(a0)
 653 0002 93E71700 		ori	a5,a5,1
 654 0006 5CC5     		sw	a5,12(a0)
 360:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 655              		.loc 1 360 1
 656 0008 8280     		ret
GAS LISTING /tmp/ccS4paA3.s 			page 19


 657              		.cfi_endproc
 658              	.LFE20:
 660              		.section	.text.usart_halfduplex_enable,"ax",@progbits
 661              		.align	1
 662              		.globl	usart_halfduplex_enable
 664              	usart_halfduplex_enable:
 665              	.LFB21:
 361:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 362:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 363:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable half duplex mode
 364:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 365:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 366:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 367:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 368:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_halfduplex_enable(uint32_t usart_periph)
 369:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {   
 666              		.loc 1 369 1 is_stmt 1
 667              		.cfi_startproc
 668              	.LVL53:
 370:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_HDEN;
 669              		.loc 1 370 5
 670              		.loc 1 370 30 is_stmt 0
 671 0000 5C49     		lw	a5,20(a0)
 672 0002 93E78700 		ori	a5,a5,8
 673 0006 5CC9     		sw	a5,20(a0)
 371:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 674              		.loc 1 371 1
 675 0008 8280     		ret
 676              		.cfi_endproc
 677              	.LFE21:
 679              		.section	.text.usart_halfduplex_disable,"ax",@progbits
 680              		.align	1
 681              		.globl	usart_halfduplex_disable
 683              	usart_halfduplex_disable:
 684              	.LFB22:
 372:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 373:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 374:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable half duplex mode
 375:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 376:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 377:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 378:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 379:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_halfduplex_disable(uint32_t usart_periph)
 380:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {  
 685              		.loc 1 380 1 is_stmt 1
 686              		.cfi_startproc
 687              	.LVL54:
 381:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN);
 688              		.loc 1 381 5
 689              		.loc 1 381 30 is_stmt 0
 690 0000 5C49     		lw	a5,20(a0)
 691 0002 DD9B     		andi	a5,a5,-9
 692 0004 5CC9     		sw	a5,20(a0)
 382:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 693              		.loc 1 382 1
 694 0006 8280     		ret
 695              		.cfi_endproc
GAS LISTING /tmp/ccS4paA3.s 			page 20


 696              	.LFE22:
 698              		.section	.text.usart_synchronous_clock_enable,"ax",@progbits
 699              		.align	1
 700              		.globl	usart_synchronous_clock_enable
 702              	usart_synchronous_clock_enable:
 703              	.LFB23:
 383:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 384:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 385:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable CK pin in synchronous mode
 386:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 387:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 388:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 389:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 390:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_synchronous_clock_enable(uint32_t usart_periph)
 391:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 704              		.loc 1 391 1 is_stmt 1
 705              		.cfi_startproc
 706              	.LVL55:
 392:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_CKEN;
 707              		.loc 1 392 5
 708              		.loc 1 392 30 is_stmt 0
 709 0000 1C49     		lw	a5,16(a0)
 710 0002 0567     		li	a4,4096
 711 0004 13070780 		addi	a4,a4,-2048
 712 0008 D98F     		or	a5,a5,a4
 713 000a 1CC9     		sw	a5,16(a0)
 393:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 714              		.loc 1 393 1
 715 000c 8280     		ret
 716              		.cfi_endproc
 717              	.LFE23:
 719              		.section	.text.usart_synchronous_clock_disable,"ax",@progbits
 720              		.align	1
 721              		.globl	usart_synchronous_clock_disable
 723              	usart_synchronous_clock_disable:
 724              	.LFB24:
 394:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 395:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 396:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable CK pin in synchronous mode
 397:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 398:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 399:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 400:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 401:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_synchronous_clock_disable(uint32_t usart_periph)
 402:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 725              		.loc 1 402 1 is_stmt 1
 726              		.cfi_startproc
 727              	.LVL56:
 403:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_CKEN);
 728              		.loc 1 403 5
 729              		.loc 1 403 30 is_stmt 0
 730 0000 1C49     		lw	a5,16(a0)
 731 0002 7D77     		li	a4,-4096
 732 0004 1307F77F 		addi	a4,a4,2047
 733 0008 F98F     		and	a5,a5,a4
 734 000a 1CC9     		sw	a5,16(a0)
 404:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
GAS LISTING /tmp/ccS4paA3.s 			page 21


 735              		.loc 1 404 1
 736 000c 8280     		ret
 737              		.cfi_endproc
 738              	.LFE24:
 740              		.section	.text.usart_synchronous_clock_config,"ax",@progbits
 741              		.align	1
 742              		.globl	usart_synchronous_clock_config
 744              	usart_synchronous_clock_config:
 745              	.LFB25:
 405:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 406:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 407:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure USART synchronous mode parameters
 408:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 409:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  clen: CK length
 410:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 411:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CLEN_NONE: there are 7 CK pulses for an 8 bit frame and 8 CK pulses for a 9
 412:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CLEN_EN:   there are 8 CK pulses for an 8 bit frame and 9 CK pulses for a 9
 413:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  cph: clock phase
 414:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 415:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CPH_1CK: first clock transition is the first data capture edge 
 416:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CPH_2CK: second clock transition is the first data capture edge
 417:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  cpl: clock polarity
 418:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 419:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CPL_LOW:  steady low value on CK pin 
 420:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CPL_HIGH: steady high value on CK pin
 421:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 422:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 423:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 424:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_synchronous_clock_config(uint32_t usart_periph, uint32_t clen, uint32_t cph, uint32_t cp
 425:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 746              		.loc 1 425 1 is_stmt 1
 747              		.cfi_startproc
 748              	.LVL57:
 426:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 749              		.loc 1 426 5
 427:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 428:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* read USART_CTL1 register */
 429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL1(usart_periph);
 750              		.loc 1 429 5
 751              		.loc 1 429 9 is_stmt 0
 752 0000 1C49     		lw	a5,16(a0)
 753              	.LVL58:
 430:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~(USART_CTL1_CLEN | USART_CTL1_CPH | USART_CTL1_CPL);
 754              		.loc 1 430 5 is_stmt 1
 431:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* set CK length, CK phase, CK polarity */
 432:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= (USART_CTL1_CLEN & clen) | (USART_CTL1_CPH & cph) | (USART_CTL1_CPL & cpl);
 755              		.loc 1 432 55 is_stmt 0
 756 0002 13760620 		andi	a2,a2,512
 757              	.LVL59:
 758              		.loc 1 432 80
 759 0006 93F60640 		andi	a3,a3,1024
 760              	.LVL60:
 761              		.loc 1 432 62
 762 000a 558E     		or	a2,a2,a3
 763              		.loc 1 432 29
 764 000c 93F50510 		andi	a1,a1,256
 765              	.LVL61:
GAS LISTING /tmp/ccS4paA3.s 			page 22


 430:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~(USART_CTL1_CLEN | USART_CTL1_CPH | USART_CTL1_CPL);
 766              		.loc 1 430 9
 767 0010 93F7F78F 		andi	a5,a5,-1793
 768              	.LVL62:
 769              		.loc 1 432 5 is_stmt 1
 770              		.loc 1 432 62 is_stmt 0
 771 0014 4D8E     		or	a2,a2,a1
 772              		.loc 1 432 9
 773 0016 5D8E     		or	a2,a2,a5
 774              	.LVL63:
 433:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 434:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) = ctl;
 775              		.loc 1 434 5 is_stmt 1
 776              		.loc 1 434 30 is_stmt 0
 777 0018 10C9     		sw	a2,16(a0)
 435:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 778              		.loc 1 435 1
 779 001a 8280     		ret
 780              		.cfi_endproc
 781              	.LFE25:
 783              		.section	.text.usart_guard_time_config,"ax",@progbits
 784              		.align	1
 785              		.globl	usart_guard_time_config
 787              	usart_guard_time_config:
 788              	.LFB26:
 436:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 437:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 438:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure guard time value in smartcard mode
 439:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 440:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  gaut: guard time value
 441:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 442:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 443:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 444:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_guard_time_config(uint32_t usart_periph,uint32_t gaut)
 445:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 789              		.loc 1 445 1 is_stmt 1
 790              		.cfi_startproc
 791              	.LVL64:
 446:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_GUAT);
 792              		.loc 1 446 5
 793              		.loc 1 446 28 is_stmt 0
 794 0000 1C4D     		lw	a5,24(a0)
 795 0002 4177     		li	a4,-65536
 796 0004 1307F70F 		addi	a4,a4,255
 797 0008 F98F     		and	a5,a5,a4
 798 000a 1CCD     		sw	a5,24(a0)
 447:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_GP(usart_periph) |= (USART_GP_GUAT & ((gaut)<<8));
 799              		.loc 1 447 5 is_stmt 1
 800              		.loc 1 447 28 is_stmt 0
 801 000c 184D     		lw	a4,24(a0)
 802              		.loc 1 447 46
 803 000e C167     		li	a5,65536
 804              		.loc 1 447 55
 805 0010 A205     		slli	a1,a1,8
 806              	.LVL65:
 807              		.loc 1 447 46
 808 0012 FD17     		addi	a5,a5,-1
GAS LISTING /tmp/ccS4paA3.s 			page 23


 809 0014 FD8D     		and	a1,a1,a5
 810              		.loc 1 447 28
 811 0016 D98D     		or	a1,a1,a4
 812 0018 0CCD     		sw	a1,24(a0)
 448:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 813              		.loc 1 448 1
 814 001a 8280     		ret
 815              		.cfi_endproc
 816              	.LFE26:
 818              		.section	.text.usart_smartcard_mode_enable,"ax",@progbits
 819              		.align	1
 820              		.globl	usart_smartcard_mode_enable
 822              	usart_smartcard_mode_enable:
 823              	.LFB27:
 449:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 450:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 451:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable smartcard mode
 452:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 453:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 454:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 455:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 456:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_smartcard_mode_enable(uint32_t usart_periph)
 457:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 824              		.loc 1 457 1 is_stmt 1
 825              		.cfi_startproc
 826              	.LVL66:
 458:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_SCEN;
 827              		.loc 1 458 5
 828              		.loc 1 458 30 is_stmt 0
 829 0000 5C49     		lw	a5,20(a0)
 830 0002 93E70702 		ori	a5,a5,32
 831 0006 5CC9     		sw	a5,20(a0)
 459:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 832              		.loc 1 459 1
 833 0008 8280     		ret
 834              		.cfi_endproc
 835              	.LFE27:
 837              		.section	.text.usart_smartcard_mode_disable,"ax",@progbits
 838              		.align	1
 839              		.globl	usart_smartcard_mode_disable
 841              	usart_smartcard_mode_disable:
 842              	.LFB28:
 460:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 461:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 462:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable smartcard mode
 463:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 464:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 465:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 466:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 467:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_smartcard_mode_disable(uint32_t usart_periph)
 468:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 843              		.loc 1 468 1 is_stmt 1
 844              		.cfi_startproc
 845              	.LVL67:
 469:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN);
 846              		.loc 1 469 5
 847              		.loc 1 469 30 is_stmt 0
GAS LISTING /tmp/ccS4paA3.s 			page 24


 848 0000 5C49     		lw	a5,20(a0)
 849 0002 93F7F7FD 		andi	a5,a5,-33
 850 0006 5CC9     		sw	a5,20(a0)
 470:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 851              		.loc 1 470 1
 852 0008 8280     		ret
 853              		.cfi_endproc
 854              	.LFE28:
 856              		.section	.text.usart_smartcard_mode_nack_enable,"ax",@progbits
 857              		.align	1
 858              		.globl	usart_smartcard_mode_nack_enable
 860              	usart_smartcard_mode_nack_enable:
 861              	.LFB29:
 471:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 472:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 473:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable NACK in smartcard mode
 474:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 475:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 476:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 477:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 478:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_smartcard_mode_nack_enable(uint32_t usart_periph)
 479:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 862              		.loc 1 479 1 is_stmt 1
 863              		.cfi_startproc
 864              	.LVL68:
 480:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_NKEN;
 865              		.loc 1 480 5
 866              		.loc 1 480 30 is_stmt 0
 867 0000 5C49     		lw	a5,20(a0)
 868 0002 93E70701 		ori	a5,a5,16
 869 0006 5CC9     		sw	a5,20(a0)
 481:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 870              		.loc 1 481 1
 871 0008 8280     		ret
 872              		.cfi_endproc
 873              	.LFE29:
 875              		.section	.text.usart_smartcard_mode_nack_disable,"ax",@progbits
 876              		.align	1
 877              		.globl	usart_smartcard_mode_nack_disable
 879              	usart_smartcard_mode_nack_disable:
 880              	.LFB30:
 482:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 483:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 484:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable NACK in smartcard mode
 485:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 486:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 487:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 488:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 489:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_smartcard_mode_nack_disable(uint32_t usart_periph)
 490:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 881              		.loc 1 490 1 is_stmt 1
 882              		.cfi_startproc
 883              	.LVL69:
 491:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN);
 884              		.loc 1 491 5
 885              		.loc 1 491 30 is_stmt 0
 886 0000 5C49     		lw	a5,20(a0)
GAS LISTING /tmp/ccS4paA3.s 			page 25


 887 0002 BD9B     		andi	a5,a5,-17
 888 0004 5CC9     		sw	a5,20(a0)
 492:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 889              		.loc 1 492 1
 890 0006 8280     		ret
 891              		.cfi_endproc
 892              	.LFE30:
 894              		.section	.text.usart_irda_mode_enable,"ax",@progbits
 895              		.align	1
 896              		.globl	usart_irda_mode_enable
 898              	usart_irda_mode_enable:
 899              	.LFB31:
 493:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 494:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 495:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable IrDA mode
 496:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 497:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 498:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 499:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 500:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_irda_mode_enable(uint32_t usart_periph)
 501:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 900              		.loc 1 501 1 is_stmt 1
 901              		.cfi_startproc
 902              	.LVL70:
 502:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_IREN;
 903              		.loc 1 502 5
 904              		.loc 1 502 30 is_stmt 0
 905 0000 5C49     		lw	a5,20(a0)
 906 0002 93E72700 		ori	a5,a5,2
 907 0006 5CC9     		sw	a5,20(a0)
 503:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 908              		.loc 1 503 1
 909 0008 8280     		ret
 910              		.cfi_endproc
 911              	.LFE31:
 913              		.section	.text.usart_irda_mode_disable,"ax",@progbits
 914              		.align	1
 915              		.globl	usart_irda_mode_disable
 917              	usart_irda_mode_disable:
 918              	.LFB32:
 504:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 505:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 506:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable IrDA mode
 507:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 508:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 509:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 510:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 511:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_irda_mode_disable(uint32_t usart_periph)
 512:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 919              		.loc 1 512 1 is_stmt 1
 920              		.cfi_startproc
 921              	.LVL71:
 513:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IREN);
 922              		.loc 1 513 5
 923              		.loc 1 513 30 is_stmt 0
 924 0000 5C49     		lw	a5,20(a0)
 925 0002 F59B     		andi	a5,a5,-3
GAS LISTING /tmp/ccS4paA3.s 			page 26


 926 0004 5CC9     		sw	a5,20(a0)
 514:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 927              		.loc 1 514 1
 928 0006 8280     		ret
 929              		.cfi_endproc
 930              	.LFE32:
 932              		.section	.text.usart_prescaler_config,"ax",@progbits
 933              		.align	1
 934              		.globl	usart_prescaler_config
 936              	usart_prescaler_config:
 937              	.LFB33:
 515:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 516:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 517:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure the peripheral clock prescaler in USART IrDA low-power mode
 518:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 519:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  psc: 0x00-0xFF
 520:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 521:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 522:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 523:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_prescaler_config(uint32_t usart_periph, uint8_t psc)
 524:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 938              		.loc 1 524 1 is_stmt 1
 939              		.cfi_startproc
 940              	.LVL72:
 525:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_PSC);
 941              		.loc 1 525 5
 942              		.loc 1 525 28 is_stmt 0
 943 0000 1C4D     		lw	a5,24(a0)
 944 0002 93F707F0 		andi	a5,a5,-256
 945 0006 1CCD     		sw	a5,24(a0)
 526:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_GP(usart_periph) |= psc;
 946              		.loc 1 526 5 is_stmt 1
 947              		.loc 1 526 28 is_stmt 0
 948 0008 1C4D     		lw	a5,24(a0)
 949 000a DD8D     		or	a1,a1,a5
 950              	.LVL73:
 951 000c 0CCD     		sw	a1,24(a0)
 527:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 952              		.loc 1 527 1
 953 000e 8280     		ret
 954              		.cfi_endproc
 955              	.LFE33:
 957              		.section	.text.usart_irda_lowpower_config,"ax",@progbits
 958              		.align	1
 959              		.globl	usart_irda_lowpower_config
 961              	usart_irda_lowpower_config:
 962              	.LFB34:
 528:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 529:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 530:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure IrDA low-power
 531:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 532:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  irlp: IrDA low-power or normal
 533:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 534:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_IRLP_LOW: low-power
 535:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_IRLP_NORMAL: normal
 536:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 537:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
GAS LISTING /tmp/ccS4paA3.s 			page 27


 538:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 539:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_irda_lowpower_config(uint32_t usart_periph, uint32_t irlp)
 540:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 963              		.loc 1 540 1 is_stmt 1
 964              		.cfi_startproc
 965              	.LVL74:
 541:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IRLP);
 966              		.loc 1 541 5
 967              		.loc 1 541 30 is_stmt 0
 968 0000 5C49     		lw	a5,20(a0)
 542:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_IRLP & irlp);
 969              		.loc 1 542 50
 970 0002 9189     		andi	a1,a1,4
 971              	.LVL75:
 541:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IRLP);
 972              		.loc 1 541 30
 973 0004 ED9B     		andi	a5,a5,-5
 974 0006 5CC9     		sw	a5,20(a0)
 975              		.loc 1 542 5 is_stmt 1
 976              		.loc 1 542 30 is_stmt 0
 977 0008 5C49     		lw	a5,20(a0)
 978 000a DD8D     		or	a1,a1,a5
 979 000c 4CC9     		sw	a1,20(a0)
 543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 980              		.loc 1 543 1
 981 000e 8280     		ret
 982              		.cfi_endproc
 983              	.LFE34:
 985              		.section	.text.usart_hardware_flow_rts_config,"ax",@progbits
 986              		.align	1
 987              		.globl	usart_hardware_flow_rts_config
 989              	usart_hardware_flow_rts_config:
 990              	.LFB35:
 544:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 545:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 546:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure hardware flow control RTS
 547:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 548:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  rtsconfig: enable or disable RTS
 549:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 550:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_RTS_ENABLE:  enable RTS
 551:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_RTS_DISABLE: disable RTS
 552:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 553:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 554:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 555:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_hardware_flow_rts_config(uint32_t usart_periph, uint32_t rtsconfig)
 556:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 991              		.loc 1 556 1 is_stmt 1
 992              		.cfi_startproc
 993              	.LVL76:
 557:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 994              		.loc 1 557 5
 558:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 559:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL2(usart_periph);
 995              		.loc 1 559 5
 996              		.loc 1 559 9 is_stmt 0
 997 0000 5C49     		lw	a5,20(a0)
 998              	.LVL77:
GAS LISTING /tmp/ccS4paA3.s 			page 28


 560:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~USART_CTL2_RTSEN;
 999              		.loc 1 560 5 is_stmt 1
 1000              		.loc 1 560 9 is_stmt 0
 1001 0002 93F7F7EF 		andi	a5,a5,-257
 1002              	.LVL78:
 561:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= rtsconfig;
 1003              		.loc 1 561 5 is_stmt 1
 1004              		.loc 1 561 9 is_stmt 0
 1005 0006 CD8F     		or	a5,a5,a1
 1006              	.LVL79:
 562:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure RTS */
 563:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1007              		.loc 1 563 5 is_stmt 1
 1008              		.loc 1 563 30 is_stmt 0
 1009 0008 5CC9     		sw	a5,20(a0)
 564:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1010              		.loc 1 564 1
 1011 000a 8280     		ret
 1012              		.cfi_endproc
 1013              	.LFE35:
 1015              		.section	.text.usart_hardware_flow_cts_config,"ax",@progbits
 1016              		.align	1
 1017              		.globl	usart_hardware_flow_cts_config
 1019              	usart_hardware_flow_cts_config:
 1020              	.LFB36:
 565:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 566:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 567:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure hardware flow control CTS
 568:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 569:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  ctsconfig: enable or disable CTS
 570:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 571:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CTS_ENABLE:  enable CTS
 572:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CTS_DISABLE: disable CTS
 573:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 574:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 575:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 576:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_hardware_flow_cts_config(uint32_t usart_periph, uint32_t ctsconfig)
 577:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1021              		.loc 1 577 1 is_stmt 1
 1022              		.cfi_startproc
 1023              	.LVL80:
 578:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 1024              		.loc 1 578 5
 579:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 580:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL2(usart_periph);
 1025              		.loc 1 580 5
 1026              		.loc 1 580 9 is_stmt 0
 1027 0000 5C49     		lw	a5,20(a0)
 1028              	.LVL81:
 581:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~USART_CTL2_CTSEN;
 1029              		.loc 1 581 5 is_stmt 1
 1030              		.loc 1 581 9 is_stmt 0
 1031 0002 93F7F7DF 		andi	a5,a5,-513
 1032              	.LVL82:
 582:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= ctsconfig;
 1033              		.loc 1 582 5 is_stmt 1
 1034              		.loc 1 582 9 is_stmt 0
GAS LISTING /tmp/ccS4paA3.s 			page 29


 1035 0006 CD8F     		or	a5,a5,a1
 1036              	.LVL83:
 583:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure CTS */
 584:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1037              		.loc 1 584 5 is_stmt 1
 1038              		.loc 1 584 30 is_stmt 0
 1039 0008 5CC9     		sw	a5,20(a0)
 585:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1040              		.loc 1 585 1
 1041 000a 8280     		ret
 1042              		.cfi_endproc
 1043              	.LFE36:
 1045              		.section	.text.usart_dma_receive_config,"ax",@progbits
 1046              		.align	1
 1047              		.globl	usart_dma_receive_config
 1049              	usart_dma_receive_config:
 1050              	.LFB37:
 586:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 587:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 588:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure USART DMA reception
 589:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3)
 590:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  dmacmd: enable or disable DMA for reception
 591:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 592:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_DENR_ENABLE:  DMA enable for reception
 593:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_DENR_DISABLE: DMA disable for reception
 594:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 595:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 596:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 597:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_dma_receive_config(uint32_t usart_periph, uint32_t dmacmd)
 598:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1051              		.loc 1 598 1 is_stmt 1
 1052              		.cfi_startproc
 1053              	.LVL84:
 599:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 1054              		.loc 1 599 5
 600:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 601:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL2(usart_periph);
 1055              		.loc 1 601 5
 1056              		.loc 1 601 9 is_stmt 0
 1057 0000 5C49     		lw	a5,20(a0)
 1058              	.LVL85:
 602:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~USART_CTL2_DENR;
 1059              		.loc 1 602 5 is_stmt 1
 1060              		.loc 1 602 9 is_stmt 0
 1061 0002 93F7F7FB 		andi	a5,a5,-65
 1062              	.LVL86:
 603:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= dmacmd;
 1063              		.loc 1 603 5 is_stmt 1
 1064              		.loc 1 603 9 is_stmt 0
 1065 0006 CD8F     		or	a5,a5,a1
 1066              	.LVL87:
 604:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure DMA reception */
 605:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1067              		.loc 1 605 5 is_stmt 1
 1068              		.loc 1 605 30 is_stmt 0
 1069 0008 5CC9     		sw	a5,20(a0)
 606:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
GAS LISTING /tmp/ccS4paA3.s 			page 30


 1070              		.loc 1 606 1
 1071 000a 8280     		ret
 1072              		.cfi_endproc
 1073              	.LFE37:
 1075              		.section	.text.usart_dma_transmit_config,"ax",@progbits
 1076              		.align	1
 1077              		.globl	usart_dma_transmit_config
 1079              	usart_dma_transmit_config:
 1080              	.LFB38:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 608:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 609:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure USART DMA transmission
 610:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3)
 611:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  dmacmd: enable or disable DMA for transmission
 612:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 613:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_DENT_ENABLE:  DMA enable for transmission
 614:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_DENT_DISABLE: DMA disable for transmission
 615:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 616:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 617:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 618:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_dma_transmit_config(uint32_t usart_periph, uint32_t dmacmd)
 619:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1081              		.loc 1 619 1 is_stmt 1
 1082              		.cfi_startproc
 1083              	.LVL88:
 620:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 1084              		.loc 1 620 5
 621:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 622:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL2(usart_periph);
 1085              		.loc 1 622 5
 1086              		.loc 1 622 9 is_stmt 0
 1087 0000 5C49     		lw	a5,20(a0)
 1088              	.LVL89:
 623:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~USART_CTL2_DENT;
 1089              		.loc 1 623 5 is_stmt 1
 1090              		.loc 1 623 9 is_stmt 0
 1091 0002 93F7F7F7 		andi	a5,a5,-129
 1092              	.LVL90:
 624:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= dmacmd;
 1093              		.loc 1 624 5 is_stmt 1
 1094              		.loc 1 624 9 is_stmt 0
 1095 0006 CD8F     		or	a5,a5,a1
 1096              	.LVL91:
 625:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure DMA transmission */
 626:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1097              		.loc 1 626 5 is_stmt 1
 1098              		.loc 1 626 30 is_stmt 0
 1099 0008 5CC9     		sw	a5,20(a0)
 627:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1100              		.loc 1 627 1
 1101 000a 8280     		ret
 1102              		.cfi_endproc
 1103              	.LFE38:
 1105              		.section	.text.usart_flag_get,"ax",@progbits
 1106              		.align	1
 1107              		.globl	usart_flag_get
 1109              	usart_flag_get:
GAS LISTING /tmp/ccS4paA3.s 			page 31


 1110              	.LFB39:
 628:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 629:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 630:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      get flag in STAT register
 631:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 632:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_CTSF: CTS change flag
 635:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_LBDF: LIN break detected flag 
 636:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_TBE: transmit data buffer empty 
 637:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_TC: transmission complete 
 638:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty 
 639:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_IDLEF: IDLE frame detected flag 
 640:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_ORERR: overrun error 
 641:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_NERR: noise error flag 
 642:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_FERR: frame error flag 
 643:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_PERR: parity error flag 
 644:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 645:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     FlagStatus: SET or RESET
 646:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 647:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)
 648:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1111              		.loc 1 648 1 is_stmt 1
 1112              		.cfi_startproc
 1113              	.LVL92:
 649:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     if(RESET != (USART_REG_VAL(usart_periph, flag) & BIT(USART_BIT_POS(flag)))){
 1114              		.loc 1 649 5
 1115              		.loc 1 649 18 is_stmt 0
 1116 0000 93D76500 		srli	a5,a1,6
 1117 0004 93F7F73F 		andi	a5,a5,1023
 1118 0008 AA97     		add	a5,a5,a0
 1119 000a 8843     		lw	a0,0(a5)
 1120              	.LVL93:
 1121              		.loc 1 649 14
 1122 000c 3355B500 		srl	a0,a0,a1
 650:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         return SET;
 651:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     }else{
 652:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         return RESET;
 653:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     }
 654:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1123              		.loc 1 654 1
 1124 0010 0589     		andi	a0,a0,1
 1125 0012 8280     		ret
 1126              		.cfi_endproc
 1127              	.LFE39:
 1129              		.section	.text.usart_flag_clear,"ax",@progbits
 1130              		.align	1
 1131              		.globl	usart_flag_clear
 1133              	usart_flag_clear:
 1134              	.LFB40:
 655:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 656:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 657:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      clear flag in STAT register
 658:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 659:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 660:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 661:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_CTSF: CTS change flag
GAS LISTING /tmp/ccS4paA3.s 			page 32


 662:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_LBDF: LIN break detected flag
 663:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_TC: transmission complete
 664:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty
 665:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 666:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 667:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 668:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_flag_clear(uint32_t usart_periph, usart_flag_enum flag)
 669:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1135              		.loc 1 669 1 is_stmt 1
 1136              		.cfi_startproc
 1137              	.LVL94:
 670:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_REG_VAL(usart_periph, flag) &= ~BIT(USART_BIT_POS(flag));
 1138              		.loc 1 670 5
 1139              		.loc 1 670 39 is_stmt 0
 1140 0000 13D76500 		srli	a4,a1,6
 1141 0004 1377F73F 		andi	a4,a4,1023
 1142 0008 3A95     		add	a0,a4,a0
 1143              	.LVL95:
 1144 000a 1841     		lw	a4,0(a0)
 1145              		.loc 1 670 43
 1146 000c 8547     		li	a5,1
 1147 000e B397B700 		sll	a5,a5,a1
 1148              		.loc 1 670 42
 1149 0012 93C7F7FF 		not	a5,a5
 1150              		.loc 1 670 39
 1151 0016 F98F     		and	a5,a5,a4
 1152 0018 1CC1     		sw	a5,0(a0)
 671:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1153              		.loc 1 671 1
 1154 001a 8280     		ret
 1155              		.cfi_endproc
 1156              	.LFE40:
 1158              		.section	.text.usart_interrupt_enable,"ax",@progbits
 1159              		.align	1
 1160              		.globl	usart_interrupt_enable
 1162              	usart_interrupt_enable:
 1163              	.LFB41:
 672:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 673:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 674:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable USART interrupt
 675:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****      \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 676:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  int_flag
 677:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 678:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 679:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 680:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
 681:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
 682:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 683:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 684:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_ERR: error interrupt
 685:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 686:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 687:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 688:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 689:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_interrupt_enable(uint32_t usart_periph, uint32_t int_flag)
 690:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1164              		.loc 1 690 1 is_stmt 1
GAS LISTING /tmp/ccS4paA3.s 			page 33


 1165              		.cfi_startproc
 1166              	.LVL96:
 691:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_REG_VAL(usart_periph, int_flag) |= BIT(USART_BIT_POS(int_flag));
 1167              		.loc 1 691 5
 1168              		.loc 1 691 43 is_stmt 0
 1169 0000 93D76500 		srli	a5,a1,6
 1170 0004 93F7F73F 		andi	a5,a5,1023
 1171 0008 3E95     		add	a0,a5,a0
 1172              	.LVL97:
 1173 000a 1841     		lw	a4,0(a0)
 1174              		.loc 1 691 46
 1175 000c 8547     		li	a5,1
 1176 000e B395B700 		sll	a1,a5,a1
 1177              	.LVL98:
 1178              		.loc 1 691 43
 1179 0012 D98D     		or	a1,a1,a4
 1180 0014 0CC1     		sw	a1,0(a0)
 692:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1181              		.loc 1 692 1
 1182 0016 8280     		ret
 1183              		.cfi_endproc
 1184              	.LFE41:
 1186              		.section	.text.usart_interrupt_disable,"ax",@progbits
 1187              		.align	1
 1188              		.globl	usart_interrupt_disable
 1190              	usart_interrupt_disable:
 1191              	.LFB42:
 693:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 694:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 695:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable USART interrupt
 696:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****      \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 697:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  int_flag
 698:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 699:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 700:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 701:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
 702:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 704:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 705:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_ERR: error interrupt
 706:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 707:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 708:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 709:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 710:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_interrupt_disable(uint32_t usart_periph, uint32_t int_flag)
 711:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1192              		.loc 1 711 1 is_stmt 1
 1193              		.cfi_startproc
 1194              	.LVL99:
 712:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_REG_VAL(usart_periph, int_flag) &= ~BIT(USART_BIT_POS(int_flag));
 1195              		.loc 1 712 5
 1196              		.loc 1 712 43 is_stmt 0
 1197 0000 13D76500 		srli	a4,a1,6
 1198 0004 1377F73F 		andi	a4,a4,1023
 1199 0008 3A95     		add	a0,a4,a0
 1200              	.LVL100:
 1201 000a 1841     		lw	a4,0(a0)
GAS LISTING /tmp/ccS4paA3.s 			page 34


 1202              		.loc 1 712 47
 1203 000c 8547     		li	a5,1
 1204 000e B397B700 		sll	a5,a5,a1
 1205              		.loc 1 712 46
 1206 0012 93C7F7FF 		not	a5,a5
 1207              		.loc 1 712 43
 1208 0016 F98F     		and	a5,a5,a4
 1209 0018 1CC1     		sw	a5,0(a0)
 713:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1210              		.loc 1 713 1
 1211 001a 8280     		ret
 1212              		.cfi_endproc
 1213              	.LFE42:
 1215              		.section	.text.usart_interrupt_flag_get,"ax",@progbits
 1216              		.align	1
 1217              		.globl	usart_interrupt_flag_get
 1219              	usart_interrupt_flag_get:
 1220              	.LFB43:
 714:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 715:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 716:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      get USART interrupt and flag status
 717:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****      \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 718:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  int_flag
 719:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 720:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_PERR: parity error interrupt and flag
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_TBE: transmitter buffer empty interrupt and flag
 722:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete interrupt and flag
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty interrupt and flag
 724:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_RBNE_ORERR: read data buffer not empty interrupt and overrun error
 725:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_IDLE: IDLE line detected interrupt and flag
 726:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected interrupt and flag
 727:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS interrupt and flag
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_ERR_ORERR: error interrupt and overrun error
 729:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_ERR_NERR: error interrupt and noise error flag
 730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_ERR_FERR: error interrupt and frame error flag
 731:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 732:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     FlagStatus: SET or RESET
 733:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 734:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** FlagStatus usart_interrupt_flag_get(uint32_t usart_periph, uint32_t int_flag)
 735:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1221              		.loc 1 735 1 is_stmt 1
 1222              		.cfi_startproc
 1223              	.LVL101:
 736:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t intenable = 0U, flagstatus = 0U;
 1224              		.loc 1 736 5
 737:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* get the interrupt enable bit status */
 738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     intenable = (USART_REG_VAL(usart_periph, int_flag) & BIT(USART_BIT_POS(int_flag)));
 1225              		.loc 1 738 5
 1226              		.loc 1 738 18 is_stmt 0
 1227 0000 93D76500 		srli	a5,a1,6
 739:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* get the corresponding flag bit status */
 740:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     flagstatus = (USART_REG_VAL2(usart_periph, int_flag) & BIT(USART_BIT_POS2(int_flag)));
 1228              		.loc 1 740 19
 1229 0004 13D76501 		srli	a4,a1,22
 738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* get the corresponding flag bit status */
 1230              		.loc 1 738 18
 1231 0008 93F7F73F 		andi	a5,a5,1023
GAS LISTING /tmp/ccS4paA3.s 			page 35


 1232 000c AA97     		add	a5,a5,a0
 1233              		.loc 1 740 19
 1234 000e 3A95     		add	a0,a4,a0
 1235              	.LVL102:
 738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* get the corresponding flag bit status */
 1236              		.loc 1 738 18
 1237 0010 9443     		lw	a3,0(a5)
 1238              	.LVL103:
 1239              		.loc 1 740 5 is_stmt 1
 1240              		.loc 1 740 19 is_stmt 0
 1241 0012 1841     		lw	a4,0(a0)
 1242              		.loc 1 740 60
 1243 0014 8547     		li	a5,1
 1244 0016 13D50501 		srli	a0,a1,16
 1245 001a 3395A700 		sll	a0,a5,a0
 1246              		.loc 1 740 16
 1247 001e 798D     		and	a0,a0,a4
 1248              	.LVL104:
 741:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 742:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     if(flagstatus && intenable){
 1249              		.loc 1 742 5 is_stmt 1
 1250              		.loc 1 742 7 is_stmt 0
 1251 0020 11C5     		beq	a0,zero,.L60
 738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* get the corresponding flag bit status */
 1252              		.loc 1 738 58 discriminator 1
 1253 0022 3395B700 		sll	a0,a5,a1
 1254              	.LVL105:
 738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* get the corresponding flag bit status */
 1255              		.loc 1 738 15 discriminator 1
 1256 0026 758D     		and	a0,a0,a3
 1257              		.loc 1 742 19 discriminator 1
 1258 0028 3335A000 		snez	a0,a0
 1259              	.L60:
 743:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         return SET;
 744:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     }else{
 745:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         return RESET; 
 746:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     }
 747:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1260              		.loc 1 747 1
 1261 002c 8280     		ret
 1262              		.cfi_endproc
 1263              	.LFE43:
 1265              		.section	.text.usart_interrupt_flag_clear,"ax",@progbits
 1266              		.align	1
 1267              		.globl	usart_interrupt_flag_clear
 1269              	usart_interrupt_flag_clear:
 1270              	.LFB44:
 748:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 749:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 750:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      clear USART interrupt flag in STAT register
 751:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 752:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  flag: USART interrupt flag
 753:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 754:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS change flag
 755:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected flag
 756:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete
 757:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty
GAS LISTING /tmp/ccS4paA3.s 			page 36


 758:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 759:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 760:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 761:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_interrupt_flag_clear(uint32_t usart_periph, uint32_t flag)
 762:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1271              		.loc 1 762 1 is_stmt 1
 1272              		.cfi_startproc
 1273              	.LVL106:
 763:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_REG_VAL2(usart_periph, flag) &= ~BIT(USART_BIT_POS2(flag));
 1274              		.loc 1 763 5
 1275              		.loc 1 763 40 is_stmt 0
 1276 0000 93D76501 		srli	a5,a1,22
 1277 0004 3E95     		add	a0,a5,a0
 1278              	.LVL107:
 1279 0006 1841     		lw	a4,0(a0)
 1280              		.loc 1 763 44
 1281 0008 C181     		srli	a1,a1,16
 1282              	.LVL108:
 1283 000a 8547     		li	a5,1
 1284 000c B397B700 		sll	a5,a5,a1
 1285              		.loc 1 763 43
 1286 0010 93C7F7FF 		not	a5,a5
 1287              		.loc 1 763 40
 1288 0014 F98F     		and	a5,a5,a4
 1289 0016 1CC1     		sw	a5,0(a0)
 764:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1290              		.loc 1 764 1
 1291 0018 8280     		ret
 1292              		.cfi_endproc
 1293              	.LFE44:
 1295              		.text
 1296              	.Letext0:
 1297              		.file 2 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/machine/_defau
 1298              		.file 3 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/sys/_stdint.h"
 1299              		.file 4 "../Firmware/GD32VF103_standard_peripheral/gd32vf103.h"
 1300              		.file 5 "../Firmware/GD32VF103_standard_peripheral/Include/gd32vf103_rcu.h"
 1301              		.file 6 "../Firmware/GD32VF103_standard_peripheral/Include/gd32vf103_usart.h"
GAS LISTING /tmp/ccS4paA3.s 			page 37


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32vf103_usart.c
     /tmp/ccS4paA3.s:13     .text.usart_deinit:0000000000000000 usart_deinit
     /tmp/ccS4paA3.s:17     .text.usart_deinit:0000000000000000 .L0 
     /tmp/ccS4paA3.s:19     .text.usart_deinit:0000000000000000 .L0 
     /tmp/ccS4paA3.s:20     .text.usart_deinit:0000000000000000 .L0 
     /tmp/ccS4paA3.s:21     .text.usart_deinit:0000000000000000 .L0 
     /tmp/ccS4paA3.s:23     .text.usart_deinit:0000000000000002 .L0 
     /tmp/ccS4paA3.s:25     .text.usart_deinit:0000000000000002 .L0 
     /tmp/ccS4paA3.s:27     .text.usart_deinit:0000000000000006 .L0 
     /tmp/ccS4paA3.s:28     .text.usart_deinit:0000000000000008 .L0 
     /tmp/ccS4paA3.s:30     .text.usart_deinit:0000000000000008 .L0 
     /tmp/ccS4paA3.s:38     .text.usart_deinit:0000000000000024 .L0 
     /tmp/ccS4paA3.s:43     .text.usart_deinit:0000000000000030 .L0 
     /tmp/ccS4paA3.s:44     .text.usart_deinit:0000000000000030 .L0 
     /tmp/ccS4paA3.s:45     .text.usart_deinit:0000000000000032 .L0 
     /tmp/ccS4paA3.s:46     .text.usart_deinit:0000000000000032 .L0 
     /tmp/ccS4paA3.s:48     .text.usart_deinit:0000000000000032 .L0 
     /tmp/ccS4paA3.s:50     .text.usart_deinit:0000000000000036 .L0 
     /tmp/ccS4paA3.s:52     .text.usart_deinit:0000000000000038 .L0 
     /tmp/ccS4paA3.s:54     .text.usart_deinit:0000000000000038 .L0 
     /tmp/ccS4paA3.s:58     .text.usart_deinit:0000000000000040 .L0 
     /tmp/ccS4paA3.s:60     .text.usart_deinit:0000000000000040 .L0 
     /tmp/ccS4paA3.s:66     .text.usart_deinit:0000000000000054 .L0 
     /tmp/ccS4paA3.s:71     .text.usart_deinit:0000000000000060 .L0 
     /tmp/ccS4paA3.s:72     .text.usart_deinit:0000000000000060 .L0 
     /tmp/ccS4paA3.s:73     .text.usart_deinit:0000000000000062 .L0 
     /tmp/ccS4paA3.s:74     .text.usart_deinit:0000000000000062 .L0 
     /tmp/ccS4paA3.s:76     .text.usart_deinit:0000000000000062 .L0 
     /tmp/ccS4paA3.s:78     .text.usart_deinit:0000000000000066 .L0 
     /tmp/ccS4paA3.s:80     .text.usart_deinit:0000000000000068 .L0 
     /tmp/ccS4paA3.s:82     .text.usart_deinit:0000000000000068 .L0 
     /tmp/ccS4paA3.s:86     .text.usart_deinit:0000000000000070 .L0 
     /tmp/ccS4paA3.s:88     .text.usart_deinit:0000000000000070 .L0 
     /tmp/ccS4paA3.s:93     .text.usart_deinit:000000000000007c .L0 
     /tmp/ccS4paA3.s:94     .text.usart_deinit:000000000000007c .L0 
     /tmp/ccS4paA3.s:95     .text.usart_deinit:000000000000007e .L0 
     /tmp/ccS4paA3.s:96     .text.usart_deinit:000000000000007e .L0 
     /tmp/ccS4paA3.s:98     .text.usart_deinit:000000000000007e .L0 
     /tmp/ccS4paA3.s:100    .text.usart_deinit:0000000000000082 .L0 
     /tmp/ccS4paA3.s:102    .text.usart_deinit:0000000000000084 .L0 
     /tmp/ccS4paA3.s:104    .text.usart_deinit:0000000000000084 .L0 
     /tmp/ccS4paA3.s:108    .text.usart_deinit:000000000000008c .L0 
     /tmp/ccS4paA3.s:110    .text.usart_deinit:000000000000008c .L0 
     /tmp/ccS4paA3.s:115    .text.usart_deinit:0000000000000098 .L0 
     /tmp/ccS4paA3.s:116    .text.usart_deinit:0000000000000098 .L0 
     /tmp/ccS4paA3.s:117    .text.usart_deinit:000000000000009a .L0 
     /tmp/ccS4paA3.s:118    .text.usart_deinit:000000000000009a .L0 
     /tmp/ccS4paA3.s:120    .text.usart_deinit:000000000000009a .L0 
     /tmp/ccS4paA3.s:122    .text.usart_deinit:000000000000009e .L0 
     /tmp/ccS4paA3.s:124    .text.usart_deinit:00000000000000a0 .L0 
     /tmp/ccS4paA3.s:126    .text.usart_deinit:00000000000000a0 .L0 
     /tmp/ccS4paA3.s:130    .text.usart_deinit:00000000000000a8 .L0 
     /tmp/ccS4paA3.s:132    .text.usart_deinit:00000000000000a8 .L0 
     /tmp/ccS4paA3.s:133    .text.usart_deinit:00000000000000aa .L0 
     /tmp/ccS4paA3.s:134    .text.usart_deinit:00000000000000aa .L0 
     /tmp/ccS4paA3.s:137    .text.usart_deinit:00000000000000ac .L0 
GAS LISTING /tmp/ccS4paA3.s 			page 38


     /tmp/ccS4paA3.s:141    .text.usart_deinit:00000000000000ae .L0 
     /tmp/ccS4paA3.s:143    .text.usart_deinit:00000000000000ae .L0 
     /tmp/ccS4paA3.s:148    .text.usart_deinit:00000000000000ba .L0 
     /tmp/ccS4paA3.s:149    .text.usart_deinit:00000000000000ba .L0 
     /tmp/ccS4paA3.s:150    .text.usart_deinit:00000000000000bc .L0 
     /tmp/ccS4paA3.s:152    .text.usart_deinit:00000000000000bc .L0 
     /tmp/ccS4paA3.s:154    .text.usart_deinit:00000000000000c0 .L0 
     /tmp/ccS4paA3.s:156    .text.usart_deinit:00000000000000c2 .L0 
     /tmp/ccS4paA3.s:158    .text.usart_deinit:00000000000000c2 .L0 
     /tmp/ccS4paA3.s:160    .text.usart_deinit:00000000000000ca .L0 
     /tmp/ccS4paA3.s:167    .text.usart_baudrate_set:0000000000000000 usart_baudrate_set
     /tmp/ccS4paA3.s:170    .text.usart_baudrate_set:0000000000000000 .L0 
     /tmp/ccS4paA3.s:172    .text.usart_baudrate_set:0000000000000000 .L0 
     /tmp/ccS4paA3.s:173    .text.usart_baudrate_set:0000000000000000 .L0 
     /tmp/ccS4paA3.s:174    .text.usart_baudrate_set:0000000000000000 .L0 
     /tmp/ccS4paA3.s:175    .text.usart_baudrate_set:0000000000000000 .L0 
     /tmp/ccS4paA3.s:177    .text.usart_baudrate_set:0000000000000002 .L0 
     /tmp/ccS4paA3.s:179    .text.usart_baudrate_set:0000000000000002 .L0 
     /tmp/ccS4paA3.s:181    .text.usart_baudrate_set:0000000000000006 .L0 
     /tmp/ccS4paA3.s:184    .text.usart_baudrate_set:000000000000000c .L0 
     /tmp/ccS4paA3.s:185    .text.usart_baudrate_set:000000000000000c .L0 
     /tmp/ccS4paA3.s:186    .text.usart_baudrate_set:000000000000000c .L0 
     /tmp/ccS4paA3.s:188    .text.usart_baudrate_set:000000000000000c .L0 
     /tmp/ccS4paA3.s:190    .text.usart_baudrate_set:0000000000000010 .L0 
     /tmp/ccS4paA3.s:193    .text.usart_baudrate_set:0000000000000014 .L0 
     /tmp/ccS4paA3.s:200    .text.usart_baudrate_set:000000000000002c .L0 
     /tmp/ccS4paA3.s:201    .text.usart_baudrate_set:000000000000002c .L0 
     /tmp/ccS4paA3.s:207    .text.usart_baudrate_set:0000000000000036 .L0 
     /tmp/ccS4paA3.s:208    .text.usart_baudrate_set:0000000000000036 .L0 
     /tmp/ccS4paA3.s:209    .text.usart_baudrate_set:0000000000000036 .L0 
     /tmp/ccS4paA3.s:210    .text.usart_baudrate_set:0000000000000036 .L0 
     /tmp/ccS4paA3.s:211    .text.usart_baudrate_set:0000000000000036 .L0 
     /tmp/ccS4paA3.s:212    .text.usart_baudrate_set:0000000000000036 .L0 
     /tmp/ccS4paA3.s:214    .text.usart_baudrate_set:000000000000003a .L0 
     /tmp/ccS4paA3.s:217    .text.usart_baudrate_set:000000000000003c .L0 
     /tmp/ccS4paA3.s:220    .text.usart_baudrate_set:0000000000000040 .L0 
     /tmp/ccS4paA3.s:221    .text.usart_baudrate_set:0000000000000042 .L0 
     /tmp/ccS4paA3.s:222    .text.usart_baudrate_set:0000000000000042 .L0 
     /tmp/ccS4paA3.s:224    .text.usart_baudrate_set:0000000000000044 .L0 
     /tmp/ccS4paA3.s:227    .text.usart_baudrate_set:0000000000000044 .L0 
     /tmp/ccS4paA3.s:231    .text.usart_baudrate_set:0000000000000048 .L0 
     /tmp/ccS4paA3.s:233    .text.usart_baudrate_set:000000000000004a .L0 
     /tmp/ccS4paA3.s:234    .text.usart_baudrate_set:000000000000004c .L0 
     /tmp/ccS4paA3.s:238    .text.usart_baudrate_set:000000000000004e .L0 
     /tmp/ccS4paA3.s:243    .text.usart_baudrate_set:0000000000000050 .L0 
     /tmp/ccS4paA3.s:245    .text.usart_baudrate_set:0000000000000050 .L0 
     /tmp/ccS4paA3.s:255    .text.usart_baudrate_set:0000000000000064 .L0 
     /tmp/ccS4paA3.s:256    .text.usart_baudrate_set:0000000000000064 .L0 
     /tmp/ccS4paA3.s:260    .text.usart_baudrate_set:000000000000006e .L0 
     /tmp/ccS4paA3.s:261    .text.usart_baudrate_set:0000000000000070 .L0 
     /tmp/ccS4paA3.s:268    .text.usart_parity_config:0000000000000000 usart_parity_config
     /tmp/ccS4paA3.s:271    .text.usart_parity_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:273    .text.usart_parity_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:274    .text.usart_parity_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:275    .text.usart_parity_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:279    .text.usart_parity_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:280    .text.usart_parity_config:0000000000000008 .L0 
GAS LISTING /tmp/ccS4paA3.s 			page 39


     /tmp/ccS4paA3.s:284    .text.usart_parity_config:000000000000000e .L0 
     /tmp/ccS4paA3.s:285    .text.usart_parity_config:0000000000000010 .L0 
     /tmp/ccS4paA3.s:292    .text.usart_word_length_set:0000000000000000 usart_word_length_set
     /tmp/ccS4paA3.s:295    .text.usart_word_length_set:0000000000000000 .L0 
     /tmp/ccS4paA3.s:297    .text.usart_word_length_set:0000000000000000 .L0 
     /tmp/ccS4paA3.s:298    .text.usart_word_length_set:0000000000000000 .L0 
     /tmp/ccS4paA3.s:299    .text.usart_word_length_set:0000000000000000 .L0 
     /tmp/ccS4paA3.s:305    .text.usart_word_length_set:000000000000000a .L0 
     /tmp/ccS4paA3.s:306    .text.usart_word_length_set:000000000000000a .L0 
     /tmp/ccS4paA3.s:310    .text.usart_word_length_set:0000000000000010 .L0 
     /tmp/ccS4paA3.s:311    .text.usart_word_length_set:0000000000000012 .L0 
     /tmp/ccS4paA3.s:318    .text.usart_stop_bit_set:0000000000000000 usart_stop_bit_set
     /tmp/ccS4paA3.s:321    .text.usart_stop_bit_set:0000000000000000 .L0 
     /tmp/ccS4paA3.s:323    .text.usart_stop_bit_set:0000000000000000 .L0 
     /tmp/ccS4paA3.s:324    .text.usart_stop_bit_set:0000000000000000 .L0 
     /tmp/ccS4paA3.s:325    .text.usart_stop_bit_set:0000000000000000 .L0 
     /tmp/ccS4paA3.s:331    .text.usart_stop_bit_set:000000000000000a .L0 
     /tmp/ccS4paA3.s:332    .text.usart_stop_bit_set:000000000000000a .L0 
     /tmp/ccS4paA3.s:336    .text.usart_stop_bit_set:0000000000000010 .L0 
     /tmp/ccS4paA3.s:337    .text.usart_stop_bit_set:0000000000000012 .L0 
     /tmp/ccS4paA3.s:344    .text.usart_enable:0000000000000000 usart_enable
     /tmp/ccS4paA3.s:347    .text.usart_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:349    .text.usart_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:350    .text.usart_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:351    .text.usart_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:356    .text.usart_enable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:357    .text.usart_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:364    .text.usart_disable:0000000000000000 usart_disable
     /tmp/ccS4paA3.s:367    .text.usart_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:369    .text.usart_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:370    .text.usart_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:371    .text.usart_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:377    .text.usart_disable:000000000000000a .L0 
     /tmp/ccS4paA3.s:378    .text.usart_disable:000000000000000c .L0 
     /tmp/ccS4paA3.s:385    .text.usart_transmit_config:0000000000000000 usart_transmit_config
     /tmp/ccS4paA3.s:388    .text.usart_transmit_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:390    .text.usart_transmit_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:391    .text.usart_transmit_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:392    .text.usart_transmit_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:393    .text.usart_transmit_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:396    .text.usart_transmit_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:397    .text.usart_transmit_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:400    .text.usart_transmit_config:0000000000000004 .L0 
     /tmp/ccS4paA3.s:401    .text.usart_transmit_config:0000000000000004 .L0 
     /tmp/ccS4paA3.s:404    .text.usart_transmit_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:405    .text.usart_transmit_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:407    .text.usart_transmit_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:408    .text.usart_transmit_config:000000000000000a .L0 
     /tmp/ccS4paA3.s:415    .text.usart_receive_config:0000000000000000 usart_receive_config
     /tmp/ccS4paA3.s:418    .text.usart_receive_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:420    .text.usart_receive_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:421    .text.usart_receive_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:422    .text.usart_receive_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:423    .text.usart_receive_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:426    .text.usart_receive_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:427    .text.usart_receive_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:430    .text.usart_receive_config:0000000000000004 .L0 
GAS LISTING /tmp/ccS4paA3.s 			page 40


     /tmp/ccS4paA3.s:431    .text.usart_receive_config:0000000000000004 .L0 
     /tmp/ccS4paA3.s:434    .text.usart_receive_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:435    .text.usart_receive_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:437    .text.usart_receive_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:438    .text.usart_receive_config:000000000000000a .L0 
     /tmp/ccS4paA3.s:445    .text.usart_data_transmit:0000000000000000 usart_data_transmit
     /tmp/ccS4paA3.s:448    .text.usart_data_transmit:0000000000000000 .L0 
     /tmp/ccS4paA3.s:450    .text.usart_data_transmit:0000000000000000 .L0 
     /tmp/ccS4paA3.s:451    .text.usart_data_transmit:0000000000000000 .L0 
     /tmp/ccS4paA3.s:452    .text.usart_data_transmit:0000000000000000 .L0 
     /tmp/ccS4paA3.s:455    .text.usart_data_transmit:0000000000000004 .L0 
     /tmp/ccS4paA3.s:457    .text.usart_data_transmit:0000000000000006 .L0 
     /tmp/ccS4paA3.s:458    .text.usart_data_transmit:0000000000000008 .L0 
     /tmp/ccS4paA3.s:465    .text.usart_data_receive:0000000000000000 usart_data_receive
     /tmp/ccS4paA3.s:468    .text.usart_data_receive:0000000000000000 .L0 
     /tmp/ccS4paA3.s:470    .text.usart_data_receive:0000000000000000 .L0 
     /tmp/ccS4paA3.s:471    .text.usart_data_receive:0000000000000000 .L0 
     /tmp/ccS4paA3.s:472    .text.usart_data_receive:0000000000000000 .L0 
     /tmp/ccS4paA3.s:475    .text.usart_data_receive:0000000000000002 .L0 
     /tmp/ccS4paA3.s:477    .text.usart_data_receive:0000000000000008 .L0 
     /tmp/ccS4paA3.s:484    .text.usart_address_config:0000000000000000 usart_address_config
     /tmp/ccS4paA3.s:487    .text.usart_address_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:489    .text.usart_address_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:490    .text.usart_address_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:491    .text.usart_address_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:493    .text.usart_address_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:496    .text.usart_address_config:0000000000000004 .L0 
     /tmp/ccS4paA3.s:499    .text.usart_address_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:500    .text.usart_address_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:504    .text.usart_address_config:000000000000000e .L0 
     /tmp/ccS4paA3.s:505    .text.usart_address_config:0000000000000010 .L0 
     /tmp/ccS4paA3.s:512    .text.usart_mute_mode_enable:0000000000000000 usart_mute_mode_enable
     /tmp/ccS4paA3.s:515    .text.usart_mute_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:517    .text.usart_mute_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:518    .text.usart_mute_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:519    .text.usart_mute_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:523    .text.usart_mute_mode_enable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:524    .text.usart_mute_mode_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:531    .text.usart_mute_mode_disable:0000000000000000 usart_mute_mode_disable
     /tmp/ccS4paA3.s:534    .text.usart_mute_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:536    .text.usart_mute_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:537    .text.usart_mute_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:538    .text.usart_mute_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:542    .text.usart_mute_mode_disable:0000000000000006 .L0 
     /tmp/ccS4paA3.s:543    .text.usart_mute_mode_disable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:550    .text.usart_mute_mode_wakeup_config:0000000000000000 usart_mute_mode_wakeup_config
     /tmp/ccS4paA3.s:553    .text.usart_mute_mode_wakeup_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:555    .text.usart_mute_mode_wakeup_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:556    .text.usart_mute_mode_wakeup_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:557    .text.usart_mute_mode_wakeup_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:563    .text.usart_mute_mode_wakeup_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:564    .text.usart_mute_mode_wakeup_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:568    .text.usart_mute_mode_wakeup_config:0000000000000012 .L0 
     /tmp/ccS4paA3.s:569    .text.usart_mute_mode_wakeup_config:0000000000000014 .L0 
     /tmp/ccS4paA3.s:576    .text.usart_lin_mode_enable:0000000000000000 usart_lin_mode_enable
     /tmp/ccS4paA3.s:579    .text.usart_lin_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:581    .text.usart_lin_mode_enable:0000000000000000 .L0 
GAS LISTING /tmp/ccS4paA3.s 			page 41


     /tmp/ccS4paA3.s:582    .text.usart_lin_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:583    .text.usart_lin_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:588    .text.usart_lin_mode_enable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:589    .text.usart_lin_mode_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:596    .text.usart_lin_mode_disable:0000000000000000 usart_lin_mode_disable
     /tmp/ccS4paA3.s:599    .text.usart_lin_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:601    .text.usart_lin_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:602    .text.usart_lin_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:603    .text.usart_lin_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:609    .text.usart_lin_mode_disable:000000000000000a .L0 
     /tmp/ccS4paA3.s:610    .text.usart_lin_mode_disable:000000000000000c .L0 
     /tmp/ccS4paA3.s:617    .text.usart_lin_break_detection_length_config:0000000000000000 usart_lin_break_detection_length_config
     /tmp/ccS4paA3.s:620    .text.usart_lin_break_detection_length_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:622    .text.usart_lin_break_detection_length_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:623    .text.usart_lin_break_detection_length_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:624    .text.usart_lin_break_detection_length_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:626    .text.usart_lin_break_detection_length_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:629    .text.usart_lin_break_detection_length_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:632    .text.usart_lin_break_detection_length_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:633    .text.usart_lin_break_detection_length_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:637    .text.usart_lin_break_detection_length_config:0000000000000012 .L0 
     /tmp/ccS4paA3.s:638    .text.usart_lin_break_detection_length_config:0000000000000014 .L0 
     /tmp/ccS4paA3.s:645    .text.usart_send_break:0000000000000000 usart_send_break
     /tmp/ccS4paA3.s:648    .text.usart_send_break:0000000000000000 .L0 
     /tmp/ccS4paA3.s:650    .text.usart_send_break:0000000000000000 .L0 
     /tmp/ccS4paA3.s:651    .text.usart_send_break:0000000000000000 .L0 
     /tmp/ccS4paA3.s:652    .text.usart_send_break:0000000000000000 .L0 
     /tmp/ccS4paA3.s:656    .text.usart_send_break:0000000000000008 .L0 
     /tmp/ccS4paA3.s:657    .text.usart_send_break:000000000000000a .L0 
     /tmp/ccS4paA3.s:664    .text.usart_halfduplex_enable:0000000000000000 usart_halfduplex_enable
     /tmp/ccS4paA3.s:667    .text.usart_halfduplex_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:669    .text.usart_halfduplex_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:670    .text.usart_halfduplex_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:671    .text.usart_halfduplex_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:675    .text.usart_halfduplex_enable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:676    .text.usart_halfduplex_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:683    .text.usart_halfduplex_disable:0000000000000000 usart_halfduplex_disable
     /tmp/ccS4paA3.s:686    .text.usart_halfduplex_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:688    .text.usart_halfduplex_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:689    .text.usart_halfduplex_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:690    .text.usart_halfduplex_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:694    .text.usart_halfduplex_disable:0000000000000006 .L0 
     /tmp/ccS4paA3.s:695    .text.usart_halfduplex_disable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:702    .text.usart_synchronous_clock_enable:0000000000000000 usart_synchronous_clock_enable
     /tmp/ccS4paA3.s:705    .text.usart_synchronous_clock_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:707    .text.usart_synchronous_clock_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:708    .text.usart_synchronous_clock_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:709    .text.usart_synchronous_clock_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:715    .text.usart_synchronous_clock_enable:000000000000000c .L0 
     /tmp/ccS4paA3.s:716    .text.usart_synchronous_clock_enable:000000000000000e .L0 
     /tmp/ccS4paA3.s:723    .text.usart_synchronous_clock_disable:0000000000000000 usart_synchronous_clock_disable
     /tmp/ccS4paA3.s:726    .text.usart_synchronous_clock_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:728    .text.usart_synchronous_clock_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:729    .text.usart_synchronous_clock_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:730    .text.usart_synchronous_clock_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:736    .text.usart_synchronous_clock_disable:000000000000000c .L0 
     /tmp/ccS4paA3.s:737    .text.usart_synchronous_clock_disable:000000000000000e .L0 
GAS LISTING /tmp/ccS4paA3.s 			page 42


     /tmp/ccS4paA3.s:744    .text.usart_synchronous_clock_config:0000000000000000 usart_synchronous_clock_config
     /tmp/ccS4paA3.s:747    .text.usart_synchronous_clock_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:749    .text.usart_synchronous_clock_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:750    .text.usart_synchronous_clock_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:751    .text.usart_synchronous_clock_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:752    .text.usart_synchronous_clock_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:755    .text.usart_synchronous_clock_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:756    .text.usart_synchronous_clock_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:759    .text.usart_synchronous_clock_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:762    .text.usart_synchronous_clock_config:000000000000000a .L0 
     /tmp/ccS4paA3.s:764    .text.usart_synchronous_clock_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:767    .text.usart_synchronous_clock_config:0000000000000010 .L0 
     /tmp/ccS4paA3.s:770    .text.usart_synchronous_clock_config:0000000000000014 .L0 
     /tmp/ccS4paA3.s:771    .text.usart_synchronous_clock_config:0000000000000014 .L0 
     /tmp/ccS4paA3.s:773    .text.usart_synchronous_clock_config:0000000000000016 .L0 
     /tmp/ccS4paA3.s:776    .text.usart_synchronous_clock_config:0000000000000018 .L0 
     /tmp/ccS4paA3.s:777    .text.usart_synchronous_clock_config:0000000000000018 .L0 
     /tmp/ccS4paA3.s:779    .text.usart_synchronous_clock_config:000000000000001a .L0 
     /tmp/ccS4paA3.s:780    .text.usart_synchronous_clock_config:000000000000001c .L0 
     /tmp/ccS4paA3.s:787    .text.usart_guard_time_config:0000000000000000 usart_guard_time_config
     /tmp/ccS4paA3.s:790    .text.usart_guard_time_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:792    .text.usart_guard_time_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:793    .text.usart_guard_time_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:794    .text.usart_guard_time_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:800    .text.usart_guard_time_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:801    .text.usart_guard_time_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:803    .text.usart_guard_time_config:000000000000000e .L0 
     /tmp/ccS4paA3.s:805    .text.usart_guard_time_config:0000000000000010 .L0 
     /tmp/ccS4paA3.s:808    .text.usart_guard_time_config:0000000000000012 .L0 
     /tmp/ccS4paA3.s:811    .text.usart_guard_time_config:0000000000000016 .L0 
     /tmp/ccS4paA3.s:814    .text.usart_guard_time_config:000000000000001a .L0 
     /tmp/ccS4paA3.s:815    .text.usart_guard_time_config:000000000000001c .L0 
     /tmp/ccS4paA3.s:822    .text.usart_smartcard_mode_enable:0000000000000000 usart_smartcard_mode_enable
     /tmp/ccS4paA3.s:825    .text.usart_smartcard_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:827    .text.usart_smartcard_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:828    .text.usart_smartcard_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:829    .text.usart_smartcard_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:833    .text.usart_smartcard_mode_enable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:834    .text.usart_smartcard_mode_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:841    .text.usart_smartcard_mode_disable:0000000000000000 usart_smartcard_mode_disable
     /tmp/ccS4paA3.s:844    .text.usart_smartcard_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:846    .text.usart_smartcard_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:847    .text.usart_smartcard_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:848    .text.usart_smartcard_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:852    .text.usart_smartcard_mode_disable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:853    .text.usart_smartcard_mode_disable:000000000000000a .L0 
     /tmp/ccS4paA3.s:860    .text.usart_smartcard_mode_nack_enable:0000000000000000 usart_smartcard_mode_nack_enable
     /tmp/ccS4paA3.s:863    .text.usart_smartcard_mode_nack_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:865    .text.usart_smartcard_mode_nack_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:866    .text.usart_smartcard_mode_nack_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:867    .text.usart_smartcard_mode_nack_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:871    .text.usart_smartcard_mode_nack_enable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:872    .text.usart_smartcard_mode_nack_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:879    .text.usart_smartcard_mode_nack_disable:0000000000000000 usart_smartcard_mode_nack_disable
     /tmp/ccS4paA3.s:882    .text.usart_smartcard_mode_nack_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:884    .text.usart_smartcard_mode_nack_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:885    .text.usart_smartcard_mode_nack_disable:0000000000000000 .L0 
GAS LISTING /tmp/ccS4paA3.s 			page 43


     /tmp/ccS4paA3.s:886    .text.usart_smartcard_mode_nack_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:890    .text.usart_smartcard_mode_nack_disable:0000000000000006 .L0 
     /tmp/ccS4paA3.s:891    .text.usart_smartcard_mode_nack_disable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:898    .text.usart_irda_mode_enable:0000000000000000 usart_irda_mode_enable
     /tmp/ccS4paA3.s:901    .text.usart_irda_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:903    .text.usart_irda_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:904    .text.usart_irda_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:905    .text.usart_irda_mode_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:909    .text.usart_irda_mode_enable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:910    .text.usart_irda_mode_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:917    .text.usart_irda_mode_disable:0000000000000000 usart_irda_mode_disable
     /tmp/ccS4paA3.s:920    .text.usart_irda_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:922    .text.usart_irda_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:923    .text.usart_irda_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:924    .text.usart_irda_mode_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:928    .text.usart_irda_mode_disable:0000000000000006 .L0 
     /tmp/ccS4paA3.s:929    .text.usart_irda_mode_disable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:936    .text.usart_prescaler_config:0000000000000000 usart_prescaler_config
     /tmp/ccS4paA3.s:939    .text.usart_prescaler_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:941    .text.usart_prescaler_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:942    .text.usart_prescaler_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:943    .text.usart_prescaler_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:947    .text.usart_prescaler_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:948    .text.usart_prescaler_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:953    .text.usart_prescaler_config:000000000000000e .L0 
     /tmp/ccS4paA3.s:954    .text.usart_prescaler_config:0000000000000010 .L0 
     /tmp/ccS4paA3.s:961    .text.usart_irda_lowpower_config:0000000000000000 usart_irda_lowpower_config
     /tmp/ccS4paA3.s:964    .text.usart_irda_lowpower_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:966    .text.usart_irda_lowpower_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:967    .text.usart_irda_lowpower_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:968    .text.usart_irda_lowpower_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:970    .text.usart_irda_lowpower_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:973    .text.usart_irda_lowpower_config:0000000000000004 .L0 
     /tmp/ccS4paA3.s:976    .text.usart_irda_lowpower_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:977    .text.usart_irda_lowpower_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:981    .text.usart_irda_lowpower_config:000000000000000e .L0 
     /tmp/ccS4paA3.s:982    .text.usart_irda_lowpower_config:0000000000000010 .L0 
     /tmp/ccS4paA3.s:989    .text.usart_hardware_flow_rts_config:0000000000000000 usart_hardware_flow_rts_config
     /tmp/ccS4paA3.s:992    .text.usart_hardware_flow_rts_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:994    .text.usart_hardware_flow_rts_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:995    .text.usart_hardware_flow_rts_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:996    .text.usart_hardware_flow_rts_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:997    .text.usart_hardware_flow_rts_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1000   .text.usart_hardware_flow_rts_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:1001   .text.usart_hardware_flow_rts_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:1004   .text.usart_hardware_flow_rts_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:1005   .text.usart_hardware_flow_rts_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:1008   .text.usart_hardware_flow_rts_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:1009   .text.usart_hardware_flow_rts_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:1011   .text.usart_hardware_flow_rts_config:000000000000000a .L0 
     /tmp/ccS4paA3.s:1012   .text.usart_hardware_flow_rts_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:1019   .text.usart_hardware_flow_cts_config:0000000000000000 usart_hardware_flow_cts_config
     /tmp/ccS4paA3.s:1022   .text.usart_hardware_flow_cts_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1024   .text.usart_hardware_flow_cts_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1025   .text.usart_hardware_flow_cts_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1026   .text.usart_hardware_flow_cts_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1027   .text.usart_hardware_flow_cts_config:0000000000000000 .L0 
GAS LISTING /tmp/ccS4paA3.s 			page 44


     /tmp/ccS4paA3.s:1030   .text.usart_hardware_flow_cts_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:1031   .text.usart_hardware_flow_cts_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:1034   .text.usart_hardware_flow_cts_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:1035   .text.usart_hardware_flow_cts_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:1038   .text.usart_hardware_flow_cts_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:1039   .text.usart_hardware_flow_cts_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:1041   .text.usart_hardware_flow_cts_config:000000000000000a .L0 
     /tmp/ccS4paA3.s:1042   .text.usart_hardware_flow_cts_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:1049   .text.usart_dma_receive_config:0000000000000000 usart_dma_receive_config
     /tmp/ccS4paA3.s:1052   .text.usart_dma_receive_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1054   .text.usart_dma_receive_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1055   .text.usart_dma_receive_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1056   .text.usart_dma_receive_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1057   .text.usart_dma_receive_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1060   .text.usart_dma_receive_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:1061   .text.usart_dma_receive_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:1064   .text.usart_dma_receive_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:1065   .text.usart_dma_receive_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:1068   .text.usart_dma_receive_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:1069   .text.usart_dma_receive_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:1071   .text.usart_dma_receive_config:000000000000000a .L0 
     /tmp/ccS4paA3.s:1072   .text.usart_dma_receive_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:1079   .text.usart_dma_transmit_config:0000000000000000 usart_dma_transmit_config
     /tmp/ccS4paA3.s:1082   .text.usart_dma_transmit_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1084   .text.usart_dma_transmit_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1085   .text.usart_dma_transmit_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1086   .text.usart_dma_transmit_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1087   .text.usart_dma_transmit_config:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1090   .text.usart_dma_transmit_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:1091   .text.usart_dma_transmit_config:0000000000000002 .L0 
     /tmp/ccS4paA3.s:1094   .text.usart_dma_transmit_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:1095   .text.usart_dma_transmit_config:0000000000000006 .L0 
     /tmp/ccS4paA3.s:1098   .text.usart_dma_transmit_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:1099   .text.usart_dma_transmit_config:0000000000000008 .L0 
     /tmp/ccS4paA3.s:1101   .text.usart_dma_transmit_config:000000000000000a .L0 
     /tmp/ccS4paA3.s:1102   .text.usart_dma_transmit_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:1109   .text.usart_flag_get:0000000000000000 usart_flag_get
     /tmp/ccS4paA3.s:1112   .text.usart_flag_get:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1114   .text.usart_flag_get:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1115   .text.usart_flag_get:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1116   .text.usart_flag_get:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1122   .text.usart_flag_get:000000000000000c .L0 
     /tmp/ccS4paA3.s:1124   .text.usart_flag_get:0000000000000010 .L0 
     /tmp/ccS4paA3.s:1126   .text.usart_flag_get:0000000000000014 .L0 
     /tmp/ccS4paA3.s:1133   .text.usart_flag_clear:0000000000000000 usart_flag_clear
     /tmp/ccS4paA3.s:1136   .text.usart_flag_clear:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1138   .text.usart_flag_clear:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1139   .text.usart_flag_clear:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1140   .text.usart_flag_clear:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1146   .text.usart_flag_clear:000000000000000c .L0 
     /tmp/ccS4paA3.s:1149   .text.usart_flag_clear:0000000000000012 .L0 
     /tmp/ccS4paA3.s:1151   .text.usart_flag_clear:0000000000000016 .L0 
     /tmp/ccS4paA3.s:1154   .text.usart_flag_clear:000000000000001a .L0 
     /tmp/ccS4paA3.s:1155   .text.usart_flag_clear:000000000000001c .L0 
     /tmp/ccS4paA3.s:1162   .text.usart_interrupt_enable:0000000000000000 usart_interrupt_enable
     /tmp/ccS4paA3.s:1165   .text.usart_interrupt_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1167   .text.usart_interrupt_enable:0000000000000000 .L0 
GAS LISTING /tmp/ccS4paA3.s 			page 45


     /tmp/ccS4paA3.s:1168   .text.usart_interrupt_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1169   .text.usart_interrupt_enable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1175   .text.usart_interrupt_enable:000000000000000c .L0 
     /tmp/ccS4paA3.s:1179   .text.usart_interrupt_enable:0000000000000012 .L0 
     /tmp/ccS4paA3.s:1182   .text.usart_interrupt_enable:0000000000000016 .L0 
     /tmp/ccS4paA3.s:1183   .text.usart_interrupt_enable:0000000000000018 .L0 
     /tmp/ccS4paA3.s:1190   .text.usart_interrupt_disable:0000000000000000 usart_interrupt_disable
     /tmp/ccS4paA3.s:1193   .text.usart_interrupt_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1195   .text.usart_interrupt_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1196   .text.usart_interrupt_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1197   .text.usart_interrupt_disable:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1203   .text.usart_interrupt_disable:000000000000000c .L0 
     /tmp/ccS4paA3.s:1206   .text.usart_interrupt_disable:0000000000000012 .L0 
     /tmp/ccS4paA3.s:1208   .text.usart_interrupt_disable:0000000000000016 .L0 
     /tmp/ccS4paA3.s:1211   .text.usart_interrupt_disable:000000000000001a .L0 
     /tmp/ccS4paA3.s:1212   .text.usart_interrupt_disable:000000000000001c .L0 
     /tmp/ccS4paA3.s:1219   .text.usart_interrupt_flag_get:0000000000000000 usart_interrupt_flag_get
     /tmp/ccS4paA3.s:1222   .text.usart_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1224   .text.usart_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1225   .text.usart_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1226   .text.usart_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1227   .text.usart_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1229   .text.usart_interrupt_flag_get:0000000000000004 .L0 
     /tmp/ccS4paA3.s:1231   .text.usart_interrupt_flag_get:0000000000000008 .L0 
     /tmp/ccS4paA3.s:1234   .text.usart_interrupt_flag_get:000000000000000e .L0 
     /tmp/ccS4paA3.s:1237   .text.usart_interrupt_flag_get:0000000000000010 .L0 
     /tmp/ccS4paA3.s:1240   .text.usart_interrupt_flag_get:0000000000000012 .L0 
     /tmp/ccS4paA3.s:1241   .text.usart_interrupt_flag_get:0000000000000012 .L0 
     /tmp/ccS4paA3.s:1243   .text.usart_interrupt_flag_get:0000000000000014 .L0 
     /tmp/ccS4paA3.s:1247   .text.usart_interrupt_flag_get:000000000000001e .L0 
     /tmp/ccS4paA3.s:1250   .text.usart_interrupt_flag_get:0000000000000020 .L0 
     /tmp/ccS4paA3.s:1251   .text.usart_interrupt_flag_get:0000000000000020 .L0 
     /tmp/ccS4paA3.s:1253   .text.usart_interrupt_flag_get:0000000000000022 .L0 
     /tmp/ccS4paA3.s:1256   .text.usart_interrupt_flag_get:0000000000000026 .L0 
     /tmp/ccS4paA3.s:1258   .text.usart_interrupt_flag_get:0000000000000028 .L0 
     /tmp/ccS4paA3.s:1261   .text.usart_interrupt_flag_get:000000000000002c .L0 
     /tmp/ccS4paA3.s:1262   .text.usart_interrupt_flag_get:000000000000002e .L0 
     /tmp/ccS4paA3.s:1269   .text.usart_interrupt_flag_clear:0000000000000000 usart_interrupt_flag_clear
     /tmp/ccS4paA3.s:1272   .text.usart_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1274   .text.usart_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1275   .text.usart_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1276   .text.usart_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccS4paA3.s:1281   .text.usart_interrupt_flag_clear:0000000000000008 .L0 
     /tmp/ccS4paA3.s:1286   .text.usart_interrupt_flag_clear:0000000000000010 .L0 
     /tmp/ccS4paA3.s:1288   .text.usart_interrupt_flag_clear:0000000000000014 .L0 
     /tmp/ccS4paA3.s:1291   .text.usart_interrupt_flag_clear:0000000000000018 .L0 
     /tmp/ccS4paA3.s:1292   .text.usart_interrupt_flag_clear:000000000000001a .L0 
     /tmp/ccS4paA3.s:163    .text.usart_deinit:00000000000000ca .L0 
     /tmp/ccS4paA3.s:264    .text.usart_baudrate_set:0000000000000070 .L0 
     /tmp/ccS4paA3.s:288    .text.usart_parity_config:0000000000000010 .L0 
     /tmp/ccS4paA3.s:314    .text.usart_word_length_set:0000000000000012 .L0 
     /tmp/ccS4paA3.s:340    .text.usart_stop_bit_set:0000000000000012 .L0 
     /tmp/ccS4paA3.s:360    .text.usart_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:381    .text.usart_disable:000000000000000c .L0 
     /tmp/ccS4paA3.s:411    .text.usart_transmit_config:000000000000000a .L0 
     /tmp/ccS4paA3.s:441    .text.usart_receive_config:000000000000000a .L0 
     /tmp/ccS4paA3.s:461    .text.usart_data_transmit:0000000000000008 .L0 
GAS LISTING /tmp/ccS4paA3.s 			page 46


     /tmp/ccS4paA3.s:480    .text.usart_data_receive:0000000000000008 .L0 
     /tmp/ccS4paA3.s:508    .text.usart_address_config:0000000000000010 .L0 
     /tmp/ccS4paA3.s:527    .text.usart_mute_mode_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:546    .text.usart_mute_mode_disable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:572    .text.usart_mute_mode_wakeup_config:0000000000000014 .L0 
     /tmp/ccS4paA3.s:592    .text.usart_lin_mode_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:613    .text.usart_lin_mode_disable:000000000000000c .L0 
     /tmp/ccS4paA3.s:641    .text.usart_lin_break_detection_length_config:0000000000000014 .L0 
     /tmp/ccS4paA3.s:660    .text.usart_send_break:000000000000000a .L0 
     /tmp/ccS4paA3.s:679    .text.usart_halfduplex_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:698    .text.usart_halfduplex_disable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:719    .text.usart_synchronous_clock_enable:000000000000000e .L0 
     /tmp/ccS4paA3.s:740    .text.usart_synchronous_clock_disable:000000000000000e .L0 
     /tmp/ccS4paA3.s:783    .text.usart_synchronous_clock_config:000000000000001c .L0 
     /tmp/ccS4paA3.s:818    .text.usart_guard_time_config:000000000000001c .L0 
     /tmp/ccS4paA3.s:837    .text.usart_smartcard_mode_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:856    .text.usart_smartcard_mode_disable:000000000000000a .L0 
     /tmp/ccS4paA3.s:875    .text.usart_smartcard_mode_nack_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:894    .text.usart_smartcard_mode_nack_disable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:913    .text.usart_irda_mode_enable:000000000000000a .L0 
     /tmp/ccS4paA3.s:932    .text.usart_irda_mode_disable:0000000000000008 .L0 
     /tmp/ccS4paA3.s:957    .text.usart_prescaler_config:0000000000000010 .L0 
     /tmp/ccS4paA3.s:985    .text.usart_irda_lowpower_config:0000000000000010 .L0 
     /tmp/ccS4paA3.s:1015   .text.usart_hardware_flow_rts_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:1045   .text.usart_hardware_flow_cts_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:1075   .text.usart_dma_receive_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:1105   .text.usart_dma_transmit_config:000000000000000c .L0 
     /tmp/ccS4paA3.s:1129   .text.usart_flag_get:0000000000000014 .L0 
     /tmp/ccS4paA3.s:1158   .text.usart_flag_clear:000000000000001c .L0 
     /tmp/ccS4paA3.s:1186   .text.usart_interrupt_enable:0000000000000018 .L0 
     /tmp/ccS4paA3.s:1215   .text.usart_interrupt_disable:000000000000001c .L0 
     /tmp/ccS4paA3.s:1265   .text.usart_interrupt_flag_get:000000000000002e .L0 
     /tmp/ccS4paA3.s:1295   .text.usart_interrupt_flag_clear:000000000000001a .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/ccS4paA3.s:84     .text.usart_deinit:0000000000000070 .L2
     /tmp/ccS4paA3.s:56     .text.usart_deinit:0000000000000040 .L10
     /tmp/ccS4paA3.s:106    .text.usart_deinit:000000000000008c .L7
     /tmp/ccS4paA3.s:128    .text.usart_deinit:00000000000000a8 .L1
     /tmp/ccS4paA3.s:139    .text.usart_deinit:00000000000000ae .L4
     /tmp/ccS4paA3.s:253    .text.usart_baudrate_set:0000000000000064 .L12
     /tmp/ccS4paA3.s:241    .text.usart_baudrate_set:0000000000000050 .L20
     /tmp/ccS4paA3.s:250    .text.usart_baudrate_set:0000000000000060 .L15
     /tmp/ccS4paA3.s:206    .text.usart_baudrate_set:0000000000000036 .L14
     /tmp/ccS4paA3.s:1259   .text.usart_interrupt_flag_get:000000000000002c .L60
     /tmp/ccS4paA3.s:3017   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccS4paA3.s:4659   .debug_str:00000000000008a1 .LASF136
     /tmp/ccS4paA3.s:4541   .debug_str:00000000000004d9 .LASF137
     /tmp/ccS4paA3.s:4533   .debug_str:000000000000047b .LASF138
     /tmp/ccS4paA3.s:4297   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/ccS4paA3.s:4387   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccS4paA3.s:4405   .debug_str:0000000000000094 .LASF0
     /tmp/ccS4paA3.s:4643   .debug_str:0000000000000811 .LASF1
     /tmp/ccS4paA3.s:4587   .debug_str:000000000000063f .LASF4
     /tmp/ccS4paA3.s:4615   .debug_str:000000000000073c .LASF2
     /tmp/ccS4paA3.s:4563   .debug_str:00000000000005c4 .LASF3
     /tmp/ccS4paA3.s:4455   .debug_str:0000000000000234 .LASF5
     /tmp/ccS4paA3.s:4645   .debug_str:000000000000081d .LASF6
GAS LISTING /tmp/ccS4paA3.s 			page 47


     /tmp/ccS4paA3.s:4567   .debug_str:00000000000005d8 .LASF7
     /tmp/ccS4paA3.s:4617   .debug_str:000000000000074a .LASF8
     /tmp/ccS4paA3.s:4601   .debug_str:00000000000006aa .LASF9
     /tmp/ccS4paA3.s:4517   .debug_str:0000000000000414 .LASF10
     /tmp/ccS4paA3.s:4447   .debug_str:00000000000001f4 .LASF11
     /tmp/ccS4paA3.s:4503   .debug_str:00000000000003af .LASF12
     /tmp/ccS4paA3.s:4549   .debug_str:000000000000053e .LASF13
     /tmp/ccS4paA3.s:4429   .debug_str:0000000000000156 .LASF14
     /tmp/ccS4paA3.s:4579   .debug_str:0000000000000624 .LASF15
     /tmp/ccS4paA3.s:4415   .debug_str:00000000000000eb .LASF16
     /tmp/ccS4paA3.s:4507   .debug_str:00000000000003cc .LASF17
     /tmp/ccS4paA3.s:4471   .debug_str:00000000000002a5 .LASF18
     /tmp/ccS4paA3.s:4641   .debug_str:0000000000000803 .LASF19
     /tmp/ccS4paA3.s:4515   .debug_str:0000000000000406 .LASF20
     /tmp/ccS4paA3.s:4401   .debug_str:000000000000007b .LASF21
     /tmp/ccS4paA3.s:4557   .debug_str:0000000000000582 .LASF22
     /tmp/ccS4paA3.s:4437   .debug_str:000000000000019b .LASF23
     /tmp/ccS4paA3.s:4625   .debug_str:000000000000078e .LASF24
     /tmp/ccS4paA3.s:4409   .debug_str:00000000000000bc .LASF25
     /tmp/ccS4paA3.s:4561   .debug_str:00000000000005b8 .LASF26
     /tmp/ccS4paA3.s:4597   .debug_str:000000000000067f .LASF27
     /tmp/ccS4paA3.s:4479   .debug_str:00000000000002f5 .LASF28
     /tmp/ccS4paA3.s:4591   .debug_str:0000000000000657 .LASF29
     /tmp/ccS4paA3.s:4477   .debug_str:00000000000002e8 .LASF30
     /tmp/ccS4paA3.s:4623   .debug_str:0000000000000782 .LASF31
     /tmp/ccS4paA3.s:4493   .debug_str:000000000000035e .LASF32
     /tmp/ccS4paA3.s:4573   .debug_str:00000000000005f5 .LASF33
     /tmp/ccS4paA3.s:4457   .debug_str:000000000000023f .LASF34
     /tmp/ccS4paA3.s:4647   .debug_str:0000000000000830 .LASF35
     /tmp/ccS4paA3.s:4519   .debug_str:0000000000000422 .LASF36
     /tmp/ccS4paA3.s:4403   .debug_str:0000000000000089 .LASF37
     /tmp/ccS4paA3.s:4565   .debug_str:00000000000005ce .LASF38
     /tmp/ccS4paA3.s:4511   .debug_str:00000000000003de .LASF39
     /tmp/ccS4paA3.s:4397   .debug_str:000000000000005e .LASF40
     /tmp/ccS4paA3.s:4543   .debug_str:000000000000051c .LASF41
     /tmp/ccS4paA3.s:4427   .debug_str:0000000000000149 .LASF42
     /tmp/ccS4paA3.s:4595   .debug_str:0000000000000672 .LASF43
     /tmp/ccS4paA3.s:4469   .debug_str:0000000000000299 .LASF44
     /tmp/ccS4paA3.s:4637   .debug_str:00000000000007e1 .LASF45
     /tmp/ccS4paA3.s:4589   .debug_str:0000000000000649 .LASF46
     /tmp/ccS4paA3.s:4521   .debug_str:000000000000042d .LASF47
     /tmp/ccS4paA3.s:4433   .debug_str:000000000000016f .LASF48
     /tmp/ccS4paA3.s:4535   .debug_str:00000000000004ad .LASF49
     /tmp/ccS4paA3.s:4463   .debug_str:000000000000027a .LASF50
     /tmp/ccS4paA3.s:4583   .debug_str:000000000000062f .LASF51
     /tmp/ccS4paA3.s:4585   .debug_str:0000000000000637 .LASF52
     /tmp/ccS4paA3.s:4545   .debug_str:0000000000000529 .LASF53
     /tmp/ccS4paA3.s:4577   .debug_str:0000000000000614 .LASF54
     /tmp/ccS4paA3.s:4631   .debug_str:00000000000007a9 .LASF55
     /tmp/ccS4paA3.s:4571   .debug_str:00000000000005e6 .LASF56
     /tmp/ccS4paA3.s:4657   .debug_str:0000000000000893 .LASF57
     /tmp/ccS4paA3.s:4635   .debug_str:00000000000007d1 .LASF58
     /tmp/ccS4paA3.s:4465   .debug_str:0000000000000281 .LASF59
     /tmp/ccS4paA3.s:4481   .debug_str:0000000000000303 .LASF60
     /tmp/ccS4paA3.s:4399   .debug_str:000000000000006b .LASF61
     /tmp/ccS4paA3.s:4491   .debug_str:000000000000034e .LASF62
     /tmp/ccS4paA3.s:4431   .debug_str:000000000000015f .LASF63
GAS LISTING /tmp/ccS4paA3.s 			page 48


     /tmp/ccS4paA3.s:4651   .debug_str:000000000000085e .LASF64
     /tmp/ccS4paA3.s:4513   .debug_str:00000000000003eb .LASF70
     /tmp/ccS4paA3.s:1270   .text.usart_interrupt_flag_clear:0000000000000000 .LFB44
     /tmp/ccS4paA3.s:1293   .text.usart_interrupt_flag_clear:000000000000001a .LFE44
     /tmp/ccS4paA3.s:4525   .debug_str:0000000000000458 .LASF65
     /tmp/ccS4paA3.s:3488   .debug_loc:0000000000000000 .LLST34
     /tmp/ccS4paA3.s:4581   .debug_str:000000000000062a .LASF66
     /tmp/ccS4paA3.s:3502   .debug_loc:0000000000000021 .LLST35
     /tmp/ccS4paA3.s:4611   .debug_str:000000000000070c .LASF74
     /tmp/ccS4paA3.s:1220   .text.usart_interrupt_flag_get:0000000000000000 .LFB43
     /tmp/ccS4paA3.s:1263   .text.usart_interrupt_flag_get:000000000000002e .LFE43
     /tmp/ccS4paA3.s:3516   .debug_loc:0000000000000042 .LLST31
     /tmp/ccS4paA3.s:4439   .debug_str:00000000000001a9 .LASF67
     /tmp/ccS4paA3.s:4527   .debug_str:0000000000000465 .LASF68
     /tmp/ccS4paA3.s:3530   .debug_loc:0000000000000063 .LLST32
     /tmp/ccS4paA3.s:4663   .debug_str:0000000000000944 .LASF69
     /tmp/ccS4paA3.s:3551   .debug_loc:000000000000008b .LLST33
     /tmp/ccS4paA3.s:4633   .debug_str:00000000000007b9 .LASF71
     /tmp/ccS4paA3.s:1191   .text.usart_interrupt_disable:0000000000000000 .LFB42
     /tmp/ccS4paA3.s:1213   .text.usart_interrupt_disable:000000000000001c .LFE42
     /tmp/ccS4paA3.s:3580   .debug_loc:00000000000000c2 .LLST30
     /tmp/ccS4paA3.s:4609   .debug_str:00000000000006f5 .LASF72
     /tmp/ccS4paA3.s:1163   .text.usart_interrupt_enable:0000000000000000 .LFB41
     /tmp/ccS4paA3.s:1184   .text.usart_interrupt_enable:0000000000000018 .LFE41
     /tmp/ccS4paA3.s:3594   .debug_loc:00000000000000e3 .LLST28
     /tmp/ccS4paA3.s:3608   .debug_loc:0000000000000104 .LLST29
     /tmp/ccS4paA3.s:4441   .debug_str:00000000000001b2 .LASF73
     /tmp/ccS4paA3.s:1134   .text.usart_flag_clear:0000000000000000 .LFB40
     /tmp/ccS4paA3.s:1156   .text.usart_flag_clear:000000000000001c .LFE40
     /tmp/ccS4paA3.s:3622   .debug_loc:0000000000000125 .LLST27
     /tmp/ccS4paA3.s:4551   .debug_str:0000000000000547 .LASF75
     /tmp/ccS4paA3.s:1110   .text.usart_flag_get:0000000000000000 .LFB39
     /tmp/ccS4paA3.s:1127   .text.usart_flag_get:0000000000000014 .LFE39
     /tmp/ccS4paA3.s:3636   .debug_loc:0000000000000146 .LLST26
     /tmp/ccS4paA3.s:4501   .debug_str:0000000000000395 .LASF76
     /tmp/ccS4paA3.s:1080   .text.usart_dma_transmit_config:0000000000000000 .LFB38
     /tmp/ccS4paA3.s:1103   .text.usart_dma_transmit_config:000000000000000c .LFE38
     /tmp/ccS4paA3.s:4531   .debug_str:0000000000000474 .LASF77
     /tmp/ccS4paA3.s:3650   .debug_loc:0000000000000167 .LLST25
     /tmp/ccS4paA3.s:4413   .debug_str:00000000000000d2 .LASF78
     /tmp/ccS4paA3.s:1050   .text.usart_dma_receive_config:0000000000000000 .LFB37
     /tmp/ccS4paA3.s:1073   .text.usart_dma_receive_config:000000000000000c .LFE37
     /tmp/ccS4paA3.s:3662   .debug_loc:0000000000000186 .LLST24
     /tmp/ccS4paA3.s:4389   .debug_str:0000000000000000 .LASF79
     /tmp/ccS4paA3.s:1020   .text.usart_hardware_flow_cts_config:0000000000000000 .LFB36
     /tmp/ccS4paA3.s:1043   .text.usart_hardware_flow_cts_config:000000000000000c .LFE36
     /tmp/ccS4paA3.s:4395   .debug_str:0000000000000054 .LASF80
     /tmp/ccS4paA3.s:3674   .debug_loc:00000000000001a5 .LLST23
     /tmp/ccS4paA3.s:4523   .debug_str:0000000000000439 .LASF81
     /tmp/ccS4paA3.s:990    .text.usart_hardware_flow_rts_config:0000000000000000 .LFB35
     /tmp/ccS4paA3.s:1013   .text.usart_hardware_flow_rts_config:000000000000000c .LFE35
     /tmp/ccS4paA3.s:4411   .debug_str:00000000000000c8 .LASF82
     /tmp/ccS4paA3.s:3686   .debug_loc:00000000000001c4 .LLST22
     /tmp/ccS4paA3.s:4407   .debug_str:00000000000000a1 .LASF83
     /tmp/ccS4paA3.s:962    .text.usart_irda_lowpower_config:0000000000000000 .LFB34
     /tmp/ccS4paA3.s:983    .text.usart_irda_lowpower_config:0000000000000010 .LFE34
     /tmp/ccS4paA3.s:4529   .debug_str:000000000000046f .LASF84
GAS LISTING /tmp/ccS4paA3.s 			page 49


     /tmp/ccS4paA3.s:3698   .debug_loc:00000000000001e3 .LLST21
     /tmp/ccS4paA3.s:4613   .debug_str:0000000000000725 .LASF85
     /tmp/ccS4paA3.s:937    .text.usart_prescaler_config:0000000000000000 .LFB33
     /tmp/ccS4paA3.s:955    .text.usart_prescaler_config:0000000000000010 .LFE33
     /tmp/ccS4paA3.s:3712   .debug_loc:0000000000000204 .LLST20
     /tmp/ccS4paA3.s:4421   .debug_str:0000000000000105 .LASF86
     /tmp/ccS4paA3.s:918    .text.usart_irda_mode_disable:0000000000000000 .LFB32
     /tmp/ccS4paA3.s:930    .text.usart_irda_mode_disable:0000000000000008 .LFE32
     /tmp/ccS4paA3.s:4619   .debug_str:0000000000000755 .LASF87
     /tmp/ccS4paA3.s:899    .text.usart_irda_mode_enable:0000000000000000 .LFB31
     /tmp/ccS4paA3.s:911    .text.usart_irda_mode_enable:000000000000000a .LFE31
     /tmp/ccS4paA3.s:4649   .debug_str:000000000000083c .LASF88
     /tmp/ccS4paA3.s:880    .text.usart_smartcard_mode_nack_disable:0000000000000000 .LFB30
     /tmp/ccS4paA3.s:892    .text.usart_smartcard_mode_nack_disable:0000000000000008 .LFE30
     /tmp/ccS4paA3.s:4391   .debug_str:000000000000001f .LASF89
     /tmp/ccS4paA3.s:861    .text.usart_smartcard_mode_nack_enable:0000000000000000 .LFB29
     /tmp/ccS4paA3.s:873    .text.usart_smartcard_mode_nack_enable:000000000000000a .LFE29
     /tmp/ccS4paA3.s:4599   .debug_str:000000000000068d .LASF90
     /tmp/ccS4paA3.s:842    .text.usart_smartcard_mode_disable:0000000000000000 .LFB28
     /tmp/ccS4paA3.s:854    .text.usart_smartcard_mode_disable:000000000000000a .LFE28
     /tmp/ccS4paA3.s:4603   .debug_str:00000000000006bc .LASF91
     /tmp/ccS4paA3.s:823    .text.usart_smartcard_mode_enable:0000000000000000 .LFB27
     /tmp/ccS4paA3.s:835    .text.usart_smartcard_mode_enable:000000000000000a .LFE27
     /tmp/ccS4paA3.s:4655   .debug_str:000000000000087b .LASF92
     /tmp/ccS4paA3.s:788    .text.usart_guard_time_config:0000000000000000 .LFB26
     /tmp/ccS4paA3.s:816    .text.usart_guard_time_config:000000000000001c .LFE26
     /tmp/ccS4paA3.s:4449   .debug_str:000000000000020b .LASF93
     /tmp/ccS4paA3.s:3726   .debug_loc:0000000000000225 .LLST19
     /tmp/ccS4paA3.s:4553   .debug_str:0000000000000556 .LASF94
     /tmp/ccS4paA3.s:745    .text.usart_synchronous_clock_config:0000000000000000 .LFB25
     /tmp/ccS4paA3.s:781    .text.usart_synchronous_clock_config:000000000000001c .LFE25
     /tmp/ccS4paA3.s:4451   .debug_str:0000000000000210 .LASF95
     /tmp/ccS4paA3.s:3740   .debug_loc:0000000000000246 .LLST15
     /tmp/ccS4paA3.s:3754   .debug_loc:0000000000000267 .LLST16
     /tmp/ccS4paA3.s:3768   .debug_loc:0000000000000288 .LLST17
     /tmp/ccS4paA3.s:3782   .debug_loc:00000000000002a9 .LLST18
     /tmp/ccS4paA3.s:4475   .debug_str:00000000000002c8 .LASF96
     /tmp/ccS4paA3.s:724    .text.usart_synchronous_clock_disable:0000000000000000 .LFB24
     /tmp/ccS4paA3.s:738    .text.usart_synchronous_clock_disable:000000000000000e .LFE24
     /tmp/ccS4paA3.s:4453   .debug_str:0000000000000215 .LASF97
     /tmp/ccS4paA3.s:703    .text.usart_synchronous_clock_enable:0000000000000000 .LFB23
     /tmp/ccS4paA3.s:717    .text.usart_synchronous_clock_enable:000000000000000e .LFE23
     /tmp/ccS4paA3.s:4443   .debug_str:00000000000001c3 .LASF98
     /tmp/ccS4paA3.s:684    .text.usart_halfduplex_disable:0000000000000000 .LFB22
     /tmp/ccS4paA3.s:696    .text.usart_halfduplex_disable:0000000000000008 .LFE22
     /tmp/ccS4paA3.s:4445   .debug_str:00000000000001dc .LASF99
     /tmp/ccS4paA3.s:665    .text.usart_halfduplex_enable:0000000000000000 .LFB21
     /tmp/ccS4paA3.s:677    .text.usart_halfduplex_enable:000000000000000a .LFE21
     /tmp/ccS4paA3.s:4537   .debug_str:00000000000004b4 .LASF100
     /tmp/ccS4paA3.s:646    .text.usart_send_break:0000000000000000 .LFB20
     /tmp/ccS4paA3.s:658    .text.usart_send_break:000000000000000a .LFE20
     /tmp/ccS4paA3.s:4559   .debug_str:0000000000000590 .LASF101
     /tmp/ccS4paA3.s:618    .text.usart_lin_break_detection_length_config:0000000000000000 .LFB19
     /tmp/ccS4paA3.s:639    .text.usart_lin_break_detection_length_config:0000000000000014 .LFE19
     /tmp/ccS4paA3.s:4489   .debug_str:0000000000000348 .LASF102
     /tmp/ccS4paA3.s:3798   .debug_loc:00000000000002d3 .LLST14
     /tmp/ccS4paA3.s:4485   .debug_str:000000000000032c .LASF103
GAS LISTING /tmp/ccS4paA3.s 			page 50


     /tmp/ccS4paA3.s:597    .text.usart_lin_mode_disable:0000000000000000 .LFB18
     /tmp/ccS4paA3.s:611    .text.usart_lin_mode_disable:000000000000000c .LFE18
     /tmp/ccS4paA3.s:4621   .debug_str:000000000000076c .LASF104
     /tmp/ccS4paA3.s:577    .text.usart_lin_mode_enable:0000000000000000 .LFB17
     /tmp/ccS4paA3.s:590    .text.usart_lin_mode_enable:000000000000000a .LFE17
     /tmp/ccS4paA3.s:4435   .debug_str:000000000000017d .LASF105
     /tmp/ccS4paA3.s:551    .text.usart_mute_mode_wakeup_config:0000000000000000 .LFB16
     /tmp/ccS4paA3.s:570    .text.usart_mute_mode_wakeup_config:0000000000000014 .LFE16
     /tmp/ccS4paA3.s:4417   .debug_str:00000000000000f6 .LASF106
     /tmp/ccS4paA3.s:4483   .debug_str:0000000000000314 .LASF107
     /tmp/ccS4paA3.s:532    .text.usart_mute_mode_disable:0000000000000000 .LFB15
     /tmp/ccS4paA3.s:544    .text.usart_mute_mode_disable:0000000000000008 .LFE15
     /tmp/ccS4paA3.s:4459   .debug_str:000000000000024b .LASF108
     /tmp/ccS4paA3.s:513    .text.usart_mute_mode_enable:0000000000000000 .LFB14
     /tmp/ccS4paA3.s:525    .text.usart_mute_mode_enable:000000000000000a .LFE14
     /tmp/ccS4paA3.s:4505   .debug_str:00000000000003b7 .LASF109
     /tmp/ccS4paA3.s:485    .text.usart_address_config:0000000000000000 .LFB13
     /tmp/ccS4paA3.s:506    .text.usart_address_config:0000000000000010 .LFE13
     /tmp/ccS4paA3.s:4627   .debug_str:000000000000079b .LASF110
     /tmp/ccS4paA3.s:3812   .debug_loc:00000000000002f4 .LLST13
     /tmp/ccS4paA3.s:4425   .debug_str:0000000000000136 .LASF111
     /tmp/ccS4paA3.s:466    .text.usart_data_receive:0000000000000000 .LFB12
     /tmp/ccS4paA3.s:478    .text.usart_data_receive:0000000000000008 .LFE12
     /tmp/ccS4paA3.s:3826   .debug_loc:0000000000000315 .LLST12
     /tmp/ccS4paA3.s:4393   .debug_str:0000000000000040 .LASF112
     /tmp/ccS4paA3.s:446    .text.usart_data_transmit:0000000000000000 .LFB11
     /tmp/ccS4paA3.s:459    .text.usart_data_transmit:0000000000000008 .LFE11
     /tmp/ccS4paA3.s:4495   .debug_str:000000000000036a .LASF113
     /tmp/ccS4paA3.s:3840   .debug_loc:0000000000000336 .LLST11
     /tmp/ccS4paA3.s:4473   .debug_str:00000000000002b3 .LASF114
     /tmp/ccS4paA3.s:416    .text.usart_receive_config:0000000000000000 .LFB10
     /tmp/ccS4paA3.s:439    .text.usart_receive_config:000000000000000a .LFE10
     /tmp/ccS4paA3.s:4629   .debug_str:00000000000007a0 .LASF115
     /tmp/ccS4paA3.s:3854   .debug_loc:0000000000000357 .LLST10
     /tmp/ccS4paA3.s:4607   .debug_str:00000000000006df .LASF116
     /tmp/ccS4paA3.s:386    .text.usart_transmit_config:0000000000000000 .LFB9
     /tmp/ccS4paA3.s:409    .text.usart_transmit_config:000000000000000a .LFE9
     /tmp/ccS4paA3.s:4547   .debug_str:0000000000000535 .LASF117
     /tmp/ccS4paA3.s:3866   .debug_loc:0000000000000376 .LLST9
     /tmp/ccS4paA3.s:4593   .debug_str:0000000000000664 .LASF118
     /tmp/ccS4paA3.s:365    .text.usart_disable:0000000000000000 .LFB8
     /tmp/ccS4paA3.s:379    .text.usart_disable:000000000000000c .LFE8
     /tmp/ccS4paA3.s:4653   .debug_str:000000000000086e .LASF119
     /tmp/ccS4paA3.s:345    .text.usart_enable:0000000000000000 .LFB7
     /tmp/ccS4paA3.s:358    .text.usart_enable:000000000000000a .LFE7
     /tmp/ccS4paA3.s:4499   .debug_str:0000000000000382 .LASF120
     /tmp/ccS4paA3.s:319    .text.usart_stop_bit_set:0000000000000000 .LFB6
     /tmp/ccS4paA3.s:338    .text.usart_stop_bit_set:0000000000000012 .LFE6
     /tmp/ccS4paA3.s:4605   .debug_str:00000000000006d8 .LASF121
     /tmp/ccS4paA3.s:4639   .debug_str:00000000000007ed .LASF122
     /tmp/ccS4paA3.s:293    .text.usart_word_length_set:0000000000000000 .LFB5
     /tmp/ccS4paA3.s:312    .text.usart_word_length_set:0000000000000012 .LFE5
     /tmp/ccS4paA3.s:4569   .debug_str:00000000000005e1 .LASF123
     /tmp/ccS4paA3.s:4539   .debug_str:00000000000004c5 .LASF124
     /tmp/ccS4paA3.s:269    .text.usart_parity_config:0000000000000000 .LFB4
     /tmp/ccS4paA3.s:286    .text.usart_parity_config:0000000000000010 .LFE4
     /tmp/ccS4paA3.s:4661   .debug_str:000000000000093a .LASF125
GAS LISTING /tmp/ccS4paA3.s 			page 51


     /tmp/ccS4paA3.s:4575   .debug_str:0000000000000601 .LASF126
     /tmp/ccS4paA3.s:168    .text.usart_baudrate_set:0000000000000000 .LFB3
     /tmp/ccS4paA3.s:262    .text.usart_baudrate_set:0000000000000070 .LFE3
     /tmp/ccS4paA3.s:3878   .debug_loc:0000000000000395 .LLST2
     /tmp/ccS4paA3.s:3901   .debug_loc:00000000000003cd .LLST3
     /tmp/ccS4paA3.s:4665   .debug_str:000000000000094f .LASF127
     /tmp/ccS4paA3.s:3923   .debug_loc:0000000000000404 .LLST4
     /tmp/ccS4paA3.s:4487   .debug_str:0000000000000343 .LASF128
     /tmp/ccS4paA3.s:3945   .debug_loc:000000000000043b .LLST5
     /tmp/ccS4paA3.s:4467   .debug_str:0000000000000292 .LASF129
     /tmp/ccS4paA3.s:3966   .debug_loc:0000000000000471 .LLST6
     /tmp/ccS4paA3.s:4419   .debug_str:00000000000000fe .LASF130
     /tmp/ccS4paA3.s:4002   .debug_loc:00000000000004b0 .LLST7
     /tmp/ccS4paA3.s:4509   .debug_str:00000000000003d9 .LASF131
     /tmp/ccS4paA3.s:4037   .debug_loc:00000000000004ed .LLST8
     /tmp/ccS4paA3.s:204    .text.usart_baudrate_set:0000000000000036 .LVL18
     /tmp/ccS4paA3.s:258    .text.usart_baudrate_set:000000000000006e .LVL25
     /tmp/ccS4paA3.s:4555   .debug_str:0000000000000575 .LASF132
     /tmp/ccS4paA3.s:14     .text.usart_deinit:0000000000000000 .LFB2
     /tmp/ccS4paA3.s:161    .text.usart_deinit:00000000000000ca .LFE2
     /tmp/ccS4paA3.s:4074   .debug_loc:0000000000000533 .LLST0
     /tmp/ccS4paA3.s:4142   .debug_loc:00000000000005d7 .LLST1
     /tmp/ccS4paA3.s:41     .text.usart_deinit:0000000000000030 .LVL2
     /tmp/ccS4paA3.s:55     .text.usart_deinit:0000000000000040 .LVL3
     /tmp/ccS4paA3.s:69     .text.usart_deinit:0000000000000060 .LVL5
     /tmp/ccS4paA3.s:83     .text.usart_deinit:0000000000000070 .LVL6
     /tmp/ccS4paA3.s:91     .text.usart_deinit:000000000000007c .LVL8
     /tmp/ccS4paA3.s:105    .text.usart_deinit:000000000000008c .LVL9
     /tmp/ccS4paA3.s:113    .text.usart_deinit:0000000000000098 .LVL11
     /tmp/ccS4paA3.s:127    .text.usart_deinit:00000000000000a8 .LVL12
     /tmp/ccS4paA3.s:146    .text.usart_deinit:00000000000000ba .LVL14
     /tmp/ccS4paA3.s:159    .text.usart_deinit:00000000000000ca .LVL15
     /tmp/ccS4paA3.s:4497   .debug_str:000000000000036f .LASF133
     /tmp/ccS4paA3.s:4461   .debug_str:0000000000000262 .LASF134
     /tmp/ccS4paA3.s:4423   .debug_str:000000000000011d .LASF135
     /tmp/ccS4paA3.s:1273   .text.usart_interrupt_flag_clear:0000000000000000 .LVL106
     /tmp/ccS4paA3.s:1278   .text.usart_interrupt_flag_clear:0000000000000006 .LVL107
     /tmp/ccS4paA3.s:1282   .text.usart_interrupt_flag_clear:000000000000000a .LVL108
     /tmp/ccS4paA3.s:1223   .text.usart_interrupt_flag_get:0000000000000000 .LVL101
     /tmp/ccS4paA3.s:1235   .text.usart_interrupt_flag_get:0000000000000010 .LVL102
     /tmp/ccS4paA3.s:1238   .text.usart_interrupt_flag_get:0000000000000012 .LVL103
     /tmp/ccS4paA3.s:1248   .text.usart_interrupt_flag_get:0000000000000020 .LVL104
     /tmp/ccS4paA3.s:1254   .text.usart_interrupt_flag_get:0000000000000026 .LVL105
     /tmp/ccS4paA3.s:1194   .text.usart_interrupt_disable:0000000000000000 .LVL99
     /tmp/ccS4paA3.s:1200   .text.usart_interrupt_disable:000000000000000a .LVL100
     /tmp/ccS4paA3.s:1166   .text.usart_interrupt_enable:0000000000000000 .LVL96
     /tmp/ccS4paA3.s:1172   .text.usart_interrupt_enable:000000000000000a .LVL97
     /tmp/ccS4paA3.s:1177   .text.usart_interrupt_enable:0000000000000012 .LVL98
     /tmp/ccS4paA3.s:1137   .text.usart_flag_clear:0000000000000000 .LVL94
     /tmp/ccS4paA3.s:1143   .text.usart_flag_clear:000000000000000a .LVL95
     /tmp/ccS4paA3.s:1113   .text.usart_flag_get:0000000000000000 .LVL92
     /tmp/ccS4paA3.s:1120   .text.usart_flag_get:000000000000000c .LVL93
     /tmp/ccS4paA3.s:1083   .text.usart_dma_transmit_config:0000000000000000 .LVL88
     /tmp/ccS4paA3.s:1088   .text.usart_dma_transmit_config:0000000000000002 .LVL89
     /tmp/ccS4paA3.s:1053   .text.usart_dma_receive_config:0000000000000000 .LVL84
     /tmp/ccS4paA3.s:1058   .text.usart_dma_receive_config:0000000000000002 .LVL85
     /tmp/ccS4paA3.s:1023   .text.usart_hardware_flow_cts_config:0000000000000000 .LVL80
GAS LISTING /tmp/ccS4paA3.s 			page 52


     /tmp/ccS4paA3.s:1028   .text.usart_hardware_flow_cts_config:0000000000000002 .LVL81
     /tmp/ccS4paA3.s:993    .text.usart_hardware_flow_rts_config:0000000000000000 .LVL76
     /tmp/ccS4paA3.s:998    .text.usart_hardware_flow_rts_config:0000000000000002 .LVL77
     /tmp/ccS4paA3.s:965    .text.usart_irda_lowpower_config:0000000000000000 .LVL74
     /tmp/ccS4paA3.s:971    .text.usart_irda_lowpower_config:0000000000000004 .LVL75
     /tmp/ccS4paA3.s:940    .text.usart_prescaler_config:0000000000000000 .LVL72
     /tmp/ccS4paA3.s:950    .text.usart_prescaler_config:000000000000000c .LVL73
     /tmp/ccS4paA3.s:791    .text.usart_guard_time_config:0000000000000000 .LVL64
     /tmp/ccS4paA3.s:806    .text.usart_guard_time_config:0000000000000012 .LVL65
     /tmp/ccS4paA3.s:748    .text.usart_synchronous_clock_config:0000000000000000 .LVL57
     /tmp/ccS4paA3.s:765    .text.usart_synchronous_clock_config:0000000000000010 .LVL61
     /tmp/ccS4paA3.s:757    .text.usart_synchronous_clock_config:0000000000000006 .LVL59
     /tmp/ccS4paA3.s:760    .text.usart_synchronous_clock_config:000000000000000a .LVL60
     /tmp/ccS4paA3.s:753    .text.usart_synchronous_clock_config:0000000000000002 .LVL58
     /tmp/ccS4paA3.s:774    .text.usart_synchronous_clock_config:0000000000000018 .LVL63
     /tmp/ccS4paA3.s:621    .text.usart_lin_break_detection_length_config:0000000000000000 .LVL50
     /tmp/ccS4paA3.s:627    .text.usart_lin_break_detection_length_config:0000000000000006 .LVL51
     /tmp/ccS4paA3.s:488    .text.usart_address_config:0000000000000000 .LVL43
     /tmp/ccS4paA3.s:494    .text.usart_address_config:0000000000000004 .LVL44
     /tmp/ccS4paA3.s:469    .text.usart_data_receive:0000000000000000 .LVL41
     /tmp/ccS4paA3.s:473    .text.usart_data_receive:0000000000000002 .LVL42
     /tmp/ccS4paA3.s:449    .text.usart_data_transmit:0000000000000000 .LVL39
     /tmp/ccS4paA3.s:453    .text.usart_data_transmit:0000000000000004 .LVL40
     /tmp/ccS4paA3.s:419    .text.usart_receive_config:0000000000000000 .LVL35
     /tmp/ccS4paA3.s:424    .text.usart_receive_config:0000000000000002 .LVL36
     /tmp/ccS4paA3.s:389    .text.usart_transmit_config:0000000000000000 .LVL31
     /tmp/ccS4paA3.s:394    .text.usart_transmit_config:0000000000000002 .LVL32
     /tmp/ccS4paA3.s:176    .text.usart_baudrate_set:0000000000000002 .LCFI12
     /tmp/ccS4paA3.s:237    .text.usart_baudrate_set:000000000000004e .LCFI13
     /tmp/ccS4paA3.s:242    .text.usart_baudrate_set:0000000000000050 .LCFI14
     /tmp/ccS4paA3.s:171    .text.usart_baudrate_set:0000000000000000 .LVL16
     /tmp/ccS4paA3.s:202    .text.usart_baudrate_set:000000000000002e .LVL17
     /tmp/ccS4paA3.s:235    .text.usart_baudrate_set:000000000000004c .LVL23
     /tmp/ccS4paA3.s:240    .text.usart_baudrate_set:0000000000000050 .LVL24
     /tmp/ccS4paA3.s:225    .text.usart_baudrate_set:0000000000000044 .LVL21
     /tmp/ccS4paA3.s:215    .text.usart_baudrate_set:000000000000003c .LVL19
     /tmp/ccS4paA3.s:218    .text.usart_baudrate_set:0000000000000040 .LVL20
     /tmp/ccS4paA3.s:228    .text.usart_baudrate_set:0000000000000046 .LVL22
     /tmp/ccS4paA3.s:22     .text.usart_deinit:0000000000000002 .LCFI0
     /tmp/ccS4paA3.s:51     .text.usart_deinit:0000000000000038 .LCFI1
     /tmp/ccS4paA3.s:57     .text.usart_deinit:0000000000000040 .LCFI2
     /tmp/ccS4paA3.s:79     .text.usart_deinit:0000000000000068 .LCFI3
     /tmp/ccS4paA3.s:85     .text.usart_deinit:0000000000000070 .LCFI4
     /tmp/ccS4paA3.s:101    .text.usart_deinit:0000000000000084 .LCFI5
     /tmp/ccS4paA3.s:107    .text.usart_deinit:000000000000008c .LCFI6
     /tmp/ccS4paA3.s:123    .text.usart_deinit:00000000000000a0 .LCFI7
     /tmp/ccS4paA3.s:129    .text.usart_deinit:00000000000000a8 .LCFI8
     /tmp/ccS4paA3.s:136    .text.usart_deinit:00000000000000ac .LCFI9
     /tmp/ccS4paA3.s:140    .text.usart_deinit:00000000000000ae .LCFI10
     /tmp/ccS4paA3.s:155    .text.usart_deinit:00000000000000c2 .LCFI11
     /tmp/ccS4paA3.s:18     .text.usart_deinit:0000000000000000 .LVL0
     /tmp/ccS4paA3.s:39     .text.usart_deinit:0000000000000028 .LVL1
     /tmp/ccS4paA3.s:67     .text.usart_deinit:0000000000000058 .LVL4
     /tmp/ccS4paA3.s:89     .text.usart_deinit:0000000000000074 .LVL7
     /tmp/ccS4paA3.s:111    .text.usart_deinit:0000000000000090 .LVL10
     /tmp/ccS4paA3.s:144    .text.usart_deinit:00000000000000b2 .LVL13
     /tmp/ccS4paA3.s:1303   .debug_info:0000000000000000 .Ldebug_info0
GAS LISTING /tmp/ccS4paA3.s 			page 53



UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
