<use f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='110' c='_ZNK4llvm19TargetSubtargetInfo22getInstructionSelectorEv'/>
<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h' l='414' ll='543'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp' l='77' c='_ZN4llvm17InstructionSelect20runOnMachineFunctionERNS_15MachineFunctionE'/>
<size>32</size>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h' l='413'>/// Provides the logic to select generic machine instructions.</doc>
<fun r='_ZN4llvm19InstructionSelectorD1Ev'/>
<fun r='_ZN4llvm19InstructionSelector6selectERNS_12MachineInstrE'/>
<mbr r='llvm::InstructionSelector::CoverageInfo' o='64' t='llvm::CodeGenCoverage *'/>
<mbr r='llvm::InstructionSelector::KnownBits' o='128' t='llvm::GISelKnownBits *'/>
<mbr r='llvm::InstructionSelector::MF' o='192' t='llvm::MachineFunction *'/>
<fun r='_ZN4llvm19InstructionSelector30setupGeneratedPerFunctionStateERNS_15MachineFunctionE'/>
<fun r='_ZN4llvm19InstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE'/>
<fun r='_ZN4llvm19InstructionSelectorC1Ev'/>
<fun r='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<fun r='_ZNK4llvm19InstructionSelector13getMatchTableEv'/>
<fun r='_ZNK4llvm19InstructionSelector20testImmPredicate_I64Ejl'/>
<fun r='_ZNK4llvm19InstructionSelector22testImmPredicate_APIntEjRKNS_5APIntE'/>
<fun r='_ZNK4llvm19InstructionSelector24testImmPredicate_APFloatEjRKNS_7APFloatE'/>
<fun r='_ZNK4llvm19InstructionSelector18testMIPredicate_MIEjRKNS_12MachineInstrERKSt5arrayIPKNS_14MachineOperandELm3EE'/>
<fun r='_ZNK4llvm19InstructionSelector17isOperandImmEqualERKNS_14MachineOperandElRKNS_19MachineRegisterInfoE'/>
<fun r='_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE'/>
<fun r='_ZNK4llvm19InstructionSelector21isObviouslySafeToFoldERNS_12MachineInstrES2_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64.h' l='58' c='_ZN4llvm32createAArch64InstructionSelectorERKNS_20AArch64TargetMachineERNS_16AArch64SubtargetERNS_23AArch64RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='270'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='306' c='_ZNK4llvm16AArch64Subtarget22getInstructionSelectorEv'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='245' c='_ZNK4llvm16AArch64Subtarget22getInstructionSelectorEv'/>
<size>32</size>
<ovr f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='56' c='(anonymousnamespace)::AArch64InstructionSelector'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='56'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='447' c='_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='6017' c='_ZN4llvm32createAArch64InstructionSelectorERKNS_20AArch64TargetMachineERNS_16AArch64SubtargetERNS_23AArch64RegisterBankInfoE'/>
<size>32</size>
<fun r='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='68'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='232' c='_ZNK4llvm12GCNSubtarget22getInstructionSelectorEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h' l='49' c='llvm::AMDGPUInstructionSelector'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h' l='49'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='47' c='_ZN4llvm25AMDGPUInstructionSelectorC1ERKNS_12GCNSubtargetERKNS_22AMDGPURegisterBankInfoERKNS_19AMDGPUTargetMachineE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/ARM/ARM.h' l='55' c='_ZN4llvm28createARMInstructionSelectorERKNS_20ARMBaseTargetMachineERKNS_12ARMSubtargetERKNS_19ARMRegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='568' c='_ZNK4llvm12ARMSubtarget22getInstructionSelectorEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='582'/>
<size>32</size>
<ovr f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='33' c='(anonymousnamespace)::ARMInstructionSelector'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='33'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='159' c='_ZN4llvm28createARMInstructionSelectorERKNS_20ARMBaseTargetMachineERKNS_12ARMSubtargetERKNS_19ARMRegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='174' c='_ZN12_GLOBAL__N_122ARMInstructionSelectorC1ERKN4llvm20ARMBaseTargetMachineERKNS1_12ARMSubtargetERKNS1_19ARMRegisterBankInfoE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='131' c='_ZNK4llvm12ARMSubtarget22getInstructionSelectorEv'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/Mips/Mips.h' l='42' c='_ZN4llvm29createMipsInstructionSelectorERKNS_17MipsTargetMachineERNS_13MipsSubtargetERNS_20MipsRegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSubtarget.h' l='401'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSubtarget.h' l='407' c='_ZNK4llvm13MipsSubtarget22getInstructionSelectorEv'/>
<size>32</size>
<ovr f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='33' c='(anonymousnamespace)::MipsInstructionSelector'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='33'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='83' c='_ZN12_GLOBAL__N_123MipsInstructionSelectorC1ERKN4llvm17MipsTargetMachineERKNS1_13MipsSubtargetERKNS1_20MipsRegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='935' c='_ZN4llvm29createMipsInstructionSelectorERKNS_17MipsTargetMachineERNS_13MipsSubtargetERNS_20MipsRegisterBankInfoE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/Mips/MipsSubtarget.cpp' l='293' c='_ZNK4llvm13MipsSubtarget22getInstructionSelectorEv'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.h' l='171'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.h' l='414' c='_ZNK4llvm12PPCSubtarget22getInstructionSelectorEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/GISel/PPCInstructionSelector.cpp' l='33' c='(anonymousnamespace)::PPCInstructionSelector'/>
<use f='llvm/llvm/lib/Target/PowerPC/GISel/PPCInstructionSelector.cpp' l='33'/>
<use f='llvm/llvm/lib/Target/PowerPC/GISel/PPCInstructionSelector.cpp' l='68' c='_ZN12_GLOBAL__N_122PPCInstructionSelectorC1ERKN4llvm16PPCTargetMachineERKNS1_12PPCSubtargetERKNS1_19PPCRegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/GISel/PPCInstructionSelector.cpp' l='86' c='_ZN4llvm28createPPCInstructionSelectorERKNS_16PPCTargetMachineERKNS_12PPCSubtargetERKNS_19PPCRegisterBankInfoE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPC.h' l='85' c='_ZN4llvm28createPPCInstructionSelectorERKNS_16PPCTargetMachineERKNS_12PPCSubtargetERKNS_19PPCRegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.cpp' l='261' c='_ZNK4llvm12PPCSubtarget22getInstructionSelectorEv'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/RISCV/RISCV.h' l='52' c='_ZN4llvm30createRISCVInstructionSelectorERKNS_18RISCVTargetMachineERNS_14RISCVSubtargetERNS_21RISCVRegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVSubtarget.h' l='141'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVSubtarget.h' l='147' c='_ZNK4llvm14RISCVSubtarget22getInstructionSelectorEv'/>
<size>32</size>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVInstructionSelector.cpp' l='32' c='(anonymousnamespace)::RISCVInstructionSelector'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstructionSelector.cpp' l='32'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstructionSelector.cpp' l='72' c='_ZN12_GLOBAL__N_124RISCVInstructionSelectorC1ERKN4llvm18RISCVTargetMachineERKNS1_14RISCVSubtargetERKNS1_21RISCVRegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstructionSelector.cpp' l='98' c='_ZN4llvm30createRISCVInstructionSelectorERKNS_18RISCVTargetMachineERNS_14RISCVSubtargetERNS_21RISCVRegisterBankInfoE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/RISCV/RISCVSubtarget.cpp' l='73' c='_ZNK4llvm14RISCVSubtarget22getInstructionSelectorEv'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='501'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='578' c='_ZNK4llvm12X86Subtarget22getInstructionSelectorEv'/>
<use f='llvm/llvm/lib/Target/X86/X86.h' l='140' c='_ZN4llvm28createX86InstructionSelectorERKNS_16X86TargetMachineERNS_12X86SubtargetERNS_19X86RegisterBankInfoE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='60' c='(anonymousnamespace)::X86InstructionSelector'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='60'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='156' c='_ZN12_GLOBAL__N_122X86InstructionSelectorC1ERKN4llvm16X86TargetMachineERKNS1_12X86SubtargetERKNS1_19X86RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1688' c='_ZN4llvm28createX86InstructionSelectorERKNS_16X86TargetMachineERNS_12X86SubtargetERNS_19X86RegisterBankInfoE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.cpp' l='329' c='_ZNK4llvm12X86Subtarget22getInstructionSelectorEv'/>
<size>32</size>
