

================================================================
== Vitis HLS Report for 'PI_control_float_s'
================================================================
* Date:           Wed Oct 19 22:36:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.43>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %val_r" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8]   --->   Operation 22 'read' 'val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ref_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %ref" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8]   --->   Operation 23 'read' 'ref_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [4/4] (6.43ns)   --->   "%err = fsub i32 %ref_read, i32 %val_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:21]   --->   Operation 24 'fsub' 'err' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 25 [3/4] (6.43ns)   --->   "%err = fsub i32 %ref_read, i32 %val_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:21]   --->   Operation 25 'fsub' 'err' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 26 [2/4] (6.43ns)   --->   "%err = fsub i32 %ref_read, i32 %val_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:21]   --->   Operation 26 'fsub' 'err' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 27 [1/4] (6.43ns)   --->   "%err = fsub i32 %ref_read, i32 %val_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:21]   --->   Operation 27 'fsub' 'err' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%ierr_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %ierr" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8]   --->   Operation 28 'read' 'ierr_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [4/4] (6.43ns)   --->   "%ierr_assign = fadd i32 %err, i32 %ierr_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:22]   --->   Operation 29 'fadd' 'ierr_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 30 [3/4] (6.43ns)   --->   "%ierr_assign = fadd i32 %err, i32 %ierr_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:22]   --->   Operation 30 'fadd' 'ierr_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 31 [2/4] (6.43ns)   --->   "%ierr_assign = fadd i32 %err, i32 %ierr_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:22]   --->   Operation 31 'fadd' 'ierr_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 32 [1/4] (6.43ns)   --->   "%ierr_assign = fadd i32 %err, i32 %ierr_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:22]   --->   Operation 32 'fadd' 'ierr_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%KI_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %KI" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8]   --->   Operation 33 'read' 'KI_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%KP_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %KP" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8]   --->   Operation 34 'read' 'KP_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [3/3] (7.01ns)   --->   "%mul = fmul i32 %err, i32 %KP_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24]   --->   Operation 35 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 36 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %ierr_assign, i32 %KI_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24]   --->   Operation 36 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 37 [2/3] (7.01ns)   --->   "%mul = fmul i32 %err, i32 %KP_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24]   --->   Operation 37 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 38 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %ierr_assign, i32 %KI_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24]   --->   Operation 38 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 39 [1/3] (7.01ns)   --->   "%mul = fmul i32 %err, i32 %KP_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24]   --->   Operation 39 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 40 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %ierr_assign, i32 %KI_read" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24]   --->   Operation 40 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 41 [4/4] (6.43ns)   --->   "%control_law = fadd i32 %mul, i32 %mul1" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24]   --->   Operation 41 'fadd' 'control_law' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 42 [3/4] (6.43ns)   --->   "%control_law = fadd i32 %mul, i32 %mul1" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24]   --->   Operation 42 'fadd' 'control_law' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 43 [2/4] (6.43ns)   --->   "%control_law = fadd i32 %mul, i32 %mul1" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24]   --->   Operation 43 'fadd' 'control_law' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 44 [1/4] (6.43ns)   --->   "%control_law = fadd i32 %mul, i32 %mul1" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24]   --->   Operation 44 'fadd' 'control_law' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.78>
ST_16 : Operation 45 [2/2] (2.78ns)   --->   "%tmp_51 = fcmp_ogt  i32 %control_law, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 45 'fcmp' 'tmp_51' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 46 [2/2] (2.78ns)   --->   "%tmp_52 = fcmp_olt  i32 %control_law, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 46 'fcmp' 'tmp_52' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.78>
ST_17 : Operation 47 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %control_law" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 47 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i32 %data_V"   --->   Operation 48 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_s"   --->   Operation 49 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln354 = bitcast i32 %zext_ln368" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 50 'bitcast' 'bitcast_ln354' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:36]   --->   Operation 51 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %data_V" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:36]   --->   Operation 52 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 53 [1/1] (0.84ns)   --->   "%icmp_ln36 = icmp_ne  i8 %tmp, i8 255" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:36]   --->   Operation 53 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 54 [1/1] (1.05ns)   --->   "%icmp_ln36_1 = icmp_eq  i23 %trunc_ln36, i23 0" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:36]   --->   Operation 54 'icmp' 'icmp_ln36_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 55 [1/1] (0.28ns)   --->   "%or_ln36 = or i1 %icmp_ln36_1, i1 %icmp_ln36" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:36]   --->   Operation 55 'or' 'or_ln36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 56 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %bitcast_ln354, i32 32767" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:36]   --->   Operation 56 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 57 [1/2] (2.78ns)   --->   "%tmp_51 = fcmp_ogt  i32 %control_law, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 57 'fcmp' 'tmp_51' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 58 [1/2] (2.78ns)   --->   "%tmp_52 = fcmp_olt  i32 %control_law, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 58 'fcmp' 'tmp_52' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.60>
ST_18 : Operation 59 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %bitcast_ln354, i32 32767" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:36]   --->   Operation 59 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12 = and i1 %or_ln36, i1 %tmp_51" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 60 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12 = zext i1 %and_ln12" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 61 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12_15 = and i1 %or_ln36, i1 %tmp_52" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 62 'and' 'and_ln12_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12_15 = zext i1 %and_ln12_15" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 63 'zext' 'zext_ln12_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 64 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12 = sub i2 %zext_ln12, i2 %zext_ln12_15" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 64 'sub' 'sub_ln12' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i2 %sub_ln12" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37]   --->   Operation 65 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12, i15 0" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37]   --->   Operation 66 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 67 [1/1] (0.86ns)   --->   "%sub_ln37 = sub i17 %shl_ln, i17 %sext_ln37" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37]   --->   Operation 67 'sub' 'sub_ln37' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i17 %sub_ln37" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37]   --->   Operation 68 'sext' 'sext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 69 [4/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln37_1" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37]   --->   Operation 69 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.19>
ST_19 : Operation 70 [3/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln37_1" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37]   --->   Operation 70 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.19>
ST_20 : Operation 71 [2/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln37_1" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37]   --->   Operation 71 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.64>
ST_21 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%and_ln36 = and i1 %or_ln36, i1 %tmp_s" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:36]   --->   Operation 72 'and' 'and_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 73 [1/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln37_1" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37]   --->   Operation 73 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 74 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln36 = select i1 %and_ln36, i32 %conv, i32 %control_law" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:36]   --->   Operation 74 'select' 'select_ln36' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln42 = ret i32 %select_ln36" [foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:42]   --->   Operation 75 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.44ns
The critical path consists of the following:
	wire read operation ('val', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8) on port 'val_r' (foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8) [9]  (0 ns)
	'fsub' operation ('err', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:21) [11]  (6.44 ns)

 <State 2>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('err', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:21) [11]  (6.44 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('err', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:21) [11]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('err', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:21) [11]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	wire read operation ('ierr', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8) on port 'ierr' (foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8) [6]  (0 ns)
	'fadd' operation ('ierr', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:22) [12]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('ierr', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:22) [12]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('ierr', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:22) [12]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('ierr', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:22) [12]  (6.44 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	wire read operation ('KP', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8) on port 'KP' (foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8) [8]  (0 ns)
	'fmul' operation ('mul', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24) [13]  (7.02 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24) [13]  (7.02 ns)

 <State 11>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24) [13]  (7.02 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('control_law', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24) [15]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('control_law', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24) [15]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('control_law', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24) [15]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('control_law', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24) [15]  (6.44 ns)

 <State 16>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_51', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [27]  (2.78 ns)

 <State 17>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:36) [25]  (2.78 ns)

 <State 18>: 6.61ns
The critical path consists of the following:
	'and' operation ('and_ln12', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [28]  (0 ns)
	'sub' operation ('sub_ln12', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [33]  (0.548 ns)
	'sub' operation ('sub_ln37', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37) [36]  (0.863 ns)
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37) [38]  (5.2 ns)

 <State 19>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37) [38]  (5.2 ns)

 <State 20>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37) [38]  (5.2 ns)

 <State 21>: 5.65ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37) [38]  (5.2 ns)
	'select' operation ('corrected_value', foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:36) [39]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
