
*** Running vivado
    with args -log mainDesign_core_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mainDesign_core_wrapper_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Apr 12 01:10:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source mainDesign_core_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 531.309 ; gain = 201.758
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top mainDesign_core_wrapper_0_0 -part xc7a200tsbg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Device 21-9227] Part: xc7a200tsbg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1032
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1453.945 ; gain = 447.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mainDesign_core_wrapper_0_0' [d:/Vivado projects/weak_simulator/weak_simulator.gen/sources_1/bd/mainDesign/ip/mainDesign_core_wrapper_0_0/synth/mainDesign_core_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'core_wrapper' [D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/core_wrapper.v:24]
INFO: [Synth 8-6157] synthesizing module 'Core' [D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/Core.v:24]
INFO: [Synth 8-226] default block is never used [D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/Core.v:93]
INFO: [Synth 8-6157] synthesizing module 'measureClifford' [D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/measureClifford.v:5]
INFO: [Synth 8-6157] synthesizing module 'row_sum' [D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/measureClifford.v:513]
INFO: [Synth 8-6155] done synthesizing module 'row_sum' (0#1) [D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/measureClifford.v:513]
INFO: [Synth 8-6155] done synthesizing module 'measureClifford' (0#1) [D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/measureClifford.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Core' (0#1) [D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/Core.v:24]
INFO: [Synth 8-6155] done synthesizing module 'core_wrapper' (0#1) [D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/core_wrapper.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mainDesign_core_wrapper_0_0' (0#1) [d:/Vivado projects/weak_simulator/weak_simulator.gen/sources_1/bd/mainDesign/ip/mainDesign_core_wrapper_0_0/synth/mainDesign_core_wrapper_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2057.926 ; gain = 1051.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2057.926 ; gain = 1051.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2057.926 ; gain = 1051.480
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.831 . Memory (MB): peak = 2057.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2185.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'measureClifford'
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'Core'
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'core_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              100 |                              001
                 iSTATE1 |                              011 |                              010
                 iSTATE2 |                              001 |                              011
                 iSTATE3 |                              010 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'measureClifford'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                 S_SETUP |                               01 |                               01
               S_MEASURE |                               10 |                               10
                 S_MULTI |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'sequential' in module 'Core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_READ |                              001 |                               00
                  S_CORE |                              010 |                               01
                 S_WRITE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'one-hot' in module 'core_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 9     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	  36 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     72 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 5328  
	   3 Input      1 Bit         XORs := 2     
+---XORs : 
	               36 Bit    Wide XORs := 144   
+---Registers : 
	              120 Bit    Registers := 2     
	               73 Bit    Registers := 146   
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 103   
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input  120 Bit        Muxes := 2     
	   3 Input  120 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 308   
	   5 Input   73 Bit        Muxes := 1     
	   3 Input   73 Bit        Muxes := 74    
	   4 Input   73 Bit        Muxes := 72    
	   2 Input   24 Bit        Muxes := 7     
	   4 Input   24 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 3     
	   5 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 8     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  13 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 72    
	   2 Input    2 Bit        Muxes := 204   
	   7 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 67    
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 60    
	   2 Input    1 Bit        Muxes := 2656  
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:01:57 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:05 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:42 ; elapsed = 00:02:43 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:42 ; elapsed = 00:02:44 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:45 ; elapsed = 00:02:46 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:45 ; elapsed = 00:02:46 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:02:48 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:02:48 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    39|
|2     |LUT1   |    69|
|3     |LUT2   |   425|
|4     |LUT3   |  8420|
|5     |LUT4   |  3236|
|6     |LUT5   |  5903|
|7     |LUT6   | 17594|
|8     |MUXF7  |  1836|
|9     |MUXF8  |   595|
|10    |FDCE   | 11574|
|11    |FDPE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:02:49 . Memory (MB): peak = 2210.875 ; gain = 1204.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:13 ; elapsed = 00:02:40 . Memory (MB): peak = 2210.875 ; gain = 1051.480
Synthesis Optimization Complete : Time (s): cpu = 00:02:48 ; elapsed = 00:02:49 . Memory (MB): peak = 2210.875 ; gain = 1204.430
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.507 . Memory (MB): peak = 2210.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2470 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mainDesign_core_wrapper_0_0' is not ideal for floorplanning, since the cellview 'measureClifford' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2210.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 245e3a23
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:58 ; elapsed = 00:03:01 . Memory (MB): peak = 2210.875 ; gain = 1658.438
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2210.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado projects/weak_simulator/weak_simulator.runs/mainDesign_core_wrapper_0_0_synth_1/mainDesign_core_wrapper_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file mainDesign_core_wrapper_0_0_utilization_synth.rpt -pb mainDesign_core_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 12 01:14:11 2025...
