HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/49||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/51||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/53||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/55||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/57||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/59||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TEMP.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/63||TEMP_sb_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb_MSS\TEMP_sb_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||TEMP.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/84||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||TEMP.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/183||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CG133||@W:Object CI2CIl0I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/442||corei2creal.v(1038);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1038
Implementation;Synthesis||CG133||@W:Object CI2Cll0I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/443||corei2creal.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1041
Implementation;Synthesis||CG133||@W:Object CI2CI00I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/444||corei2creal.v(1047);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1047
Implementation;Synthesis||CG133||@W:Object CI2CO10I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/445||corei2creal.v(1053);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1053
Implementation;Synthesis||CG133||@W:Object CI2CI10I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/446||corei2creal.v(1056);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1056
Implementation;Synthesis||CG133||@W:Object CI2Cl10I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/447||corei2creal.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1059
Implementation;Synthesis||CG133||@W:Object CI2Cl11I is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/448||corei2creal.v(1106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1106
Implementation;Synthesis||CG133||@W:Object CI2COOOl is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/449||corei2creal.v(1108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1108
Implementation;Synthesis||CG133||@W:Object CI2CIOOl is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/450||corei2creal.v(1111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1111
Implementation;Synthesis||CG133||@W:Object CI2ClOOl is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/451||corei2creal.v(1113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/1113
Implementation;Synthesis||CL169||@W:Pruning unused register CI2ClllI[3:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/453||corei2creal.v(8759);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/8759
Implementation;Synthesis||CL169||@W:Pruning unused register CI2ClIlI[6:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/454||corei2creal.v(8643);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/8643
Implementation;Synthesis||CL169||@W:Pruning unused register CI2ClOlI[7:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/455||corei2creal.v(8512);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/8512
Implementation;Synthesis||CL169||@W:Pruning unused register CI2CIl1I. Make sure that there are no unused intermediate registers.||TEMP.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/456||corei2creal.v(3385);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/3385
Implementation;Synthesis||CL169||@W:Pruning unused register CI2CO01I. Make sure that there are no unused intermediate registers.||TEMP.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/457||corei2creal.v(3385);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/3385
Implementation;Synthesis||CL169||@W:Pruning unused register CI2Cll1I. Make sure that there are no unused intermediate registers.||TEMP.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/458||corei2creal.v(3385);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/3385
Implementation;Synthesis||CL169||@W:Pruning unused register CI2CI01I. Make sure that there are no unused intermediate registers.||TEMP.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/459||corei2creal.v(7015);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/7015
Implementation;Synthesis||CL190||@W:Optimizing register bit CI2Cl01I to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/460||corei2creal.v(7015);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/7015
Implementation;Synthesis||CL169||@W:Pruning unused register CI2Cl01I. Make sure that there are no unused intermediate registers.||TEMP.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/461||corei2creal.v(7015);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/7015
Implementation;Synthesis||CG133||@W:Object CI2CI1 is declared but not assigned. Either assign a value or remove the declaration.||TEMP.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/463||corei2c.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v'/linenumber/407
Implementation;Synthesis||CL169||@W:Pruning unused register CI2CI0. Make sure that there are no unused intermediate registers.||TEMP.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/465||corei2c.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v'/linenumber/537
Implementation;Synthesis||CL169||@W:Pruning unused register CI2Cl0. Make sure that there are no unused intermediate registers.||TEMP.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/466||corei2c.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v'/linenumber/537
Implementation;Synthesis||CL169||@W:Pruning unused register CI2CO0[12:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/467||corei2c.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v'/linenumber/453
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/509||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/510||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/511||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/512||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/513||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||TEMP.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/514||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||TEMP.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/515||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||TEMP.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/516||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||TEMP.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/517||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||TEMP.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/518||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||TEMP.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/519||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||TEMP.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/520||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||TEMP.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/521||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||TEMP.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/522||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||TEMP.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/523||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||TEMP.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/524||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||TEMP.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/525||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||TEMP.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/526||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||TEMP.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/527||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||TEMP.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/528||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/529||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/530||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/531||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/532||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/533||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/534||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||TEMP.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/535||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||TEMP.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/536||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||TEMP.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/537||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||TEMP.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/538||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||TEMP.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/539||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TEMP.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/549||TEMP_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TEMP.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/550||TEMP_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TEMP.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/551||TEMP_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TEMP.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/552||TEMP_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||TEMP.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/590||TEMP_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/597||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/598||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/599||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||TEMP.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/600||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||TEMP.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/601||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||TEMP.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/608||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||TEMP.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/615||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||TEMP.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/622||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||TEMP.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/629||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||TEMP.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/639||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||TEMP.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/640||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||TEMP.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/641||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||TEMP.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/642||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||TEMP.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/643||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||TEMP.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/644||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||TEMP.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/645||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||TEMP.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/646||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||TEMP.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/647||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||TEMP.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/648||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||TEMP.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/649||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||TEMP.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/650||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||TEMP.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/651||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||TEMP.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/652||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||TEMP.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/653||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||TEMP.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/654||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||TEMP.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/655||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||TEMP.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/656||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||TEMP.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/657||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||TEMP.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/658||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||TEMP.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/659||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||TEMP.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/660||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||TEMP.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/661||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||TEMP.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/662||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||TEMP.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/663||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||TEMP.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/664||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||TEMP.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/665||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||TEMP.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/666||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||TEMP.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/667||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||TEMP.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/668||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||TEMP.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/669||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||TEMP.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/670||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||TEMP.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/671||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CI2Cl0lI.||TEMP.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/674||corei2creal.v(8331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/8331
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CI2COO0I.||TEMP.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/684||corei2creal.v(7755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/7755
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CI2CI1lI.||TEMP.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/694||corei2creal.v(5560);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/5560
Implementation;Synthesis||CL159||@N: Input pulse_215us is unused.||TEMP.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/705||corei2creal.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/88
Implementation;Synthesis||CL159||@N: Input seradr1apb0 is unused.||TEMP.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/706||corei2creal.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input SMBALERT_NI is unused.||TEMP.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/707||corei2creal.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input SMBSUS_NI is unused.||TEMP.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/708||corei2creal.v(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/155
Implementation;Synthesis||CL159||@N: Input BCLK is unused.||TEMP.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/711||corei2c.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v'/linenumber/97
Implementation;Synthesis||CL246||@W:Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||TEMP.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/714||coregpio.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||TEMP.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/717||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||TEMP.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/718||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||TEMP.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/719||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||TEMP.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/720||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||TEMP.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/721||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||TEMP.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/722||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||TEMP.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/723||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||TEMP.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/724||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||TEMP.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/725||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||TEMP.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/726||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||TEMP.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/727||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||TEMP.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/728||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||TEMP.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/729||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||TEMP.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/730||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||TEMP.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/731||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||TEMP.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/732||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||TEMP.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/733||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||TEMP.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/734||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||TEMP.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/735||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||TEMP.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/736||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||TEMP.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/737||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||TEMP.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/738||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||TEMP.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/739||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||TEMP.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/740||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||TEMP.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/741||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||TEMP.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/742||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||TEMP.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/743||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||TEMP.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/744||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||TEMP.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/745||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||TEMP.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/746||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||TEMP.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/747||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||TEMP.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/748||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||TEMP.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/749||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||TEMP.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/750||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||TEMP.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/751||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||TEMP.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/752||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||TEMP.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/753||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||TEMP.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/754||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||TEMP.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/755||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||TEMP.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/756||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||TEMP.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/757||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||TEMP.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/758||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||TEMP.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/759||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||TEMP.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/760||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||TEMP.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/761||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||BN132||@W:Removing sequential instance TEMP_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance TEMP_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/907||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/914||temp_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/915||temp_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/916||temp_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/917||temp_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance TEMP_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||TEMP.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/918||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance TEMP_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||TEMP.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/919||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance TEMP_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||TEMP.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/920||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance TEMP_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||TEMP.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/921||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance TEMP_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||TEMP.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/922||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance TEMP_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||TEMP.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/923||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/930||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/931||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/932||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/933||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/934||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/935||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/936||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/937||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/938||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/939||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/940||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TEMP.srr(941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/941||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||TEMP.srr(942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/942||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||TEMP.srr(943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/943||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||TEMP.srr(944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/944||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||TEMP.srr(945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/945||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/946||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/947||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/948||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/949||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/950||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/951||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/952||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TEMP.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/953||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist TEMP ||TEMP.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/954||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock TEMP_sb_0/CCC_0/GL0 due to black box TEMP_sb_0.CCC_0.CCC_INST ||TEMP.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/958||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\temp\synthesis.fdc'/linenumber/8
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||TEMP.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/983||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "D:\libero_tests\CORE_I2C_TEMP - Copy\synthesis\TEMP_cck.rpt" .||TEMP.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1029||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1084||temp_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1085||temp_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1086||temp_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||TEMP.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1087||temp_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance TEMP_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1088||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance TEMP_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance TEMP_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1089||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance TEMP_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance TEMP_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1090||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance TEMP_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance TEMP_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||TEMP.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1091||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BZ173||@N: ROM CI2COlll\.CI2COl0I_2[4:0] (in view: work.COREI2CREAL_Z4(verilog)) mapped in logic.||TEMP.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1092||corei2creal.v(2566);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/2566
Implementation;Synthesis||BZ173||@N: ROM CI2COlll\.CI2COl0I_2[4:0] (in view: work.COREI2CREAL_Z4(verilog)) mapped in logic.||TEMP.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1093||corei2creal.v(2566);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/2566
Implementation;Synthesis||MO106||@N: Found ROM CI2COlll\.CI2COl0I_2[4:0] (in view: work.COREI2CREAL_Z4(verilog)) with 29 words by 5 bits.||TEMP.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1094||corei2creal.v(2566);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/2566
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.TEMP_sb(verilog)) mapped in logic.||TEMP.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1095||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.TEMP_sb(verilog)) mapped in logic.||TEMP.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1096||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.TEMP_sb(verilog)) with 2 words by 2 bits.||TEMP.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1097||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1149||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[6] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1150||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif2_core (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1163||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif1_core (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1164||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif0_core (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1165||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1166||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1167||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1168||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1169||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1170||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1171||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1172||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1173||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1174||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1175||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1176||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1177||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1178||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1179||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1180||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1181||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.ddr_settled (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1182||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif3_core (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1183||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1184||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1185||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1186||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1187||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1188||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1189||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1190||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1191||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[5] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1192||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[4] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1193||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[3] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1194||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[2] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1195||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[1] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1196||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[0] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1197||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2CI1lI[7] (in view: work.TEMP(verilog)) because it does not drive other instances.||TEMP.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1198||corei2creal.v(5560);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v'/linenumber/5560
Implementation;Synthesis||FP130||@N: Promoting Net TEMP_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_52 ||TEMP.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1208||null;null
Implementation;Synthesis||MT615||@N: Found clock TEMP_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||TEMP.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1246||null;null
Implementation;Synthesis||MT615||@N: Found clock TEMP_sb_0/CCC_0/GL0 with period 40.00ns ||TEMP.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1247||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { TEMP_sb_0.CORERESETP_0.ddr_settled TEMP_sb_0.CORERESETP_0.count_ddr_enable TEMP_sb_0.CORERESETP_0.release_sdif*_core TEMP_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||TEMP.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1409||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\temp\synthesis.fdc'/linenumber/9
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { TEMP_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { TEMP_sb_0.CORERESETP_0.sm0_areset_n_rcosc TEMP_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||TEMP.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1410||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\temp\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { TEMP_sb_0.CORERESETP_0.MSS_HPMS_READY_int TEMP_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { TEMP_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||TEMP.srr(1411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1411||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\temp\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { TEMP_sb_0.CORERESETP_0.CONFIG1_DONE TEMP_sb_0.CORERESETP_0.CONFIG2_DONE TEMP_sb_0.CORERESETP_0.SDIF*_PERST_N TEMP_sb_0.CORERESETP_0.SDIF*_PSEL TEMP_sb_0.CORERESETP_0.SDIF*_PWRITE TEMP_sb_0.CORERESETP_0.SDIF*_PRDATA[*] TEMP_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT TEMP_sb_0.CORERESETP_0.SOFT_RESET_F2M TEMP_sb_0.CORERESETP_0.SOFT_M3_RESET TEMP_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET TEMP_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET TEMP_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET TEMP_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET TEMP_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET TEMP_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||TEMP.srr(1412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1412||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\temp\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TEMP.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TEMP.srr'/linenumber/1413||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\temp\synthesis.fdc'/linenumber/13
Implementation;Place and Route;RootName:TEMP
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||TEMP_layout_log.log;liberoaction://open_report/file/TEMP_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:TEMP
