{
    "BENCHMARKS": {
        "oc54x": {
            "design":"RTL_Benchmark/Verilog/Cores/oc54x/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "rs_decoder": {
            "design":"RTL_Benchmark/Verilog/Cores/rs_decoder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "serv_core": {
            "design":"RTL_Benchmark/Verilog/Cores/serv/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "TinyRISCV": {
            "design":"RTL_Benchmark/Verilog/Cores/TinyRISCV/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "VexRiscv_full": {
            "design":"RTL_Benchmark/Verilog/Cores/Vexrisc_full/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "VexRiscv_small": {
            "design":"RTL_Benchmark/Verilog/Cores/Vexrisc_small/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}