// Seed: 3913151310
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wor   id_2,
    input wor   id_3
);
  uwire id_5 = 1 !== id_5;
  assign id_5 = id_1;
  wire id_6;
  wire id_7, id_8;
  assign module_1.type_1 = 0;
  wire id_9;
  id_10 :
  assert property (@(posedge 1) 1'b0)
  else $display("" - 1);
  wire id_11;
  wire id_12 = id_8;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    input wand id_8,
    input supply1 id_9,
    input wand id_10,
    output wire id_11,
    output wand id_12
);
  assign id_12 = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5
  );
endmodule
