#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Aug  9 19:30:16 2019
# Process ID: 6792
# Current directory: D:/Dropbox/Git/VHDL/I2S
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11144 D:\Dropbox\Git\VHDL\I2S\I2S_Audio.xpr
# Log file: D:/Dropbox/Git/VHDL/I2S/vivado.log
# Journal file: D:/Dropbox/Git/VHDL/I2S\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Dropbox/Git/VHDL/I2S/I2S_Audio.xpr
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_2 ] -mode post-synthesis -type timing
open_wave_config D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/Testbench.wcfg
source Testbench.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/Testbench.wcfg
source Testbench.tcl
launch_simulation -simset [get_filesets sim_2 ] -mode post-implementation -type timing
open_wave_config D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/Testbench.wcfg
source Testbench.tcl
close_sim
close_sim
close_project
open_project D:/Dropbox/Git/Zybo/Examples/XADC/XADC.xpr
update_compile_order -fileset sources_1
save_project_as XADC D:/Dropbox/Git/Zybo/XADC -force
import_files
launch_runs impl_1 -to_step write_bitstream -jobs 4
reset_target all [get_files  D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/XADC.bd]
export_ip_user_files -of_objects  [get_files  D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/XADC.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/XADC.bd]
open_bd_design {D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/XADC.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:axi_interconnect:2.1 [get_ips  XADC_ps7_0_axi_periph_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips XADC_ps7_0_axi_periph_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/XADC.bd}
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets Vp_Vn_0_1] [get_bd_intf_nets Vaux14_0_1] [get_bd_cells XADC]
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/ProcessingSystem/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/ProcessingSystem/FCLK_CLK0 (100 MHz)} Master {/ProcessingSystem/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} intc_ip {/AXI_Lite} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
delete_bd_objs [get_bd_intf_ports Vaux14]
connect_bd_intf_net [get_bd_intf_ports Vp_Vn] [get_bd_intf_pins xadc_wiz_0/Vp_Vn]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
set_property name XADC [get_bd_cells xadc_wiz_0]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run XADC_xadc_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_project
open_project D:/Dropbox/Git/VHDL/I2S/I2S_Audio.xpr
update_compile_order -fileset sources_1
set_property STEPS.OPT_DESIGN.IS_ENABLED true [get_runs Impl]
reset_run Impl
launch_runs Impl -to_step write_bitstream -jobs 4
wait_on_run Impl
close_project
create_project project_1 D:/Downloads/project_1 -part xc7z010clg400-1
set_property target_language VHDL [current_project]
file mkdir D:/Downloads/project_1/project_1.srcs/sources_1/new
close [ open D:/Downloads/project_1/project_1.srcs/sources_1/new/Test.vhd w ]
add_files D:/Downloads/project_1/project_1.srcs/sources_1/new/Test.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/Downloads/project_1/project_1.srcs/sources_1/new/Bla.vhd w ]
add_files D:/Downloads/project_1/project_1.srcs/sources_1/new/Bla.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Downloads/project_1/project_1.srcs/sources_1/new/Test.vhd] -no_script -reset -force -quiet
remove_files  D:/Downloads/project_1/project_1.srcs/sources_1/new/Test.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
close_project
open_project D:/Dropbox/Git/VHDL/I2S/I2S_Audio.xpr
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_2 ] -mode post-implementation -type timing
