module mux5_4to1(a0,a1,a2,a3,sel,out);
	input a0,a1,a2,a3;
	input [1:0] sel;
	output out;

	wire mux0,mux1;

	mux m1 (a0,a1,sel[0],mux0);
	mux m2 (a2,a3,sel[0],mux1);
	mux m3 (mux0,mux1,sel[1],out);
endmodule