/*

AMD Vivado v2023.1 (64-bit) [Major: 2023, Minor: 1]
SW Build: 3865809 on Sun May  7 15:04:56 MDT 2023
IP Build: 3864474 on Sun May  7 20:36:21 MDT 2023
IP Build: 3864474 on Sun May  7 20:36:21 MDT 2023

Process ID (PID): 2437936
License: Customer
Mode: GUI Mode

Current time: 	Tue Apr 22 11:31:32 CEST 2025
Time zone: 	Central European Standard Time (Europe/Paris)

OS: Ubuntu
OS Version: 6.11.0-21-generic
OS Architecture: amd64
Available processors (cores): 22

Display: 1
Screen size: 1920x1080
Screen resolution (DPI): 100
Available screens: 3
Default font: family=Dialog,name=Dialog,style=plain,size=12
Scale size: 12
OS font scaling: 100%

Java version: 	17.0.3 64-bit
JavaFX version: 17.0.1
Java home: 	/tools/Xilinx/Vivado/2023.1/tps/lnx64/jre17.0.3_7
Java executable: 	/tools/Xilinx/Vivado/2023.1/tps/lnx64/jre17.0.3_7/bin/java
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Djdk.gtk.version=2, -Dsun.java2d.uiScale.enabled=false, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, -XX:+UseStringDeduplication, -XX:MaxGCPauseMillis=200, -XX:+ParallelRefProcEnabled, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, --add-opens=java.desktop/sun.awt.X11=ALL-UNNAMED, -XX:NewSize=80m, -XX:MaxNewSize=80m, -Xms512m, -Xmx4072m, -Xss10m, -Xrs]
Java initial memory (-Xms): 	512 MB
Java maximum memory (-Xmx):	 3 GB

User name: 	stagiaire
User home directory: /home/stagiaire
User working directory: /home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /tools/Xilinx/Vivado
HDI_APPROOT: /tools/Xilinx/Vivado/2023.1
RDI_DATADIR: /tools/Xilinx/SharedData/2023.1/data:/tools/Xilinx/Vivado/2023.1/data
RDI_BINDIR: /tools/Xilinx/Vivado/2023.1/bin

Vivado preferences file: /home/stagiaire/.Xilinx/Vivado/2023.1/vivado.xml
Vivado preferences directory: /home/stagiaire/.Xilinx/Vivado/2023.1/
Vivado layouts directory: /home/stagiaire/.Xilinx/Vivado/2023.1/data/layouts
PlanAhead jar file: 	/tools/Xilinx/Vivado/2023.1/lib/classes/planAhead.jar
Vivado log file: 	/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/vivado.log
Vivado journal file: 	
Engine tmp dir: 	./.Xil/Vivado-2437936-qdtis2423h
Non-Default Parameters:	[]

Xilinx & AMD Environment Variables
--------------------------------------------------------------------------------------------
GNOME_SHELL_SESSION_MODE: ubuntu
RDI_APPROOT: /tools/Xilinx/Vivado/2023.1
RDI_BASEROOT: /tools/Xilinx/Vivado
RDI_BINROOT: /tools/Xilinx/Vivado/2023.1/bin
RDI_BUILD: yes
RDI_DATADIR: /tools/Xilinx/SharedData/2023.1/data:/tools/Xilinx/Vivado/2023.1/data
RDI_INSTALLROOT: /tools/Xilinx
RDI_INSTALLVER: 2023.1
RDI_JAVA_PLATFORM: 
RDI_JAVA_VERSION: 17.0.3_7
RDI_LIBDIR: /tools/Xilinx/Vivado/2023.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vivado/2023.1/lib/lnx64.o
RDI_OPT_EXT: .o
RDI_PATCHROOT: 
RDI_PLATFORM: lnx64
RDI_PREPEND_PATH: /tools/Xilinx/Vitis/2023.1/bin:/tools/Xilinx/Vivado/2023.1/ids_lite/ISE/bin/lin64
RDI_PROG: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/vivado
RDI_SESSION_INFO: /home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga:qdtis2423h_1745314282_2437868
RDI_SHARED_DATA: /tools/Xilinx/SharedData/2023.1/data
RDI_TPS_ROOT: /tools/Xilinx/Vivado/2023.1/tps/lnx64
RDI_USE_JDK17: True
SHELL: /bin/bash
XILINX: /tools/Xilinx/Vivado/2023.1/ids_lite/ISE
XILINX_BOARD: xilinx.com:vcu118:part0:2.0
XILINX_DSP: /tools/Xilinx/Vivado/2023.1/ids_lite/ISE
XILINX_HLS: /tools/Xilinx/Vitis_HLS/2023.1
XILINX_PART: xcvu9p-flga2104-2L-e
XILINX_PLANAHEAD: /tools/Xilinx/Vivado/2023.1
XILINX_SDK: /tools/Xilinx/Vitis/2023.1
XILINX_VITIS: /tools/Xilinx/Vitis/2023.1
XILINX_VIVADO: /tools/Xilinx/Vivado/2023.1
XILINX_VIVADO_HLS: /tools/Xilinx/Vivado/2023.1


GUI allocated memory:	512 MB
GUI max memory:		4,072 MB
Engine allocated memory: 2,465 MB

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// TclEventType: START_PROGRESS_DIALOG
// Tcl Message: start_gui 
// TclEventType: START_PROGRESS_DIALOG
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FLOW_ADDED
// Tcl Message: source scripts/prologue.tcl 
// Tcl Message: # set project ariane # create_project $project . -force -part $::env(XILINX_PART) 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 99 MB (+100847kb) [00:00:08]
// [Engine Memory]: 2,540 MB (+2512140kb) [00:00:08]
// [GUI Memory]: 124 MB (+21019kb) [00:00:08]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'. 
// HMemoryUtils.trashcanNow. Engine heap size: 2,734 MB. GUI used memory: 75 MB. Current time: 4/22/25, 11:31:34 AM CEST
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [Engine Memory]: 2,736 MB (+72018kb) [00:00:09]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: BOARD_MODIFIED
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message: create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 8761.379 ; gain = 545.016 ; free physical = 16969 ; free virtual = 28787 
// Tcl Message: # set_property board_part $::env(XILINX_BOARD) [current_project] # set_param general.maxThreads 8 # set_msg_config -id {[Synth 8-5858]} -new_severity "info" # set_msg_config -id {[Synth 8-4480]} -limit 1000 
dismissDialog("Sourcing Tcl script 'scripts/prologue.tcl'"); // bq
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: START_PROGRESS_DIALOG
// TclEventType: FILE_SET_CHANGE
// Tcl Message: source scripts/run.tcl 
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 135 MB (+6005kb) [00:00:11]
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: # add_files -fileset constrs_1 -norecurse constraints/$project.xdc # synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xcvu9p-flga2104-2L-e Top: ariane_xilinx 
// [Engine Memory]: 3,701 MB (+868985kb) [00:00:20]
// TclEventType: ELABORATE_START
// HMemoryUtils.trashcanNow. Engine heap size: 4,486 MB. GUI used memory: 78 MB. Current time: 4/22/25, 11:31:53 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 4,862 MB. GUI used memory: 76 MB. Current time: 4/22/25, 11:32:05 AM CEST
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// HMemoryUtils.trashcanNow. Engine heap size: 5,829 MB. GUI used memory: 76 MB. Current time: 4/22/25, 11:32:23 AM CEST
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// [Engine Memory]: 5,881 MB (+2091317kb) [00:01:04]
// HMemoryUtils.trashcanNow. Engine heap size: 5,881 MB. GUI used memory: 76 MB. Current time: 4/22/25, 11:32:29 AM CEST
// TclEventType: DESIGN_NEW
// [GUI Memory]: 158 MB (+16399kb) [00:01:05]
// [GUI Memory]: 170 MB (+3923kb) [00:01:05]
// [GUI Memory]: 184 MB (+6493kb) [00:01:05]
// [GUI Memory]: 216 MB (+24073kb) [00:01:05]
// Xgd.load filename: /tools/Xilinx/Vivado/2023.1/data/parts/xilinx/virtexuplus/devint/virtexuplus/xcvu9p/xcvu9p.xgd; ZipEntry: xcvu9p_detail.xgd elapsed time: 0.9s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1s
// [GUI Memory]: 247 MB (+20685kb) [00:01:06]
// [Engine Memory]: 6,673 MB (+522168kb) [00:01:06]
// WARNING: HEventQueue.dispatchEvent() is taking  1622 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'dout', assumed default net type 'wire' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv:88] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'led', assumed default net type 'wire' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/ariane_xilinx.sv:919] INFO: [Synth 8-11241] undeclared symbol 'sw', assumed default net type 'wire' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/ariane_xilinx.sv:920] INFO: [Synth 8-11241] undeclared symbol 'unused_switches', assumed default net type 'wire' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/ariane_xilinx.sv:920] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10104.723 ; gain = 334.641 ; free physical = 15603 ; free virtual = 27400 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ariane_xilinx' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/ariane_xilinx.sv:14] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 4 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/tb/axi_intf.sv:19] 
// Tcl Message: 	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_ID_WIDTH bound to: 4 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/axi/src/axi_xbar.sv:18] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'addr_decode' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/addr_decode.sv:30] 
// Tcl Message: 	Parameter NoIndices bound to: 32'b00000000000000000000000000001010  	Parameter NoRules bound to: 32'b00000000000000000000000000001010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/addr_decode.sv:30] INFO: [Synth 8-6157] synthesizing module 'axi_demux' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/axi/src/axi_demux.sv:19] 
// Tcl Message: 	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100  	Parameter NoMstPorts bound to: 32'b00000000000000000000000000001011  	Parameter MaxTrans bound to: 32'b00000000000000000000000000000001  	Parameter AxiLookBits bound to: 32'b00000000000000000000000000000100  	Parameter UniqueIds bound to: 1'b0  	Parameter FallThrough bound to: 1'b0  	Parameter SpillAw bound to: 1'b1  	Parameter SpillW bound to: 1'b1  	Parameter SpillB bound to: 1'b1  	Parameter SpillAr bound to: 1'b1  	Parameter SpillR bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/axi/src/axi_demux.sv:576] 
// Tcl Message: 	Parameter AxiIdBits bound to: 32'b00000000000000000000000000000100  	Parameter CounterWidth bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/axi/src/axi_demux.sv:626] INFO: [Synth 8-6157] synthesizing module 'delta_counter' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/delta_counter.sv:13] 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000000001  	Parameter STICKY_OVERFLOW bound to: 1'b0  
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DEPTH bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized1' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized1' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000001011  	Parameter AxiVldRdy bound to: 1'b1  	Parameter LockIn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/lzc.sv:25] 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000001011  	Parameter MODE bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'lzc' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/lzc.sv:25] INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized2' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized2' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized3' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized3' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000001011  	Parameter AxiVldRdy bound to: 1'b1  	Parameter LockIn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/axi/src/axi_demux.sv:19] INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/axi/src/axi_err_slv.sv:19] 
// Tcl Message: 	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100  	Parameter Resp bound to: 2'b11  	Parameter ATOPs bound to: 1'b1  	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_atop_filter' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/axi/src/axi_atop_filter.sv:37] 
// Tcl Message: 	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100  	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/axi/src/axi_atop_filter.sv:118] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/axi/src/axi_atop_filter.sv:268] INFO: [Synth 8-6157] synthesizing module 'stream_register' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/stream_register.sv:14] INFO: [Synth 8-6157] synthesizing module 'fifo_v2' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv:13] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000  	Parameter DEPTH bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000  	Parameter DEPTH bound to: 32'b00000000000000000000000000000001  
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b1  	Parameter DEPTH bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DEPTH bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DEPTH bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] INFO: [Synth 8-6157] synthesizing module 'counter' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/counter.sv:14] 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000001000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/delta_counter.sv:13] 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000001000  	Parameter STICKY_OVERFLOW bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/delta_counter.sv:13] INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/counter.sv:14] INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/axi/src/axi_err_slv.sv:19] INFO: [Synth 8-6157] synthesizing module 'axi_mux' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/axi/src/axi_mux.sv:27] 
// Tcl Message: 	Parameter SlvAxiIDWidth bound to: 32'b00000000000000000000000000000100  	Parameter NoSlvPorts bound to: 32'b00000000000000000000000000000010  	Parameter MaxWTrans bound to: 32'b00000000000000000000000000000001  	Parameter FallThrough bound to: 1'b0  	Parameter SpillAw bound to: 1'b1  	Parameter SpillW bound to: 1'b1  	Parameter SpillB bound to: 1'b1  	Parameter SpillAr bound to: 1'b1  	Parameter SpillR bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/axi/src/axi_id_prepend.sv:18] 
// Tcl Message: 	Parameter NoBus bound to: 1 - type: integer  	Parameter AxiIdWidthSlvPort bound to: 32'b00000000000000000000000000000100  	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000101  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/axi/src/axi_id_prepend.sv:18] INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000000010  	Parameter AxiVldRdy bound to: 1'b1  	Parameter LockIn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/lzc.sv:25] 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000000010  	Parameter MODE bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/lzc.sv:25] INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized4' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DEPTH bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized4' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized4' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized4' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized5' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized5' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000000010  	Parameter AxiVldRdy bound to: 1'b1  	Parameter LockIn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized6' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'spill_register_flushable__parameterized6' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'spill_register_flushable__parameterized7' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv:17] 
// Tcl Message: 	Parameter Bypass bound to: 1'b0  
// Tcl Message: 	Parameter IrLength bound to: 32'b00000000000000000000000000000101  	Parameter IdcodeValue bound to: 1 - type: integer  
// Tcl Message: 	Parameter NrHarts bound to: 32'b00000000000000000000000000000001  	Parameter BusWidth bound to: 32'b00000000000000000000000001000000  	Parameter SelectableHarts bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'dm_csrs' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/riscv-dbg/src/dm_csrs.sv:18] 
// Tcl Message: 	Parameter NrHarts bound to: 32'b00000000000000000000000000000001  	Parameter BusWidth bound to: 32'b00000000000000000000000001000000  	Parameter SelectableHarts bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/riscv-dbg/src/dm_csrs.sv:294] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/riscv-dbg/src/dm_csrs.sv:360] INFO: [Synth 8-6157] synthesizing module 'fifo_v2__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv:13] 
// Tcl Message: 	Parameter DEPTH bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized5' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000  	Parameter DEPTH bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized5' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/fifo_v3.sv:13] INFO: [Synth 8-6155] done synthesizing module 'fifo_v2__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv:13] INFO: [Synth 8-6155] done synthesizing module 'dm_csrs' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/riscv-dbg/src/dm_csrs.sv:18] INFO: [Synth 8-6157] synthesizing module 'dm_sba' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/riscv-dbg/src/dm_sba.sv:18] 
// Tcl Message: 	Parameter BusWidth bound to: 32'b00000000000000000000000001000000  	Parameter ReadByteEnable bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/riscv-dbg/src/dm_sba.sv:72] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/riscv-dbg/src/dm_sba.sv:101] INFO: [Synth 8-6155] done synthesizing module 'dm_sba' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/riscv-dbg/src/dm_sba.sv:18] INFO: [Synth 8-6157] synthesizing module 'dm_mem' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/riscv-dbg/src/dm_mem.sv:19] 
// Tcl Message: 	Parameter NrHarts bound to: 32'b00000000000000000000000000000001  	Parameter BusWidth bound to: 32'b00000000000000000000000001000000  	Parameter SelectableHarts bound to: 1'b1  	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000  
// Tcl Message: 	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000001000000  	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/axi_adapter.sv:486] INFO: [Synth 8-6155] done synthesizing module 'axi_adapter' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/axi_adapter.sv:19] INFO: [Synth 8-6157] synthesizing module 'ariane' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/src/ariane.sv:17] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'cva6' [/home/stagiaire/Documents/cva6_main/cva6_base/core/cva6.sv:18] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'perf_counters' [/home/stagiaire/Documents/cva6_main/cva6_base/core/perf_counters.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'perf_counters' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/core/perf_counters.sv:16] INFO: [Synth 8-6157] synthesizing module 'wt_cache_subsystem' [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_cache_subsystem.sv:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'cva6_icache' [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/cva6_icache.sv:28] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'sram_cache' [/home/stagiaire/Documents/cva6_main/cva6_base/common/local/util/sram_cache.sv:21] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 45 - type: integer  	Parameter NUM_WORDS bound to: 256 - type: integer  	Parameter BYTE_ACCESS bound to: 0 - type: integer  	Parameter TECHNO_CUT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'sram' [/home/stagiaire/Documents/cva6_main/cva6_base/common/local/util/sram.sv:21] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 45 - type: integer  	Parameter USER_WIDTH bound to: 1 - type: integer  	Parameter USER_EN bound to: 0 - type: integer  	Parameter NUM_WORDS bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tc_sram_wrapper' [/home/stagiaire/Documents/cva6_main/cva6_base/common/local/util/tc_sram_fpga_wrapper.sv:10] 
// Tcl Message: 	Parameter NumWords bound to: 256 - type: integer  	Parameter DataWidth bound to: 32'b00000000000000000000000001000000  	Parameter ByteWidth bound to: 8 - type: integer  	Parameter NumPorts bound to: 1 - type: integer  	Parameter Latency bound to: 1 - type: integer  	Parameter SimInit bound to: none - type: string  	Parameter PrintSimCfg bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'SyncSpRamBeNx64' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv:28] 
// Tcl Message: 	Parameter ADDR_WIDTH bound to: 8 - type: integer  	Parameter DATA_DEPTH bound to: 256 - type: integer  	Parameter OUT_REGS bound to: 0 - type: integer  	Parameter SIM_INIT bound to: 1 - type: integer  
// Tcl Message: 	Parameter DATA_WIDTH bound to: 128 - type: integer  	Parameter USER_WIDTH bound to: 128 - type: integer  	Parameter USER_EN bound to: 0 - type: integer  	Parameter NUM_WORDS bound to: 256 - type: integer  	Parameter BYTE_ACCESS bound to: 0 - type: integer  	Parameter TECHNO_CUT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'sram__parameterized0' [/home/stagiaire/Documents/cva6_main/cva6_base/common/local/util/sram.sv:21] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 128 - type: integer  	Parameter USER_WIDTH bound to: 128 - type: integer  	Parameter USER_EN bound to: 0 - type: integer  	Parameter NUM_WORDS bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sram__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/common/local/util/sram.sv:21] INFO: [Synth 8-6155] done synthesizing module 'sram_cache__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/common/local/util/sram_cache.sv:21] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/cva6_icache.sv:220] INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized1' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/lzc.sv:25] 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized1' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/lzc.sv:25] INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/lfsr.sv:22] 
// Tcl Message: 	Parameter LfsrWidth bound to: 32'b00000000000000000000000000001000  	Parameter OutWidth bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/lfsr.sv:22] INFO: [Synth 8-6155] done synthesizing module 'cva6_icache' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/cva6_icache.sv:28] INFO: [Synth 8-6157] synthesizing module 'wt_dcache' [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_dcache.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'wt_dcache_ctrl' [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_dcache_ctrl.sv:16] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_dcache_ctrl.sv:134] INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_dcache_ctrl.sv:134] INFO: [Synth 8-6155] done synthesizing module 'wt_dcache_ctrl' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_dcache_ctrl.sv:16] INFO: [Synth 8-6157] synthesizing module 'wt_dcache_missunit' [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_dcache_missunit.sv:17] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized2' [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/lzc.sv:25] INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 32'b00000000000000000000000000001000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized2' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/lzc.sv:25] 
// Tcl Message: 	Parameter LfsrWidth bound to: 32'b00000000000000000000000000001000  	Parameter OutWidth bound to: 32'b00000000000000000000000000000011  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/lfsr.sv:22] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_dcache_missunit.sv:98] 
// Tcl Message: 	Parameter Seed bound to: 32'b00000000000000000000000000000011  	Parameter MaxExp bound to: 32'b00000000000000000000000000010000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'exp_backoff' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/exp_backoff.sv:23] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_dcache_missunit.sv:350] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_dcache_missunit.sv:451] INFO: [Synth 8-6155] done synthesizing module 'wt_dcache_missunit' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_dcache_missunit.sv:17] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/include/wt_cache_pkg.sv:134] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_dcache_wbuffer.sv:142] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_dcache_wbuffer.sv:116] 
// Tcl Message: 	Parameter FALL_THROUGH bound to: 1'b0  	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010  	Parameter DEPTH bound to: 32'b00000000000000000000000000000100  	Parameter FPGA_EN bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'cva6_fifo_v3' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/core/cva6_fifo_v3.sv:16] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000000100  	Parameter DataWidth bound to: 32'b00000000000000000000000000000001  	Parameter LockIn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized3' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000001000  	Parameter LockIn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized4' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_axi_adapter.sv:197] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_axi_adapter.sv:206] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_axi_adapter.sv:231] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/cache_subsystem/wt_axi_adapter.sv:248] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/frontend/frontend.sv:235] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/frontend/frontend.sv:235] 
// Tcl Message: 	Parameter FPGA_ALTERA bound to: 1'b0  	Parameter DEPTH bound to: 32'b00000000000000000000000000000100  	Parameter FPGA_EN bound to: 1'b0  	Parameter FPGA_ALTERA bound to: 1'b0  	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000  	Parameter DEPTH bound to: 32'b00000000000000000000000000000010  	Parameter FPGA_EN bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/include/ariane_pkg.sv:562] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/issue_read_operands.sv:382] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/stagiaire/Documents/cva6_main/cva6_base/core/issue_read_operands.sv:399] 
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000001001  	Parameter ExtPrio bound to: 1'b1  	Parameter AxiVldRdy bound to: 1'b1  
// Tcl Message: 	Parameter NumIn bound to: 32'b00000000000000000000000000001101  	Parameter DataWidth bound to: 32'b00000000000000000000000001000000  	Parameter ExtPrio bound to: 1'b1  	Parameter AxiVldRdy bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_base/core/fpu_wrap.sv:440] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_base/core/cvfpu/src/fpnew_rounding.sv:48] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_base/core/cvfpu/src/fpnew_rounding.sv:48] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_base/core/cvfpu/src/fpnew_pkg.sv:89] 
// Tcl Message: 	Parameter AbsWidth bound to: 32'b00000000000000000000000001000000  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_base/core/cvfpu/src/fpnew_rounding.sv:48] INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_base/core/cvfpu/src/fpnew_pkg.sv:89] 
// Tcl Message: 	Parameter DEPTH bound to: 32'b00000000000000000000000000000001  	Parameter FPGA_EN bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/clint/axi_lite_interface.sv:78] 
// Tcl Message: 	Parameter STAGES bound to: 32'b00000000000000000000000000000010  	Parameter AXI_ID_WIDTH bound to: 5 - type: integer  	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer  	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer  	Parameter AXI_USER_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/axi_mem_if/src/axi2mem.sv:192] INFO: [Synth 8-155] case statement is not full and has no default [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/axi_mem_if/src/axi2mem.sv:234] INFO: [Synth 8-155] case statement is not full and has no default [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/axi_mem_if/src/axi2mem.sv:122] 
// Tcl Message: 	Parameter AxiAddrWidth bound to: 64 - type: integer  	Parameter AxiDataWidth bound to: 64 - type: integer  	Parameter AxiIdWidth bound to: 5 - type: integer  	Parameter AxiUserWidth bound to: 64 - type: integer  	Parameter InclUART bound to: 1'b1  	Parameter InclSPI bound to: 1'b1  	Parameter InclEthernet bound to: 1'b0  	Parameter InclGPIO bound to: 1'b1  
// Tcl Message: 	Parameter SIZE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:28' bound to instance 'UART_IF_CTS' of component 'slib_input_filter' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:402] INFO: [Synth 8-638] synthesizing module 'slib_input_filter' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:41] 
// Tcl Message: 	Parameter SIZE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'slib_input_filter' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:41] 
// Tcl Message: 	Parameter SIZE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:28' bound to instance 'UART_IF_DSR' of component 'slib_input_filter' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:403] 
// Tcl Message: 	Parameter SIZE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:28' bound to instance 'UART_IF_DCD' of component 'slib_input_filter' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:404] 
// Tcl Message: 	Parameter SIZE bound to: 2 - type: integer  
// Tcl Message: 	Parameter RATIO bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_clock_div' declared at '/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_clock_div.vhd:29' bound to instance 'UART_BG2' of component 'slib_clock_div' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:752] INFO: [Synth 8-638] synthesizing module 'slib_clock_div' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_clock_div.vhd:41] 
// Tcl Message: 	Parameter RATIO bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'slib_clock_div' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_clock_div.vhd:41] INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_edge_detect.vhd:28' bound to instance 'UART_RCLK' of component 'slib_edge_detect' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:758] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  	Parameter SIZE_E bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_fifo.vhd:29' bound to instance 'UART_TXFF' of component 'slib_fifo' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:765] INFO: [Synth 8-638] synthesizing module 'slib_fifo' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_fifo.vhd:48] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  	Parameter SIZE_E bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'slib_fifo' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_fifo.vhd:48] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  	Parameter SIZE_E bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_fifo.vhd:29' bound to instance 'UART_RXFF' of component 'slib_fifo' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/apb_uart.vhd:784] INFO: [Synth 8-638] synthesizing module 'slib_fifo__parameterized1' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_fifo.vhd:48] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  	Parameter SIZE_E bound to: 6 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_counter' declared at '/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_counter.vhd:29' bound to instance 'RX_BRC' of component 'slib_counter' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/uart_receiver.vhd:122] INFO: [Synth 8-638] synthesizing module 'slib_counter' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_counter.vhd:46] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'slib_counter' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_counter.vhd:46] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  	Parameter THRESHOLD bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_mv_filter' declared at '/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_mv_filter.vhd:29' bound to instance 'RX_MVF' of component 'slib_mv_filter' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/uart_receiver.vhd:137] INFO: [Synth 8-638] synthesizing module 'slib_mv_filter' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_mv_filter.vhd:44] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  	Parameter THRESHOLD bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'slib_mv_filter' (0#1) [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_mv_filter.vhd:44] 
// Tcl Message: 	Parameter SIZE bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:28' bound to instance 'RX_IFSB' of component 'slib_input_filter' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/uart_receiver.vhd:150] INFO: [Synth 8-638] synthesizing module 'slib_input_filter__parameterized2' [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_uart/src/vhdl_orig/slib_input_filter.vhd:41] 
// Tcl Message: 	Parameter SIZE bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_timer/timer.sv:92] INFO: [Synth 8-155] case statement is not full and has no default [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/src/apb_timer/timer.sv:116] 
// Tcl Message: 	Parameter ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000  	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000100000  	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110  	Parameter N_TARGET bound to: 32'sb00000000000000000000000000000010  	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111  	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110  	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111  	Parameter ALGORITHM bound to: SEQUENTIAL - type: string  	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000011110  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:580] INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:809] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000001000000  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:39] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 10880.973 ; gain = 1110.891 ; free physical = 14707 ; free virtual = 26498 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 10880.973 ; gain = 1110.891 ; free physical = 14711 ; free virtual = 26502 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 10880.973 ; gain = 1110.891 ; free physical = 14711 ; free virtual = 26502 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 10914.355 ; gain = 0.000 ; free physical = 14765 ; free virtual = 26557 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 1083 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_0/bd_f0c7_microblaze_I_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0' Finished Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_0/bd_f0c7_microblaze_I_0.xdc] for cell 'i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/bd_0/ip/ip_0/bd_f0c7_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Finished Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/par/xlnx_mig_ddr4.xdc] for cell 'i_ddr/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/par/xlnx_mig_ddr4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/constraints/vcu118.xdc] 
// Tcl Message: Finished Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/constraints/vcu118.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/constraints/vcu118.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/constraints/ariane.xdc] 
// Tcl Message: Finished Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/constraints/ariane.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/constraints/ariane.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ariane_xilinx_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/ariane_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: INFO: [Vivado 12-3272] Current instance is the top level cell 'i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [/tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16] 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11899.945 ; gain = 0.000 ; free physical = 13982 ; free virtual = 25776 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_OPTIONS_MODIFIED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 12059.805 ; gain = 2289.723 ; free physical = 13490 ; free virtual = 25309 
// Tcl Message: 428 Infos, 375 Warnings, 1 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 12059.805 ; gain = 3250.402 ; free physical = 13490 ; free virtual = 25309 
// Tcl Message: INFO: [Common 17-2834] synth_design peak Physical Memory [PSS]  INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS]  
// Tcl Message: # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1] # launch_runs synth_1 
// Tcl Message: [Tue Apr 22 11:32:32 2025] Launched synth_1... Run output will be captured here: /home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/ariane.runs/synth_1/runme.log 
// Tcl Message: # wait_on_run synth_1 
// Tcl Message: [Tue Apr 22 11:32:32 2025] Waiting for synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 6,727 MB. GUI used memory: 181 MB. Current time: 4/22/25, 11:32:35 AM CEST
// Tcl Message: [Tue Apr 22 11:32:37 2025] Waiting for synth_1 to finish... 
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 8s
// Tcl Message: [Tue Apr 22 11:32:42 2025] Waiting for synth_1 to finish... 
// Tcl Message: [Tue Apr 22 11:32:47 2025] Waiting for synth_1 to finish... 
// Tcl Message: [Tue Apr 22 11:32:57 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,533 MB. GUI used memory: 187 MB. Current time: 4/22/25, 11:33:05 AM CEST
// Tcl Message: [Tue Apr 22 11:33:07 2025] Waiting for synth_1 to finish... 
// Tcl Message: [Tue Apr 22 11:33:17 2025] Waiting for synth_1 to finish... 
// Tcl Message: [Tue Apr 22 11:33:27 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,527 MB. GUI used memory: 187 MB. Current time: 4/22/25, 11:33:35 AM CEST
// Tcl Message: [Tue Apr 22 11:33:47 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,527 MB. GUI used memory: 187 MB. Current time: 4/22/25, 11:34:05 AM CEST
// Tcl Message: [Tue Apr 22 11:34:07 2025] Waiting for synth_1 to finish... 
// Tcl Message: [Tue Apr 22 11:34:27 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,527 MB. GUI used memory: 187 MB. Current time: 4/22/25, 11:34:35 AM CEST
// Tcl Message: [Tue Apr 22 11:34:47 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,527 MB. GUI used memory: 187 MB. Current time: 4/22/25, 11:35:05 AM CEST
// Tcl Message: [Tue Apr 22 11:35:27 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,528 MB. GUI used memory: 187 MB. Current time: 4/22/25, 11:35:35 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 6,528 MB. GUI used memory: 188 MB. Current time: 4/22/25, 11:36:05 AM CEST
// Tcl Message: [Tue Apr 22 11:36:07 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,528 MB. GUI used memory: 188 MB. Current time: 4/22/25, 11:36:35 AM CEST
// Tcl Message: [Tue Apr 22 11:36:47 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,528 MB. GUI used memory: 189 MB. Current time: 4/22/25, 11:37:05 AM CEST
// Tcl Message: [Tue Apr 22 11:37:27 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,529 MB. GUI used memory: 188 MB. Current time: 4/22/25, 11:37:35 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 6,529 MB. GUI used memory: 188 MB. Current time: 4/22/25, 11:38:05 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 6,529 MB. GUI used memory: 188 MB. Current time: 4/22/25, 11:38:35 AM CEST
// Tcl Message: [Tue Apr 22 11:38:47 2025] Waiting for synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 6,529 MB. GUI used memory: 188 MB. Current time: 4/22/25, 11:39:05 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 6,529 MB. GUI used memory: 188 MB. Current time: 4/22/25, 11:39:35 AM CEST
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// WARNING: HEventQueue.dispatchEvent() is taking  11423 ms.
// TclEventType: RUN_STEP_COMPLETED
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 9643 ms. Increasing delay to 3000 ms.
// [GUI Memory]: 276 MB (+17654kb) [00:08:23]
// Tcl Message: [Tue Apr 22 11:39:47 2025] synth_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:07:17 ; elapsed = 00:07:15 . Memory (MB): peak = 12540.070 ; gain = 480.266 ; free physical = 20385 ; free virtual = 24730 
// Tcl Message: # open_run synth_1 
// [GUI Memory]: 309 MB (+19722kb) [00:08:23]
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xcvu9p-flga2104-2L-e 
// WARNING: HEventQueue.dispatchEvent() is taking  1495 ms.
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 10407ms to process. Increasing delay to 2000 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  10408 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 6,514 MB. GUI used memory: 199 MB. Current time: 4/22/25, 11:40:35 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 6,514 MB. GUI used memory: 198 MB. Current time: 4/22/25, 11:41:05 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 6,514 MB. GUI used memory: 198 MB. Current time: 4/22/25, 11:41:35 AM CEST
// TclEventType: DEBUG_PORT_ADD
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// HMemoryUtils.trashcanNow. Engine heap size: 6,958 MB. GUI used memory: 198 MB. Current time: 4/22/25, 11:42:13 AM CEST
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 6,983 MB. GUI used memory: 198 MB. Current time: 4/22/25, 11:42:20 AM CEST
// [Engine Memory]: 7,073 MB (+69079kb) [00:10:56]
// TclEventType: DESIGN_NEW
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  1012 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.82 . Memory (MB): peak = 12540.070 ; gain = 0.000 ; free physical = 19644 ; free virtual = 24473 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5370 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: INFO: [Chipscope 16-324] Core: i_ddr UUID: 95d64970-6efe-555a-a048-dc3a209f704a  
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc:57] INFO: [Timing 38-2] Deriving generated clocks [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.gen/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xdc:57] 
// Tcl Message: Finished Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/constraints/vcu118.xdc] Parsing XDC File [/home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/constraints/ariane.xdc] 
// Tcl Message: INFO: [Project 1-1714] 53 XPM XDC files have been applied to the design. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Generating merged BMM file for the design top 'ariane_xilinx'... 
// Tcl Message: INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/sw/calibration_0/Debug/calibration_ddr.elf  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 12922.414 ; gain = 0.000 ; free physical = 18534 ; free virtual = 23767 
// Tcl Message: open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:02:35 . Memory (MB): peak = 13002.746 ; gain = 462.676 ; free physical = 18323 ; free virtual = 23600 
// Tcl Message: # exec mkdir -p reports/ # exec rm -rf reports/* # check_timing -verbose                                                   -file reports/$project.check_timing.rpt 
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. 
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 11.2s
// HMemoryUtils.trashcanNow. Engine heap size: 7,604 MB. GUI used memory: 209 MB. Current time: 4/22/25, 11:42:35 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,551 MB. GUI used memory: 209 MB. Current time: 4/22/25, 11:43:05 AM CEST
// [Engine Memory]: 8,551 MB (+1179634kb) [00:11:42]
// TclEventType: TIMING_RESULTS_STALE
// Tcl Message: check_timing: Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 14453.789 ; gain = 1451.043 ; free physical = 16595 ; free virtual = 22221 
// Tcl Message: # report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports/$project.timing_WORST_100.rpt 
// Tcl Message: INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 100 -delay_type max -sort_by slack. 
// Tcl Message: # report_timing -nworst 1 -delay_type max -sort_by group                  -file reports/$project.timing.rpt 
// Tcl Message: INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by group. 
// Tcl Message: # report_utilization -hierarchical                                        -file reports/$project.utilization.rpt 
// Tcl Message: # report_cdc                                                              -file reports/$project.cdc.rpt 
// Tcl Message: INFO: [Timing 38-91] UpdateTimingParams: No interconnect No Cell Dly, Speed grade: -2L, Temperature grade: E, Delay Type: max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs 
// Tcl Message: INFO: [Timing 38-433] Consider using Xilinx recommended XPM_CDC modules to avoid Critical severities INFO: [Timing 38-314] The report_cdc command only analyzes and reports clock domain crossing paths where clocks have been defined on both source and destination sides. Ports with no input delay constraint are skipped. Please run check_timing to verify there are no missing clock definitions in your design, nor any unconstrained input port. 
// Tcl Message: # report_clock_interaction                                                -file reports/$project.clock_interaction.rpt 
// Tcl Message: INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs 
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: RUN_MODIFY
// TclEventType: RUN_OPTIONS_MODIFIED
// TclEventType: RUN_MODIFY
// TclEventType: RUN_OPTIONS_MODIFIED
// Tcl Message: # set_property "steps.place_design.args.directive" "RuntimeOptimized" [get_runs impl_1] # set_property "steps.route_design.args.directive" "RuntimeOptimized" [get_runs impl_1] # launch_runs impl_1 
// Tcl Message: INFO: [Timing 38-480] Writing timing data to binary archive. 
// Tcl Message: Writing XDEF routing. Writing XDEF routing logical nets. Writing XDEF routing special nets. 
// Tcl Message: Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.34 . Memory (MB): peak = 14512.812 ; gain = 50.020 ; free physical = 16545 ; free virtual = 22218 
// HMemoryUtils.trashcanNow. Engine heap size: 8,621 MB. GUI used memory: 209 MB. Current time: 4/22/25, 11:43:23 AM CEST
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Apr 22 11:43:28 2025] Launched impl_1... Run output will be captured here: /home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/ariane.runs/impl_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 14522.812 ; gain = 68.023 ; free physical = 16539 ; free virtual = 22213 
// Tcl Message: # wait_on_run impl_1 
// Tcl Message: [Tue Apr 22 11:43:29 2025] Waiting for impl_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Apr 22 11:43:34 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 22 11:43:39 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 22 11:43:44 2025] Waiting for impl_1 to finish... 
// Device view-level: 0.0
// Tcl Message: [Tue Apr 22 11:43:54 2025] Waiting for impl_1 to finish... 
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Apr 22 11:44:04 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 22 11:44:14 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 22 11:44:24 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 22 11:44:44 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 22 11:45:04 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,743 MB. GUI used memory: 214 MB. Current time: 4/22/25, 11:45:08 AM CEST
// Tcl Message: [Tue Apr 22 11:45:24 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 22 11:45:44 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 22 11:46:24 2025] Waiting for impl_1 to finish... 
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Apr 22 11:47:04 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,702 MB. GUI used memory: 214 MB. Current time: 4/22/25, 11:47:35 AM CEST
// Tcl Message: [Tue Apr 22 11:47:44 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 214 MB. Current time: 4/22/25, 11:48:05 AM CEST
// Tcl Message: [Tue Apr 22 11:48:24 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 214 MB. Current time: 4/22/25, 11:48:35 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 214 MB. Current time: 4/22/25, 11:49:05 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 236 MB. Current time: 4/22/25, 11:49:35 AM CEST
// Tcl Message: [Tue Apr 22 11:49:44 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 214 MB. Current time: 4/22/25, 11:50:05 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 214 MB. Current time: 4/22/25, 11:50:35 AM CEST
// Tcl Message: [Tue Apr 22 11:51:04 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 214 MB. Current time: 4/22/25, 11:51:05 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 214 MB. Current time: 4/22/25, 11:51:35 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 214 MB. Current time: 4/22/25, 11:52:05 AM CEST
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Apr 22 11:52:24 2025] Waiting for impl_1 to finish... 
// TclEventType: RUN_STEP_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 216 MB. Current time: 4/22/25, 11:52:35 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 215 MB. Current time: 4/22/25, 11:53:05 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 236 MB. Current time: 4/22/25, 11:53:35 AM CEST
// Tcl Message: [Tue Apr 22 11:53:44 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 215 MB. Current time: 4/22/25, 11:54:05 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 216 MB. Current time: 4/22/25, 11:54:35 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 215 MB. Current time: 4/22/25, 11:55:05 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 236 MB. Current time: 4/22/25, 11:55:35 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 215 MB. Current time: 4/22/25, 11:56:05 AM CEST
// Tcl Message: [Tue Apr 22 11:56:24 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 215 MB. Current time: 4/22/25, 11:56:35 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 215 MB. Current time: 4/22/25, 11:57:05 AM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 8,688 MB. GUI used memory: 215 MB. Current time: 4/22/25, 11:57:35 AM CEST
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Tue Apr 22 11:57:54 2025] impl_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:14:26 . Memory (MB): peak = 14522.812 ; gain = 0.000 ; free physical = 12955 ; free virtual = 20384 
// Tcl Message: # launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: [Tue Apr 22 11:57:55 2025] Launched impl_1... Run output will be captured here: /home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/ariane.runs/impl_1/runme.log 
// Tcl Message: # wait_on_run impl_1 
// Tcl Message: [Tue Apr 22 11:57:55 2025] Waiting for impl_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Apr 22 11:58:00 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,681 MB. GUI used memory: 216 MB. Current time: 4/22/25, 11:58:05 AM CEST
// Tcl Message: [Tue Apr 22 11:58:05 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 22 11:58:10 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 22 11:58:20 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 22 11:58:30 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,681 MB. GUI used memory: 216 MB. Current time: 4/22/25, 11:58:35 AM CEST
// Tcl Message: [Tue Apr 22 11:58:40 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 22 11:58:50 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,681 MB. GUI used memory: 276 MB. Current time: 4/22/25, 11:59:05 AM CEST
// Tcl Message: [Tue Apr 22 11:59:10 2025] Waiting for impl_1 to finish... 
// Tcl Message: [Tue Apr 22 11:59:30 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,681 MB. GUI used memory: 216 MB. Current time: 4/22/25, 11:59:35 AM CEST
// Tcl Message: [Tue Apr 22 11:59:50 2025] Waiting for impl_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 8,681 MB. GUI used memory: 216 MB. Current time: 4/22/25, 12:00:05 PM CEST
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Apr 22 12:00:09 2025] impl_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:02:15 . Memory (MB): peak = 14522.812 ; gain = 0.000 ; free physical = 12584 ; free virtual = 20045 
// Tcl Message: # open_run impl_1 
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// HMemoryUtils.trashcanNow. Engine heap size: 9,142 MB. GUI used memory: 217 MB. Current time: 4/22/25, 12:00:23 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 9,208 MB. GUI used memory: 217 MB. Current time: 4/22/25, 12:00:35 PM CEST
// [Engine Memory]: 9,208 MB (+239862kb) [00:29:16]
// HMemoryUtils.trashcanNow. Engine heap size: 9,208 MB. GUI used memory: 217 MB. Current time: 4/22/25, 12:01:05 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 9,208 MB. GUI used memory: 217 MB. Current time: 4/22/25, 12:01:35 PM CEST
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 9,229 MB. GUI used memory: 217 MB. Current time: 4/22/25, 12:01:55 PM CEST
// TclEventType: DESIGN_NEW
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  1065 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.76 . Memory (MB): peak = 14522.812 ; gain = 0.000 ; free physical = 12891 ; free virtual = 20354 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5336 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF Files: Time (s): cpu = 00:00:09 ; elapsed = 00:01:11 . Memory (MB): peak = 15016.020 ; gain = 162.938 ; free physical = 12315 ; free virtual = 19880 
// Tcl Message: Restored from archive | CPU: 9.860000 secs | Memory: 153.328239 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:09 ; elapsed = 00:01:32 . Memory (MB): peak = 15016.020 ; gain = 162.938 ; free physical = 12319 ; free virtual = 19886 
// Tcl Message: Generating merged BMM file for the design top 'ariane_xilinx'... 
// Tcl Message: INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/stagiaire/Documents/cva6_main/cva6_base/corev_apu/fpga/xilinx/xlnx_mig_ddr4/xlnx_mig_ddr4.gen/sources_1/ip/xlnx_mig_ddr4/sw/calibration_0/Debug/calibration_ddr.elf  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 15028.020 ; gain = 0.000 ; free physical = 12304 ; free virtual = 19871 
// Device view-level: 0.0
// [GUI Memory]: 325 MB (+970kb) [00:30:32]
// [GUI Memory]: 342 MB (+743kb) [00:30:32]
// Tcl Message: open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:01:47 . Memory (MB): peak = 15395.402 ; gain = 882.590 ; free physical = 11945 ; free virtual = 19513 
// Tcl Message: # write_verilog -force -mode funcsim work-fpga/${project}_funcsim.v 
// Tcl Message: # write_verilog -force -mode timesim work-fpga/${project}_timesim.v 
// Tcl Message: # write_sdf     -force work-fpga/${project}_timesim.sdf 
// HMemoryUtils.trashcanNow. Engine heap size: 9,822 MB. GUI used memory: 257 MB. Current time: 4/22/25, 12:02:05 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 15s
// Device view-level: 0.0
// [Engine Memory]: 10,277 MB (+638939kb) [00:30:46]
// RouteApi::getRouteInfo length(bytes): 196078
// Elapsed time: 1836 seconds
dismissDialog("Device"); // u
// Tcl Message: write_sdf: Time (s): cpu = 00:01:48 ; elapsed = 00:00:09 . Memory (MB): peak = 16239.113 ; gain = 762.320 ; free physical = 10696 ; free virtual = 18745 
// Tcl Message: # exec mkdir -p reports/ # exec rm -rf reports/* # check_timing                                                              -file reports/${project}.check_timing.rpt 
// TclEventType: TIMING_RESULTS_STALE
// Tcl Message: check_timing: Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 16239.113 ; gain = 0.000 ; free physical = 10694 ; free virtual = 18738 
// Tcl Message: # report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack   -file reports/${project}.timing_WORST_100.rpt 
// Tcl Message: INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs 
// Tcl Message: INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 100 -delay_type max -sort_by slack. 
// Tcl Message: # report_timing -nworst 1 -delay_type max -sort_by group                    -file reports/${project}.timing.rpt 
// Tcl Message: INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max. INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by group. 
// Tcl Message: # report_utilization -hierarchical                                          -file reports/${project}.utilization.rpt 
// TclEventType: STOP_PROGRESS_DIALOG
// Elapsed Time for: 'K.d': 30m:50s
// Elapsed time: 14 seconds
dismissDialog("Sourcing Tcl script 'scripts/run.tcl'"); // bq
// TclEventType: STOP_PROGRESS_DIALOG
// RouteApi::getRouteInfo length(bytes): 196078
// RouteApi: Init Delay Mediator Swing Worker Finished
// RouteApi::getRouteInfo length(bytes): 196078
// RouteApi: Init Delay Mediator Swing Worker Finished
// Elapsed Time for: 'L.f': 30m:54s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 30m:56s
// Elapsed Time for: 'L.f': 30m:58s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 31m:00s
// Elapsed Time for: 'L.f': 31m:02s
// HMemoryUtils.trashcanNow. Engine heap size: 10,341 MB. GUI used memory: 262 MB. Current time: 4/22/25, 12:02:38 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 10,342 MB. GUI used memory: 262 MB. Current time: 4/22/25, 12:32:38 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 10,342 MB. GUI used memory: 244 MB. Current time: 4/22/25, 1:02:38 PM CEST
// RouteApi::getRouteInfo length(bytes): 196079
// HMemoryUtils.trashcanNow. Engine heap size: 10,348 MB. GUI used memory: 241 MB. Current time: 4/22/25, 1:08:04 PM CEST
// Device view-level: 0.0
// RouteApi::getRouteInfo length(bytes): 196078
// Device view-level: 0.1
// RouteApi::getRouteInfo length(bytes): 196078
// Elapsed time: 3941 seconds
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
// Device view-level: 0.3
// RouteApi::getRouteInfo length(bytes): 196081
// RouteApi::getRouteInfo length(bytes): 196081
// Device view-level: 0.5
// RouteApi::getRouteInfo length(bytes): 196082
// HMemoryUtils.trashcanNow. Engine heap size: 10,343 MB. GUI used memory: 255 MB. Current time: 4/22/25, 1:08:22 PM CEST
// Device view-level: 0.7
// RouteApi::getRouteInfo length(bytes): 196082
// Device view-level: 1.2
// RouteApi::getRouteInfo length(bytes): 196140
// Device view-level: 1.4
// RouteApi::getRouteInfo length(bytes): 196140
// Device view-level: 1.6
// RouteApi::getRouteInfo length(bytes): 196140
// Device view-level: 1.8
// RouteApi::getRouteInfo length(bytes): 196140
// HMemoryUtils.trashcanNow. Engine heap size: 10,485 MB. GUI used memory: 257 MB. Current time: 4/22/25, 1:08:23 PM CEST
// Device view-level: 2.1
// RouteApi::getRouteInfo length(bytes): 196140
// RouteApi::getRouteInfo length(bytes): 196140
// Device view-level: 2.3
// RouteApi::getRouteInfo length(bytes): 196140
// Device view-level: 2.1
// RouteApi::getRouteInfo length(bytes): 196140
// Device view-level: 1.6
// RouteApi::getRouteInfo length(bytes): 196140
// Device view-level: 1.4
// RouteApi::getRouteInfo length(bytes): 196140
// HMemoryUtils.trashcanNow. Engine heap size: 10,502 MB. GUI used memory: 257 MB. Current time: 4/22/25, 1:08:23 PM CEST
// Device view-level: 0.7
// RouteApi::getRouteInfo length(bytes): 196082
// Device view-level: 0.5
// RouteApi::getRouteInfo length(bytes): 196081
// Device view-level: 0.1
// RouteApi::getRouteInfo length(bytes): 196078
// Elapsed time: 30 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al
selectMenu(PAResourceItoN.MainMenuMgr_CONSTRAINTS, "Constraints"); // al
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al
selectMenu(PAResourceItoN.MainMenuMgr_IMPORT, "Import"); // al
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // al
selectMenu(PAResourceItoN.MainMenuMgr_IMPORT, "Import"); // al
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al
selectMenu(PAResourceItoN.MainMenuMgr_IMPORT, "Import"); // al
selectMenu(PAResourceItoN.MainMenuMgr_EXPORT, "Export"); // al
selectMenuItem(PAResourceCommand.PACommandNames_EXPORT_BITSTREAM_FILES, "Export Bitstream File..."); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Run Command: PAResourceCommand.PACommandNames_EXPORT_BITSTREAM_FILES
// Elapsed time: 147 seconds
dismissFileChooser();
// 'a' command handler elapsed time: 147 seconds
