ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jan 17, 2024 at 14:24:44 CST
ncverilog
	/home/YuChengWang/IC_Contest_Practice/112_LaserTreatment/sim/tb.sv
	/home/YuChengWang/IC_Contest_Practice/112_LaserTreatment/src/LASER.v
	+incdir+/home/YuChengWang/IC_Contest_Practice/112_LaserTreatment/src
	+nc64bit
	+access+r
	+define+USECOLOR
	+define+FSDB_FILE="LASER.fsdb"
file: /home/YuChengWang/IC_Contest_Practice/112_LaserTreatment/sim/tb.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: /home/YuChengWang/IC_Contest_Practice/112_LaserTreatment/src/LASER.v
	module worklib.LASER:v
		errors: 0, warnings: 0
ncvlog: *W,SPDUSD: Include directory /home/YuChengWang/IC_Contest_Practice/112_LaserTreatment/src given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.LASER:v <0x28424ea3>
			streams:  24, words: 49426
		worklib.testfixture:sv <0x4fac8b99>
			streams:  35, words: 60467
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               63      63
		Scalar wires:             5       -
		Vectored wires:           8       -
		Always blocks:           10      10
		Initial blocks:          12      12
		Cont. assignments:        4       5
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux x86_64/64bit, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'LASER.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
*******************************
** Simulation Start          **
*******************************
== PATTERN img1.pattern
---- Used Cycle:      32300
---- Get Return: C1(11,12),C2( 4,10)
---- cover =  30, optimum =  30
== PATTERN img2.pattern
---- Used Cycle:      32300
---- Get Return: C1(11, 6),C2( 5,11)
---- cover =  28, optimum =  28
== PATTERN img3.pattern
---- Used Cycle:      32300
---- Get Return: C1(10, 5),C2( 5,10)
---- cover =  29, optimum =  29
== PATTERN img4.pattern
---- Used Cycle:      32300
---- Get Return: C1(10, 5),C2( 4, 9)
---- cover =  30, optimum =  30
== PATTERN img5.pattern
---- Used Cycle:      32300
---- Get Return: C1( 8,12),C2( 2,10)
---- cover =  23, optimum =  23
== PATTERN img6.pattern
---- Used Cycle:      32300
---- Get Return: C1( 9, 9),C2(13, 2)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     194055  **
**   Cover total = 170/170   **
*******************************
Simulation complete via $finish(1) at time 1552436 NS + 0
../sim/tb.sv:254                  $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jan 17, 2024 at 14:24:46 CST  (total: 00:00:02)
