// Seed: 3631060837
module module_0 #(
    parameter id_4 = 32'd93
) ();
  wire  id_1;
  logic id_2 = id_1;
  logic id_3, _id_4, id_5, id_6;
  assign id_6 = id_1;
  assign id_2 = id_4;
endmodule
module module_1 #(
    parameter id_13 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  output wire _id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire id_14;
  logic [id_13 : 1] id_15;
endmodule
