# OPENLANE-SKY130_workshop
## workshop on openlane/sky130
## ![Screenshot (65)](https://user-images.githubusercontent.com/64426746/105518682-94a19c80-5cfe-11eb-9325-9c638ffb3f53.png)
<img src="https://user-images.githubusercontent.com/64426746/105518682-94a19c80-5cfe-11eb-9325-9c638ffb3f53.png" alt="drawing" width="200"/>


## Table of contents
* [WORKSHOP DAY 1](#day1)
* [WORKSHOP DAY 2](#day2)
* [WORKSHOP DAY 3](#day3)
* [WORKSHOP DAY 4](#day4)
* [WORKSHOP DAY 5](#day5)


## WORKSHOP DAY 1
  Inception of open-source EDA, OpenLANE and Sky130 PDK
### 1.Introduction to RISC-V SOC
    The chip is centered in the middle of the package,it consists of PADS & DIE.
  * MACROS
  * FOUNDARY IP's
  
   
