<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_reg_bus_op</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic582"></a><div class="CTopic TClass LSystemVerilog first">
 <div class="CTitle">uvm_reg_bus_op</div>
 <div class="CBody"><p>Struct that defines a generic bus transaction for register and memory accesses, having ~kind~ (read or write), ~address~, ~data~, and ~byte enable~ information.&nbsp; If the bus is narrower than the register or memory location being accessed, there will be multiple of these bus operations for every abstract <a href="../../index.html#SystemVerilogClass:uvm_reg_item" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,561);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_item</a> transaction. In this case, ~data~ represents the portion of <a href="../../index.html#SystemVerilogClass:uvm_reg_item:value" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,566);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_item::value</a> being transferred during this bus cycle.&nbsp; If the bus is wide enough to perform the register or memory operation in a single cycle, ~data~ will be the same as <a href="../../index.html#SystemVerilogClass:uvm_reg_item:value" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,566);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_item::value</a>.</p></div>
</div>

<a name="Variables"></a><a name="Topic583"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="kind"></a><a name="Topic584"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">kind</div>
 <div id="NDPrototype584" class="NDPrototype"><div class="PSection PPlainSection"><a href="../../index.html#File18:uvm_reg_model.svh:uvm_access_e" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,203);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_access_e</a> kind</div></div>
 <div class="CBody"><p>Kind of access: READ or WRITE.</p></div>
</div>

<a name="addr"></a><a name="Topic585"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">addr</div>
 <div id="NDPrototype585" class="NDPrototype"><div class="PSection PPlainSection"><a href="../../index.html#File18:uvm_reg_model.svh:uvm_reg_addr_t" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,175);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_addr_t</a> addr</div></div>
 <div class="CBody"><p>The bus address.</p></div>
</div>

<a name="data"></a><a name="Topic586"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">data</div>
 <div id="NDPrototype586" class="NDPrototype"><div class="PSection PPlainSection"><a href="../../index.html#File18:uvm_reg_model.svh:uvm_reg_data_t" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,173);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_data_t</a> data</div></div>
 <div class="CBody"><p>The data to write. If the bus width is smaller than the register or memory width, ~data~ represents only the portion of ~value~ that is being transferred this bus cycle.</p></div>
</div>

<a name="n_bits"></a><a name="Topic587"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">n_bits</div>
 <div id="NDPrototype587" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">int</span> n_bits</div></div>
 <div class="CBody"><p>The number of bits of <a href="../../index.html#SystemVerilogClass:uvm_reg_item:value" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,566);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_item::value</a> being transferred by this transaction.</p></div>
</div>

<a name="byte_en"></a><a name="Topic588"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">byte_en</div>
 <div id="NDPrototype588" class="NDPrototype"><div class="PSection PPlainSection"><a href="../../index.html#File18:uvm_reg_model.svh:uvm_reg_byte_en_t" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,177);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_byte_en_t</a> byte_en</div></div>
 <div class="CBody"><p>Enables for the byte lanes on the bus. Meaningful only when the bus supports byte enables and the operation originates from a field write/read.</p></div>
</div>

<a name="status"></a><a name="Topic589"></a><div class="CTopic TVariable LSystemVerilog last">
 <div class="CTitle">status</div>
 <div id="NDPrototype589" class="NDPrototype"><div class="PSection PPlainSection"><a href="../../index.html#File18:uvm_reg_model.svh:uvm_status_e" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,181);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_status_e</a> status</div></div>
 <div class="CBody"><p>The result of the transaction: UVM_IS_OK, UVM_HAS_X, UVM_NOT_OK.&nbsp; See <a href="../../index.html#File18:uvm_reg_model.svh:uvm_status_e" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,181);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_status_e</a>.</p></div>
</div>

</body></html>