{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673107580991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673107580991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 07 19:36:20 2023 " "Processing started: Sat Jan 07 19:36:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673107580991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673107580991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673107580991 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673107581195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file rom_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_altsyncram " "Found entity 1: ROM_altsyncram" {  } { { "ROM_syn.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/ROM_syn.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581259 ""} { "Info" "ISGN_ENTITY_NAME" "2 ROM " "Found entity 2: ROM" {  } { { "ROM_syn.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/ROM_syn.v" 943 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581259 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "ROM ROM_bb.v(34) " "Verilog HDL error at ROM_bb.v(34): module \"ROM\" cannot be declared more than once" {  } { { "ROM_bb.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/ROM_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1673107581259 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ROM ROM_syn.v(943) " "HDL info at ROM_syn.v(943): see declaration for object \"ROM\"" {  } { { "ROM_syn.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/ROM_syn.v" 943 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673107581259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file rom_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file roms_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMs_altsyncram " "Found entity 1: ROMs_altsyncram" {  } { { "ROMs_syn.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/ROMs_syn.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""} { "Info" "ISGN_ENTITY_NAME" "2 ROMs " "Found entity 2: ROMs" {  } { { "ROMs_syn.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/ROMs_syn.v" 943 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "ROMs ROMs_bb.v(34) " "Verilog HDL error at ROMs_bb.v(34): module \"ROMs\" cannot be declared more than once" {  } { { "ROMs_bb.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/ROMs_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ROMs ROMs_syn.v(943) " "HDL info at ROMs_syn.v(943): see declaration for object \"ROMs\"" {  } { { "ROMs_syn.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/ROMs_syn.v" 943 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file roms_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "ROM ROM.v(39) " "Verilog HDL error at ROM.v(39): module \"ROM\" cannot be declared more than once" {  } { { "ROM.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/ROM.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ROM ROM_syn.v(943) " "HDL info at ROM_syn.v(943): see declaration for object \"ROM\"" {  } { { "ROM_syn.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/ROM_syn.v" 943 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 0 0 " "Found 0 design units, including 0 entities, in source file rom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper_Counter " "Found entity 1: Wrapper_Counter" {  } { { "Wrapper_Counter.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/Wrapper_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper_Controller " "Found entity 1: Wrapper_Controller" {  } { { "Wrapper_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/Wrapper_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register18.v 1 1 " "Found 1 design units, including 1 entities, in source file register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "register18.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "exponential.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581305 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "ROMs ROMs.v(39) " "Verilog HDL error at ROMs.v(39): module \"ROMs\" cannot be declared more than once" {  } { { "ROMs.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/ROMs.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1673107581305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ROMs ROMs_syn.v(943) " "HDL info at ROMs_syn.v(943): see declaration for object \"ROMs\"" {  } { { "ROMs_syn.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/ROMs_syn.v" 943 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673107581305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms.v 0 0 " "Found 0 design units, including 0 entities, in source file roms.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.bdf" "" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Wrapper Synthesis/Wrapper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673107581305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673107581305 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673107581353 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 07 19:36:21 2023 " "Processing ended: Sat Jan 07 19:36:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673107581353 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673107581353 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673107581353 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673107581353 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673107581923 ""}
