date tue dec gmt server ncsa content type text html last modified sat sep gmt content length gaetano borriello publications gaetano borriello publications last five years refereed journals j carson g borriello testable cmos asynchronous counter ieee journal solid state circuits vol sc august k bartlett g borriello raju timing optimization multi phase sequential logic ieee transactions computer aided design vol january bunton g borriello practical dictionary management hardware data compression communications acm vol january p chou e walkup g borriello scheduling issues hardware software co synthesis ieee micro special issue hardware software co design august hauck burns g borriello c ebeling fpga implementing asynchronous circuits ieee design test computers special issue asynchronous design october h hulgaard burns amon g borriello algorithm exact bounds time separation events concurrent systems ieee transactions computers accepted november h hulgaard burns g borriello testing asynchronous circuits survey integration vlsi journal accepted january hauck burns g borriello c ebeling triptych fpga architecture ieee transactions vlsi systems accepted december n mckenzie c ebeling l mcmurchie g borriello experiences uw mactester computer science engineering education ieee transactions education accepted december patents bell r lyon g borriello self calibrated clock timing signal generator mos vlsi circuitry u patent january g borriello r lyon bell data clock recovery system data communication controller u patent may c ebeling g borriello dynamically reconfigurable logic array digital logic circuits u patent may hauck g borriello burns c ebeling field programmable gate array synchronous asynchronous operation u patent november refereed conferences bunton g borriello practical dictionary management hardware data compression th mit conference advanced research vlsi april c ebeling g borriello making design project rd nsf microelectronic system education conference july l mcmurchie c anderson g borriello hybrid compiled interpreted simulation mos circuits nd european design automation conference february amon g borriello c sequin operation event graphs design representation timing behavior th ifip international conference computer hardware description languages april amon g borriello sizing synchronization queues case study higher level synthesis th acm ieee design automation conference june amon g borriello oesim simulator timing behavior th acm ieee design automation conference june c ebeling g borriello establishing modern digital design lab th nsf microelectronic system education conference july g borriello c ebeling l mcmurchie teaching design next generation schematics capture system th nsf microelectronic system education conference july d bouldin g borriello et al report workshop microelectronics systems education th nsf microelectronic system education conference july g borriello formalized timing diagrams rd european design automation conference march c ebeling g borriello et al triptych fpga architecture integrated logic routing brown mit conference advanced research vlsi parallel systems march amon g borriello approach symbolic timing verification th acm ieee design automation conference june p chou r ortega g borriello synthesis hardware software interface microcontroller based systems ieee acm international conference computer aided design november h hulgaard burns amon g borriello algorithm exact bounds time separation events concurrent systems ieee international conference computer design october best paper cad track h hulgaard burns amon g borriello practical applications efficient time separations events algorithm ieee acm international conference computer aided design november e walkup g borriello interface timing verification application synthesis st acm ieee design automation conference june p chou g borriello software scheduling co synthesis reactive real time systems st acm ieee design automation conference june hauck g borriello c ebeling mesh routing topologies fpga arrays ieee international conference computer design october h hulgaard amon burns g borriello timing analysis timed event graphs bounded delays using algebraic techniques rd ieee conference decision control december hauck g borriello logic partition orderings multi fpga systems acm sigda international symposium field programmable gate arrays february hauck g borriello evaluation bipartitioning techniques chapel hill conference advanced research vlsi march p chou g borriello interval scheduling fine grained code scheduling embedded systems nd acm ieee design automation conference june p chou r ortega g borriello chinook hardware software co synthesis system th international symposium system synthesis september submitted march refereed workshops burks k sakallah k bartlett g borriello performance improvement optimal clocking retiming rd acm international workshop logic synthesis poster may c ebeling g borriello hauck d song e walkup triptych new field programmable gate array architecture first ifip international workshop field programmable logic applications abingdon ee cs books fpgas september e walkup hauck g borriello c ebeling routing directed placement triptych fpga acm international workshop field programmable gate arrays february amon g borriello approach symbolic timing verification nd acm ieee workshop timing issues specification synthesis digital systems march g borriello model hardware software co synthesis ifip international workshop hardware software co design may hauck g borriello burns c ebeling montage fpga synchronous asynchronous circuits nd ifip workshop field programmable logic applications september p chou r ortega g borriello synthesis hardware software interface microcontroller based systems ieee international workshop hardware software co design october g borriello sangiovanni vincentelli models hardware software co design embedded controllers ieee international workshop hardware software co design october hassoun g borriello improving finite state assignment two level programmable logic devices th acm international workshop logic synthesis poster may e walkup g borriello interface timing verification combined max linear constraints rd acm workshop timing issues specification synthesis digital systems september h hulgaard burns amon g borriello practical applications efficient time separation events algorithm rd acm workshop timing issues specification synthesis digital systems september p chou g borriello software scheduling co synthesis reactive real time systems international workshop hardware software codesign october e walkup g borriello automatic synthesis device drivers hardware software codesign international workshop hardware software codesign october hauck g borriello c ebeling mesh routing topologies fpga arrays acm international workshop field programmable gate arrays february hauck g borriello c ebeling springbok rapid prototyping system board level designs acm international workshop field programmable gate arrays poster february hauck g borriello pin assignment multi fpga systems workshop fpgas custom computing machines april g borriello d miles task scheduling real time multi processor simulations th ieee workshop real time operating systems software may books book chapters g borriello specification synthesis interface logic invited chapter high level vlsi synthesis r camposano w wolf editors kluwer academic publishers g borriello c ebeling editors research integrated systems proceedings symposium mit press r katz g borriello c ebeling logicworks instructor laboratory manual benjamin cummings publishing company gaetano cs washington edu back home page