#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov 24 10:52:28 2018
# Process ID: 6596
# Current directory: C:/Users/silvi/workspace/tfe4141_term_project/term_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5164 C:\Users\silvi\workspace\tfe4141_term_project\term_project\term_project.xpr
# Log file: C:/Users/silvi/workspace/tfe4141_term_project/term_project/vivado.log
# Journal file: C:/Users/silvi/workspace/tfe4141_term_project/term_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 829.129 ; gain = 141.414
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: rsa_soc_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 949.711 ; gain = 107.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rsa_soc_wrapper' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/hdl/rsa_soc_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'rsa_soc' declared at 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:1529' bound to instance 'rsa_soc_i' of component 'rsa_soc' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/hdl/rsa_soc_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'rsa_soc' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:1559]
INFO: [Synth 8-3491] module 'rsa_soc_axi_smc_0' declared at 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'rsa_soc_axi_smc_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:1957]
INFO: [Synth 8-638] synthesizing module 'rsa_soc_axi_smc_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_axi_smc_0_stub.vhdl:79]
INFO: [Synth 8-3491] module 'rsa_soc_processing_system7_0_0' declared at 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'rsa_soc_processing_system7_0_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:2028]
INFO: [Synth 8-638] synthesizing module 'rsa_soc_processing_system7_0_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_processing_system7_0_0_stub.vhdl:121]
INFO: [Synth 8-638] synthesizing module 'rsa_soc_ps7_0_axi_periph_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:1049]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_14CHQE2' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_14CHQE2' (1#1) [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:55]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_6BTU3D' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_6BTU3D' (2#1) [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:157]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_6754QU' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:713]
INFO: [Synth 8-3491] module 'rsa_soc_auto_pc_0' declared at 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'rsa_soc_auto_pc_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:896]
INFO: [Synth 8-638] synthesizing module 'rsa_soc_auto_pc_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_6754QU' (3#1) [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:713]
INFO: [Synth 8-3491] module 'rsa_soc_xbar_0' declared at 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'rsa_soc_xbar_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:1462]
INFO: [Synth 8-638] synthesizing module 'rsa_soc_xbar_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'rsa_soc_ps7_0_axi_periph_0' (4#1) [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:1049]
INFO: [Synth 8-638] synthesizing module 'rsa_imp_1WUMTU2' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:292]
INFO: [Synth 8-3491] module 'rsa_soc_rsa_accelerator_0_0' declared at 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_rsa_accelerator_0_0_stub.vhdl:5' bound to instance 'rsa_acc' of component 'rsa_soc_rsa_accelerator_0_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:542]
INFO: [Synth 8-638] synthesizing module 'rsa_soc_rsa_accelerator_0_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_rsa_accelerator_0_0_stub.vhdl:42]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:293]
INFO: [Synth 8-3491] module 'rsa_soc_axi_dma_0_0' declared at 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_axi_dma_0_0_stub.vhdl:5' bound to instance 'rsa_dma' of component 'rsa_soc_axi_dma_0_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:576]
INFO: [Synth 8-638] synthesizing module 'rsa_soc_axi_dma_0_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_axi_dma_0_0_stub.vhdl:75]
INFO: [Synth 8-256] done synthesizing module 'rsa_imp_1WUMTU2' (5#1) [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:292]
INFO: [Synth 8-3491] module 'rsa_soc_rst_ps7_0_100M_0' declared at 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'rsa_soc_rst_ps7_0_100M_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:2294]
INFO: [Synth 8-638] synthesizing module 'rsa_soc_rst_ps7_0_100M_0' [C:/Users/silvi/workspace/tfe4141_term_project/term_project/.Xil/Vivado-6596-DESKTOP-BRJQR8B/realtime/rsa_soc_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'rsa_soc' (6#1) [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd:1559]
INFO: [Synth 8-256] done synthesizing module 'rsa_soc_wrapper' (7#1) [C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/hdl/rsa_soc_wrapper.vhd:40]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[31]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[30]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[29]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[28]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[27]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[26]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[25]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[24]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[23]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[22]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[21]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[20]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[19]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[18]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[17]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[16]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[15]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[14]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[13]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[12]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[11]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[10]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[9]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_araddr[8]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[31]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[30]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[29]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[28]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[27]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[26]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[25]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[24]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[23]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[22]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[21]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[20]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[19]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[18]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[17]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[16]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[15]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[14]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[13]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[12]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[11]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[10]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[9]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S00_AXI_awaddr[8]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[31]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[30]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[29]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[28]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[27]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[26]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[25]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[24]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[23]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[22]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[21]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[20]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[19]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[18]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[17]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[16]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[15]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[14]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[13]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[12]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[11]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_araddr[10]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[31]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[30]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[29]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[28]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[27]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[26]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[25]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[24]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[23]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[22]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[21]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[20]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[19]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[18]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[17]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[16]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[15]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[14]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[13]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[12]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[11]
WARNING: [Synth 8-3331] design rsa_imp_1WUMTU2 has unconnected port S_AXI_LITE_awaddr[10]
WARNING: [Synth 8-3331] design s00_couplers_imp_6754QU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_6754QU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_6BTU3D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_6BTU3D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_6BTU3D has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_6BTU3D has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_14CHQE2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_14CHQE2 has unconnected port M_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 969.293 ; gain = 126.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 969.293 ; gain = 126.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 969.293 ; gain = 126.820
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/rsa_soc_axi_smc_0.dcp' for cell 'rsa_soc_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.dcp' for cell 'rsa_soc_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0.dcp' for cell 'rsa_soc_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_xbar_0/rsa_soc_xbar_0.dcp' for cell 'rsa_soc_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_auto_pc_0/rsa_soc_auto_pc_0.dcp' for cell 'rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rsa_accelerator_0_0/rsa_soc_rsa_accelerator_0_0.dcp' for cell 'rsa_soc_i/rsa/rsa_acc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0.dcp' for cell 'rsa_soc_i/rsa/rsa_dma'
INFO: [Netlist 29-17] Analyzing 715 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.xdc] for cell 'rsa_soc_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.xdc] for cell 'rsa_soc_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rsa_soc_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rsa_soc_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0.xdc] for cell 'rsa_soc_i/rsa/rsa_dma/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0.xdc] for cell 'rsa_soc_i/rsa/rsa_dma/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_1/bd_ae75_psr_aclk_0_board.xdc] for cell 'rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_1/bd_ae75_psr_aclk_0_board.xdc] for cell 'rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_1/bd_ae75_psr_aclk_0.xdc] for cell 'rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_1/bd_ae75_psr_aclk_0.xdc] for cell 'rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0_board.xdc] for cell 'rsa_soc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0_board.xdc] for cell 'rsa_soc_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0.xdc] for cell 'rsa_soc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0.xdc] for cell 'rsa_soc_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0_clocks.xdc] for cell 'rsa_soc_i/rsa/rsa_dma/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0_clocks.xdc] for cell 'rsa_soc_i/rsa/rsa_dma/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rsa_soc_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rsa_soc_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rsa_soc_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rsa_soc_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 193 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 186 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1497.582 ; gain = 655.109
47 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1497.582 ; gain = 656.715
close_design
open_bd_design {C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd}
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_dma:7.1 - rsa_dma
Adding cell -- xilinx.com:user:rsa_accelerator:1.0 - rsa_acc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <rsa_soc> from BD file <C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1499.500 ; gain = 0.000
write_bd_tcl -force C:/Users/silvi/workspace/tfe4141_term_project/term_project/rsa_soc.tcl
INFO: [BD 5-148] Tcl file written out <C:/Users/silvi/workspace/tfe4141_term_project/term_project/rsa_soc.tcl>.

::xilinx.com_ip_axi_interconnect_2.1::pre_propagate
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:rsa_accelerator:1.0 [get_ips  rsa_soc_rsa_accelerator_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded rsa_soc_rsa_accelerator_0_0 (rsa_accelerator 1.0) from revision 20 to revision 21
Wrote  : <C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips rsa_soc_rsa_accelerator_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(76). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(76). Command ignored
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1499.500 ; gain = 0.000
Wrote  : <C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd> 
VHDL Output written to : C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.vhd
VHDL Output written to : C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/sim/rsa_soc.vhd
VHDL Output written to : C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/hdl/rsa_soc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rsa/rsa_dma .
Exporting to file c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/hw_handoff/rsa_soc_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/hw_handoff/rsa_soc_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/synth/rsa_soc_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rsa/rsa_acc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_auto_pc_0/rsa_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/hw_handoff/rsa_soc.hwh
Generated Block Design Tcl file C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/hw_handoff/rsa_soc_bd.tcl
Generated Hardware Definition File C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/synth/rsa_soc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rsa_soc_auto_pc_0, cache-ID = c5eabf3c478cb598; cache size = 122.608 MB.
[Sat Nov 24 12:19:18 2018] Launched rsa_soc_rsa_accelerator_0_0_synth_1, synth_1...
Run output will be captured here:
rsa_soc_rsa_accelerator_0_0_synth_1: C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/rsa_soc_rsa_accelerator_0_0_synth_1/runme.log
synth_1: C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/synth_1/runme.log
[Sat Nov 24 12:19:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1528.227 ; gain = 28.727
open_run impl_1
INFO: [Netlist 29-17] Analyzing 615 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2339.836 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2339.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 102 instances

open_run: Time (s): cpu = 00:00:52 ; elapsed = 00:01:20 . Memory (MB): peak = 2404.621 ; gain = 804.340
open_report: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2468.008 ; gain = 61.684
open_bd_design {C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd}
write_bd_tcl -force C:/Users/silvi/workspace/tfe4141_term_project/term_project/rsa_soc.tcl
INFO: [BD 5-148] Tcl file written out <C:/Users/silvi/workspace/tfe4141_term_project/term_project/rsa_soc.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 24 12:39:00 2018...
