writeline DUM,test|rdx|rdx|	|jne|const_0|	|movzx|eax|byte|ptr|rip|+|const_1|	|xor|eax|1|	|test|al|al|	|jne|const_2|	|test|al|al|	|jne|const_2|	|ret|	|CONS|<Bool|__eq__|reg_rdx|const_3|>	,DUM
writeline DUM,test|rdx|rdx|	|jne|const_0|	|test|sil|sil|	|jne|const_4|	|movzx|eax|byte|ptr|rip|+|const_6|	|xor|eax|1|	|test|al|al|	|je|const_5|	|ret|	|CONS|<Bool|__ne__|reg_rdx|const_3|>	|<Bool|__eq__|__and__|ZeroExt|56|reg_rsi|const_7|const_3|>	,DUM
writeline DUM,test|rdx|rdx|	|jne|const_0|	|test|sil|sil|	|jne|const_4|	|movzx|eax|byte|ptr|rip|+|const_9|	|xor|eax|1|	|jmp|const_8|	|test|al|al|	|jne|const_2|	|ret|	|CONS|<Bool|__ne__|reg_rdx|const_3|>	|<Bool|__ne__|__and__|ZeroExt|56|reg_rsi|const_7|const_3|>	,DUM
