<root><simulation><result_generated_time />2023-04-27 01:20:02<layer><layer_spec />{'B': 1, 'K': 64, 'C': 1, 'OY': 570, 'OX': 570, 'IY': 572, 'IX': 572, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />187142400<total_data_size_element />{'W': 576, 'I': 327184, 'O': 20793600}<total_data_reuse />{'W': 324900, 'I': 571.9790698811678, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />33/42</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [900, 1, 1], 'O': [100, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 10)], [('OX', 10)]], [[('FY', 3)], [('FX', 3)]], [], []]<I />[[], [[('FY', 3), ('OY', 10)], [('FX', 3), ('OX', 10)]], [], []]<O />[[[('FY', 3)], [('FX', 3)]], [[('OY', 10)], [('OX', 10)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('OX', 3), ('OX', 19), ('OY', 19)], [], [('K', 32), ('OY', 3)]]<I />[[('K', 2), ('OX', 3), ('OX', 19)], [('OY', 19), ('K', 32)], [('OY', 3)]]<O />[[('K', 2), ('OX', 3)], [('OX', 19), ('OY', 19)], [('K', 32), ('OY', 3)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [100.0, 1083, 1, 3], 'I': [6.25, 2.39, 38.0, 1.01], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [16, 144, 4608], 'I': [456, 878592, 2617472], 'O': [48, 1732800, 166348800], 'O_partial': [0, 0, 0], 'O_final': [48, 1732800, 166348800]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.89, 0.03, 0.0], 'O': [0.09, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.08, 0.0], 'I': [0.89, 0.08, 0.0], 'O': [0.09, 0.08, 0.0]}<effective_mem_size_bit />{'W': [16, 144, 4608], 'I': [456, 878592, 2617472], 'O': [24, 91200, 5198400], 'O_partial': [0, 0, 0], 'O_final': [24, 91200, 5198400]}<total_unit_count />{'W': [900, 9, 1, 1], 'I': [900, 900, 1, 1], 'O': [900, 100, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [144, 144, 1, 1], 'O': [100, 100, 1, 1]}<duplicate_unit_count />{'W': [100.0, 1.0, 1.0, 1.0], 'I': [6.25, 6.25, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1871424, 1728], [1728, 1728], [1728, 0]]<I />[[93571200, 78249599], [12519935, 329472], [329472, 0]]<O />[[(0, 20793600), (20793600, 0)], [(0, 20793600), (20793600, 0)], [(0, 20793600), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 20793600), (20793600, 0)], [(0, 20793600), (20793600, 0)], [(0, 20793600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[233928, 216], [27, 27], [7, 0]]<I />[[11696400, 9781200], [195624, 5148], [1287, 0]]<O />[[(0, 2599200), (2599200, 0)], [(0, 324900), (324900, 0)], [(0, 81225), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 2599200], [2599200, 0]), ([0, 324900], [324900, 0]), ([0, 81225], [0, 0])]</mem_access_count_word><mac_count><active />187142400<idle />25784064</mac_count></basic_info><energy><total_energy />410587257.8<mem_energy_breakdown><W />[78.7, 5.4, 9.0]<I />[7496.1, 21073.4, 1714.1]<O />[1821.0, 64391.1, 108179.5]</mem_energy_breakdown><MAC_energy><active_MAC />409093286.4<idle_MAC />1289203.2<total />410382489.59999996</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5596<utilization_without_data_loading />0.5626<utilization_spatial />0.8789<utilization_temporal_with_data_loading />0.6367<mac_utilize_temporal_without_data_loading />0.6401</mac_array_utilization><latency><latency_cycle_with_data_loading />326582<latency_cycle_without_data_loading />324864<ideal_computing_cycle />207936<data_loading><load_cycle_total />1718<load_cycle_individual />{'W': [1, 1, 0], 'I': [129, 1716, 0]}<load_cycle_combined />{'W': 2, 'I': 1716}</data_loading><mem_stalling><mem_stall_cycle_total />116928<mem_stall_cycle_individual />{'W': [[-207935], [-205770, -205770], [-205770, -205770]], 'I': [[-207935], [-195061, 25522], [-135192, -137766]], 'O': [[-207936], [-173280, 103968], [116928, -126720]]}<mem_stall_cycle_shared />{'W': [[-207935], [-205770, 25522], [0, 0]], 'I': [[-207935], [-195061, 25522], [0, 0]], 'O': [[-207936], [-173280, 103968], [116928, -126720]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 144, 4608], 'I': [456, 878592, 2617472], 'O': [48, 1732800, 166348800], 'O_partial': [0, 0, 0], 'O_final': [48, 1732800, 166348800]}<data_size_each_level_total />{'W': [144, 144, 4608], 'I': [65664, 878592, 2617472], 'O': [4800, 1732800, 166348800]}<loop_cycles_each_level />{'W': [2166, 2166, 207936], 'I': [114, 69312, 207936], 'O': [6, 2166, 207936]}<top_ir_loop_size />{'W': [1083, 1, 3], 'I': [1, 32, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0.0]], 'I': [[8.0, 4.0], [576.0, 12.7], [12.7, 12.6]], 'O': [[8.0, 8.0], [800.0, 800.0], [800.0, 800.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 0.1], [0.1, 0.1]], 'I': [[8.0, 4.0], [576.0, 405.6], [405.6, 12.6]], 'O': [[8.0, 8.0], [800.0, 800.0], [800.0, 800.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0]], 'I': [[8.0, 4.0], [576.0, 12.7], [12.7, 0]], 'O': [[8.0, 8.0], [800.0, 800.0], [800.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [1376.1, 812.7], [12.7, 800.0]], 'I': [[8.0, 4.0], [1376.1, 812.7], [12.7, 800.0]], 'O': [[8.0, 8.0], [1376.1, 812.7], [12.7, 800.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 207936], [2166, 2166, 96], [2166, 2166, 96]], 'I': [[1, 1, 207936], [114, 114, 1824], [69312, 69312, 3]], 'O': [[1, 1, 207936], [6, 6, 34656], [2166, 2166, 96]]}<trans_time_real />{'W': [[0, 1, 207936], [[0, 2166, 96], [0, 2166, 96]], [[0, 2166, 96], [0, 2166, 96]]], 'I': [[0, 1, 207936], [[7, 114, 1824], [128, 114, 1824]], [[1716, 69312, 3], [429, 69312, 3]]], 'O': [[0, 1, 207936], [[1, 6, 34656], [9, 6, 34656]], [[3384, 2166, 96], [846, 2166, 96]]]}<single_stall_cycle />{'W': [[-1], [-2166, -2166], [-2166, -2166]], 'I': [[-1], [-107, 14], [-67596, -68883]], 'O': [[-1], [-5, 3], [1218, -1320]]}<single_stall_count />{'W': [207935, 95, 95], 'I': [207935, 1823, 2], 'O': [207936, 34656, 96]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [3432, 0], 'O': [207936, 0]}, 1: {'W': [0, 0], 'I': [207822, 3432], 'O': [207936, 207936]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-204504, -207936], [0, -207936]], 1: [[-114, -204504], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>