{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604955977928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604955977929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 18:06:17 2020 " "Processing started: Mon Nov 09 18:06:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604955977929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604955977929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_32b -c ula_32b " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_32b -c ula_32b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604955977929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604955978294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604955978294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/desktop/ac1/ula_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/desktop/ac1/ula_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_32b-ula_32b_arch " "Found design unit 1: ula_32b-ula_32b_arch" {  } { { "../ula_32b.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/ula_32b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604955984609 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_32b " "Found entity 1: ula_32b" {  } { { "../ula_32b.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/ula_32b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604955984609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604955984609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/desktop/ac1/ula_1b_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/mathe/desktop/ac1/ula_1b_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604955984611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/desktop/ac1/ula_1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/desktop/ac1/ula_1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_1b-ula_1b_arch " "Found design unit 1: ula_1b-ula_1b_arch" {  } { { "../ula_1b.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/ula_1b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604955984612 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_1b " "Found entity 1: ula_1b" {  } { { "../ula_1b.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/ula_1b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604955984612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604955984612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/desktop/ac1/somador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/desktop/ac1/somador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arch_somador " "Found design unit 1: somador-arch_somador" {  } { { "../somador_completo.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/somador_completo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604955984614 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../somador_completo.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/somador_completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604955984614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604955984614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/desktop/ac1/mult4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/desktop/ac1/mult4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult4x1-arch_mult4x1 " "Found design unit 1: mult4x1-arch_mult4x1" {  } { { "../mult4x1.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/mult4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604955984615 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult4x1 " "Found entity 1: mult4x1" {  } { { "../mult4x1.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/mult4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604955984615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604955984615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/desktop/ac1/mult2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/desktop/ac1/mult2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2x1-arch_mult2x1 " "Found design unit 1: mult2x1-arch_mult2x1" {  } { { "../mult2x1.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/mult2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604955984616 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2x1 " "Found entity 1: mult2x1" {  } { { "../mult2x1.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/mult2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604955984616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604955984616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mathe/desktop/ac1/meio_somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mathe/desktop/ac1/meio_somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 meio_somador-arch_meio_somador " "Found design unit 1: meio_somador-arch_meio_somador" {  } { { "../meio_somador.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/meio_somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604955984618 ""} { "Info" "ISGN_ENTITY_NAME" "1 meio_somador " "Found entity 1: meio_somador" {  } { { "../meio_somador.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/meio_somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604955984618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604955984618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula_32b " "Elaborating entity \"ula_32b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604955984662 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set32 ula_32b.vhd(23) " "Verilog HDL or VHDL warning at ula_32b.vhd(23): object \"set32\" assigned a value but never read" {  } { { "../ula_32b.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/ula_32b.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604955984671 "|ula_32b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow32 ula_32b.vhd(24) " "Verilog HDL or VHDL warning at ula_32b.vhd(24): object \"overflow32\" assigned a value but never read" {  } { { "../ula_32b.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/ula_32b.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604955984671 "|ula_32b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_1b ula_1b:ula0 " "Elaborating entity \"ula_1b\" for hierarchy \"ula_1b:ula0\"" {  } { { "../ula_32b.vhd" "ula0" { Text "C:/Users/mathe/Desktop/AC1/ula_32b.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604955984708 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "set1 ula_1b.vhd(7) " "VHDL Signal Declaration warning at ula_1b.vhd(7): used implicit default value for signal \"set1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ula_1b.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/ula_1b.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604955984709 "|ula_32b|ula_1b:ula0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult2x1 ula_1b:ula0\|mult2x1:mux2 " "Elaborating entity \"mult2x1\" for hierarchy \"ula_1b:ula0\|mult2x1:mux2\"" {  } { { "../ula_1b.vhd" "mux2" { Text "C:/Users/mathe/Desktop/AC1/ula_1b.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604955984720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador ula_1b:ula0\|somador:somador1b " "Elaborating entity \"somador\" for hierarchy \"ula_1b:ula0\|somador:somador1b\"" {  } { { "../ula_1b.vhd" "somador1b" { Text "C:/Users/mathe/Desktop/AC1/ula_1b.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604955984737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meio_somador ula_1b:ula0\|somador:somador1b\|meio_somador:somador1 " "Elaborating entity \"meio_somador\" for hierarchy \"ula_1b:ula0\|somador:somador1b\|meio_somador:somador1\"" {  } { { "../somador_completo.vhd" "somador1" { Text "C:/Users/mathe/Desktop/AC1/somador_completo.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604955984748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult4x1 ula_1b:ula0\|mult4x1:mux4 " "Elaborating entity \"mult4x1\" for hierarchy \"ula_1b:ula0\|mult4x1:mux4\"" {  } { { "../ula_1b.vhd" "mux4" { Text "C:/Users/mathe/Desktop/AC1/ula_1b.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604955984760 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "zero GND " "Pin \"zero\" is stuck at GND" {  } { { "../ula_32b.vhd" "" { Text "C:/Users/mathe/Desktop/AC1/ula_32b.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604955985395 "|ula_32b|zero"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604955985395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604955985440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604955985934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604955985934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604955986102 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604955986102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604955986102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604955986102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604955986133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 18:06:26 2020 " "Processing ended: Mon Nov 09 18:06:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604955986133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604955986133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604955986133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604955986133 ""}
