Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 10 22:03:53 2025
| Host         : YanX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                              Violations  
---------  ----------------  ---------------------------------------  ----------  
TIMING-8   Critical Warning  No common period between related clocks  2           
TIMING-17  Critical Warning  Non-clocked sequential cell              1           
LUTAR-1    Warning           LUT drives async reset alert             290         
TIMING-18  Warning           Missing input or output delay            72          
TIMING-20  Warning           Non-clocked latch                        218         
LATCH-1    Advisory          Existing latches in the design           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1197)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (220)
5. checking no_input_delay (1)
6. checking no_output_delay (73)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1197)
---------------------------
 There are 210 register/latch pins with no clock driven by root clock pin: PLL_inst/inst/plle2_adv_inst/LOCKED (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_every_component_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/r_instr_active_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_key_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_key_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_key_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_key_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_key_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_key_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_key_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_key_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_key_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_key_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_key_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_key_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[32]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[32]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[32]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[33]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[33]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[33]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[34]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[34]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[34]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[35]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[35]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[35]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[36]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[36]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[36]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[37]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[37]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[37]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[38]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[38]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[38]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[39]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[39]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[39]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[40]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[40]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[40]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[41]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[41]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[41]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[42]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[42]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[42]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[43]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[43]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[43]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[44]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[44]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[44]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[45]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[45]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[45]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[46]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[46]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[46]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[47]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[47]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[47]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[48]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[48]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[48]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[49]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[49]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[49]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[4]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[50]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[50]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[50]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[51]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[51]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[51]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[52]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[52]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[52]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[53]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[53]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[53]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[54]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[54]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[54]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[55]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[55]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[55]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[56]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[56]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[56]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[57]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[57]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[57]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[58]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[58]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[58]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[59]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[59]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[59]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[5]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[60]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[60]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[60]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[61]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[61]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[61]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[62]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[62]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[62]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[63]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[63]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[63]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[64]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[64]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[64]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_inst/ro_virtual_sw_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_key_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_key_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_key_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_key_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_key_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_key_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_key_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_key_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[32]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[33]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[34]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[35]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[36]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[37]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[38]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[39]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[40]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[41]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[42]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[43]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[44]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[45]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[46]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[47]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[48]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[49]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[50]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[51]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[52]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[53]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[54]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[55]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[56]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[57]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[58]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[59]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[60]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[61]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[62]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[63]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[64]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r_virtual_sw_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: student_top_inst/seg_driver/count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (220)
--------------------------------------------------
 There are 220 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (73)
--------------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.687        0.000                      0                 1231        0.114        0.000                      0                 1231        7.000        0.000                       0                   612  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)               Period(ns)      Frequency(MHz)
-----           ------------               ----------      --------------
i_sys_clk_p     {0.000 10.000}             20.000          50.000          
  clk_out1_PLL  {0.000 10.000}             20.000          50.000          
    w_user_clk  {0.000 52079.999}          104159.997      0.010           
  clkfbout_PLL  {0.000 10.000}             20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sys_clk_p                                                                                                                                                       7.000        0.000                       0                     1  
  clk_out1_PLL       15.481        0.000                      0                  581        0.118        0.000                      0                  581        9.600        0.000                       0                   519  
    w_user_clk   104150.375        0.000                      0                  151        0.146        0.000                      0                  151    52079.598        0.000                       0                    89  
  clkfbout_PLL                                                                                                                                                   18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
w_user_clk    clk_out1_PLL       11.687        0.000                      0                  423        1.704        0.000                      0                  423  
clk_out1_PLL  w_user_clk      84171.672        0.000                      0                   25        0.114        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_PLL       clk_out1_PLL            15.546        0.000                      0                  420        0.441        0.000                      0                  420  
**async_default**  clk_out1_PLL       w_user_clk           84177.125        0.000                      0                   16        0.166        0.000                      0                   16  
**async_default**  w_user_clk         w_user_clk          104154.398        0.000                      0                   79        0.452        0.000                      0                   79  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sys_clk_p
  To Clock:  i_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sys_clk_p
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  PLL_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLL_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLL_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLL_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLL_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLL_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack       15.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.481ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[35]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.478ns (11.256%)  route 3.768ns (88.744%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 17.831 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 r  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.737     0.918    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X1Y219         LUT4 (Prop_lut4_I3_O)        0.145     1.063 r  controller_inst/virtual_seg_OBUF[36]_inst_i_1/O
                         net (fo=2, routed)           0.694     1.757    controller_inst/virtual_seg_OBUF[29]
    SLICE_X1Y236         FDPE                                         r  controller_inst/r_every_component_reg[35]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.202    17.831    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y236         FDPE                                         r  controller_inst/r_every_component_reg[35]_P/C
                         clock pessimism             -0.370    17.462    
                         clock uncertainty           -0.112    17.349    
    SLICE_X1Y236         FDPE (Setup_fdpe_C_D)       -0.111    17.238    controller_inst/r_every_component_reg[35]_P
  -------------------------------------------------------------------
                         required time                         17.238    
                         arrival time                          -1.757    
  -------------------------------------------------------------------
                         slack                                 15.481    

Slack (MET) :             15.720ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[33]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 0.480ns (11.954%)  route 3.535ns (88.046%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 17.820 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 r  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.859     1.040    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X1Y219         LUT4 (Prop_lut4_I2_O)        0.147     1.187 r  controller_inst/virtual_seg_OBUF[34]_inst_i_1/O
                         net (fo=2, routed)           0.339     1.526    controller_inst/virtual_seg_OBUF[27]
    SLICE_X3Y224         FDPE                                         r  controller_inst/r_every_component_reg[33]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.191    17.820    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X3Y224         FDPE                                         r  controller_inst/r_every_component_reg[33]_P/C
                         clock pessimism             -0.346    17.475    
                         clock uncertainty           -0.112    17.362    
    SLICE_X3Y224         FDPE (Setup_fdpe_C_D)       -0.116    17.246    controller_inst/r_every_component_reg[33]_P
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                 15.720    

Slack (MET) :             15.837ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[32]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.469ns (11.811%)  route 3.502ns (88.189%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.178ns = ( 17.822 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 f  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.859     1.040    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X1Y219         LUT4 (Prop_lut4_I2_O)        0.136     1.176 r  controller_inst/virtual_seg_OBUF[33]_inst_i_1/O
                         net (fo=2, routed)           0.305     1.482    controller_inst/virtual_seg_OBUF[26]
    SLICE_X4Y221         FDPE                                         r  controller_inst/r_every_component_reg[32]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.193    17.822    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y221         FDPE                                         r  controller_inst/r_every_component_reg[32]_P/C
                         clock pessimism             -0.370    17.453    
                         clock uncertainty           -0.112    17.340    
    SLICE_X4Y221         FDPE (Setup_fdpe_C_D)       -0.022    17.318    controller_inst/r_every_component_reg[32]_P
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                 15.837    

Slack (MET) :             15.883ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[31]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.473ns (12.250%)  route 3.388ns (87.750%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 17.826 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 r  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.744     0.925    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X2Y219         LUT4 (Prop_lut4_I1_O)        0.140     1.065 r  controller_inst/virtual_seg_OBUF[32]_inst_i_1/O
                         net (fo=2, routed)           0.307     1.372    controller_inst/virtual_seg_OBUF[25]
    SLICE_X3Y218         FDPE                                         r  controller_inst/r_every_component_reg[31]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.197    17.826    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X3Y218         FDPE                                         r  controller_inst/r_every_component_reg[31]_P/C
                         clock pessimism             -0.346    17.481    
                         clock uncertainty           -0.112    17.368    
    SLICE_X3Y218         FDPE (Setup_fdpe_C_D)       -0.113    17.255    controller_inst/r_every_component_reg[31]_P
  -------------------------------------------------------------------
                         required time                         17.255    
                         arrival time                          -1.372    
  -------------------------------------------------------------------
                         slack                                 15.883    

Slack (MET) :             15.984ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[34]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.469ns (12.181%)  route 3.381ns (87.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.175ns = ( 17.825 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 r  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.737     0.918    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X1Y219         LUT4 (Prop_lut4_I1_O)        0.136     1.054 r  controller_inst/virtual_seg_OBUF[35]_inst_i_1/O
                         net (fo=2, routed)           0.307     1.361    controller_inst/virtual_seg_OBUF[28]
    SLICE_X1Y220         FDPE                                         r  controller_inst/r_every_component_reg[34]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.196    17.825    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y220         FDPE                                         r  controller_inst/r_every_component_reg[34]_P/C
                         clock pessimism             -0.346    17.480    
                         clock uncertainty           -0.112    17.367    
    SLICE_X1Y220         FDPE (Setup_fdpe_C_D)       -0.022    17.345    controller_inst/r_every_component_reg[34]_P
  -------------------------------------------------------------------
                         required time                         17.345    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                 15.984    

Slack (MET) :             15.997ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[30]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.469ns (12.242%)  route 3.362ns (87.758%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 17.827 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 r  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.744     0.925    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X2Y219         LUT4 (Prop_lut4_I2_O)        0.136     1.061 r  controller_inst/virtual_seg_OBUF[31]_inst_i_1/O
                         net (fo=2, routed)           0.280     1.342    controller_inst/virtual_seg_OBUF[24]
    SLICE_X3Y217         FDPE                                         r  controller_inst/r_every_component_reg[30]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.198    17.827    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X3Y217         FDPE                                         r  controller_inst/r_every_component_reg[30]_P/C
                         clock pessimism             -0.346    17.482    
                         clock uncertainty           -0.112    17.369    
    SLICE_X3Y217         FDPE (Setup_fdpe_C_D)       -0.031    17.338    controller_inst/r_every_component_reg[30]_P
  -------------------------------------------------------------------
                         required time                         17.338    
                         arrival time                          -1.342    
  -------------------------------------------------------------------
                         slack                                 15.997    

Slack (MET) :             16.054ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[14]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.465ns (12.375%)  route 3.293ns (87.625%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 17.826 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.354    -0.932    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X14Y219        LUT5 (Prop_lut5_I3_O)        0.127    -0.805 r  controller_inst/virtual_seg_OBUF[17]_inst_i_2/O
                         net (fo=28, routed)          1.390     0.585    controller_inst/student_top_inst/seg_driver/digit2__3[3]
    SLICE_X1Y234         LUT4 (Prop_lut4_I0_O)        0.134     0.719 r  controller_inst/virtual_seg_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.549     1.268    controller_inst/virtual_seg_OBUF[12]
    SLICE_X1Y231         FDPE                                         r  controller_inst/r_every_component_reg[14]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.197    17.826    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y231         FDPE                                         r  controller_inst/r_every_component_reg[14]_P/C
                         clock pessimism             -0.370    17.457    
                         clock uncertainty           -0.112    17.344    
    SLICE_X1Y231         FDPE (Setup_fdpe_C_D)       -0.022    17.322    controller_inst/r_every_component_reg[14]_P
  -------------------------------------------------------------------
                         required time                         17.322    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 16.054    

Slack (MET) :             16.126ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[36]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.469ns (12.748%)  route 3.210ns (87.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.181ns = ( 17.819 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 r  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.575     0.756    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X4Y221         LUT4 (Prop_lut4_I3_O)        0.136     0.892 r  controller_inst/virtual_seg_OBUF[37]_inst_i_1/O
                         net (fo=2, routed)           0.297     1.190    controller_inst/virtual_seg_OBUF[30]
    SLICE_X4Y224         FDPE                                         r  controller_inst/r_every_component_reg[36]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.190    17.819    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y224         FDPE                                         r  controller_inst/r_every_component_reg[36]_P/C
                         clock pessimism             -0.370    17.450    
                         clock uncertainty           -0.112    17.337    
    SLICE_X4Y224         FDPE (Setup_fdpe_C_D)       -0.022    17.315    controller_inst/r_every_component_reg[36]_P
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                 16.126    

Slack (MET) :             16.213ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[15]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.470ns (13.374%)  route 3.044ns (86.626%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 17.831 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.354    -0.932    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X14Y219        LUT5 (Prop_lut5_I3_O)        0.127    -0.805 r  controller_inst/virtual_seg_OBUF[17]_inst_i_2/O
                         net (fo=28, routed)          1.390     0.585    controller_inst/student_top_inst/seg_driver/digit2__3[3]
    SLICE_X1Y234         LUT4 (Prop_lut4_I0_O)        0.139     0.724 r  controller_inst/virtual_seg_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           0.300     1.025    controller_inst/virtual_seg_OBUF[13]
    SLICE_X3Y237         FDPE                                         r  controller_inst/r_every_component_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.202    17.831    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X3Y237         FDPE                                         r  controller_inst/r_every_component_reg[15]_P/C
                         clock pessimism             -0.370    17.462    
                         clock uncertainty           -0.112    17.349    
    SLICE_X3Y237         FDPE (Setup_fdpe_C_D)       -0.111    17.238    controller_inst/r_every_component_reg[15]_P
  -------------------------------------------------------------------
                         required time                         17.238    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 16.213    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[13]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.477ns (13.730%)  route 2.997ns (86.270%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( 17.829 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.354    -0.932    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X14Y219        LUT5 (Prop_lut5_I3_O)        0.127    -0.805 r  controller_inst/virtual_seg_OBUF[17]_inst_i_2/O
                         net (fo=28, routed)          1.362     0.557    controller_inst/student_top_inst/seg_driver/digit2__3[3]
    SLICE_X1Y234         LUT4 (Prop_lut4_I0_O)        0.146     0.703 r  controller_inst/virtual_seg_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.282     0.985    controller_inst/virtual_seg_OBUF[11]
    SLICE_X3Y234         FDPE                                         r  controller_inst/r_every_component_reg[13]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.200    17.829    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X3Y234         FDPE                                         r  controller_inst/r_every_component_reg[13]_P/C
                         clock pessimism             -0.370    17.460    
                         clock uncertainty           -0.112    17.347    
    SLICE_X3Y234         FDPE (Setup_fdpe_C_D)       -0.116    17.231    controller_inst/r_every_component_reg[13]_P
  -------------------------------------------------------------------
                         required time                         17.231    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                 16.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 r_virtual_sw_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[72]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.567    -0.466    w_clk_50Mhz
    SLICE_X21Y229        FDCE                                         r  r_virtual_sw_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y229        FDCE (Prop_fdce_C_Q)         0.100    -0.366 r  r_virtual_sw_reg[25]/Q
                         net (fo=5, routed)           0.088    -0.277    controller_inst/r_every_component_reg[111]_P_0[24]
    SLICE_X20Y229        LUT3 (Prop_lut3_I0_O)        0.028    -0.249 r  controller_inst/r_every_component[72]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.249    controller_inst/r_every_component[72]_P_i_1_n_0
    SLICE_X20Y229        FDPE                                         r  controller_inst/r_every_component_reg[72]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.770    -0.673    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X20Y229        FDPE                                         r  controller_inst/r_every_component_reg[72]_P/C
                         clock pessimism              0.219    -0.455    
    SLICE_X20Y229        FDPE (Hold_fdpe_C_D)         0.087    -0.368    controller_inst/r_every_component_reg[72]_P
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 r_virtual_sw_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[73]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.730%)  route 0.090ns (41.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.570    -0.463    w_clk_50Mhz
    SLICE_X21Y232        FDCE                                         r  r_virtual_sw_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y232        FDCE (Prop_fdce_C_Q)         0.100    -0.363 r  r_virtual_sw_reg[26]/Q
                         net (fo=5, routed)           0.090    -0.273    controller_inst/r_every_component_reg[111]_P_0[25]
    SLICE_X20Y232        LUT3 (Prop_lut3_I0_O)        0.028    -0.245 r  controller_inst/r_every_component[73]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.245    controller_inst/r_every_component[73]_C_i_1_n_0
    SLICE_X20Y232        FDCE                                         r  controller_inst/r_every_component_reg[73]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.773    -0.670    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X20Y232        FDCE                                         r  controller_inst/r_every_component_reg[73]_C/C
                         clock pessimism              0.219    -0.452    
    SLICE_X20Y232        FDCE (Hold_fdce_C_D)         0.087    -0.365    controller_inst/r_every_component_reg[73]_C
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 r_virtual_sw_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[84]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.572    -0.461    w_clk_50Mhz
    SLICE_X11Y217        FDCE                                         r  r_virtual_sw_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y217        FDCE (Prop_fdce_C_Q)         0.100    -0.361 r  r_virtual_sw_reg[37]/Q
                         net (fo=5, routed)           0.098    -0.263    controller_inst/r_every_component_reg[111]_P_0[36]
    SLICE_X10Y217        LUT3 (Prop_lut3_I0_O)        0.028    -0.235 r  controller_inst/r_every_component[84]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.235    controller_inst/r_every_component[84]_C_i_1_n_0
    SLICE_X10Y217        FDCE                                         r  controller_inst/r_every_component_reg[84]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.775    -0.668    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X10Y217        FDCE                                         r  controller_inst/r_every_component_reg[84]_C/C
                         clock pessimism              0.219    -0.450    
    SLICE_X10Y217        FDCE (Hold_fdce_C_D)         0.087    -0.363    controller_inst/r_every_component_reg[84]_C
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 controller_inst/r_instr_active_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/read_check_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.742%)  route 0.106ns (45.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.569    -0.464    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X13Y230        FDCE                                         r  controller_inst/r_instr_active_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y230        FDCE (Prop_fdce_C_Q)         0.100    -0.364 r  controller_inst/r_instr_active_reg[1]/Q
                         net (fo=9, routed)           0.106    -0.258    controller_inst/r_instr_active[1]
    SLICE_X12Y230        LUT5 (Prop_lut5_I2_O)        0.028    -0.230 r  controller_inst/read_check_i_1/O
                         net (fo=1, routed)           0.000    -0.230    controller_inst/read_check_i_1_n_0
    SLICE_X12Y230        FDRE                                         r  controller_inst/read_check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.773    -0.670    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X12Y230        FDRE                                         r  controller_inst/read_check_reg/C
                         clock pessimism              0.218    -0.453    
    SLICE_X12Y230        FDRE (Hold_fdre_C_D)         0.087    -0.366    controller_inst/read_check_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 r_virtual_sw_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[59]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.217%)  route 0.109ns (42.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.569    -0.464    w_clk_50Mhz
    SLICE_X14Y219        FDCE                                         r  r_virtual_sw_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y219        FDCE (Prop_fdce_C_Q)         0.118    -0.346 r  r_virtual_sw_reg[12]/Q
                         net (fo=5, routed)           0.109    -0.236    controller_inst/r_every_component_reg[111]_P_0[11]
    SLICE_X14Y218        LUT3 (Prop_lut3_I0_O)        0.028    -0.208 r  controller_inst/r_every_component[59]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.208    controller_inst/r_every_component[59]_P_i_1_n_0
    SLICE_X14Y218        FDPE                                         r  controller_inst/r_every_component_reg[59]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.774    -0.669    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X14Y218        FDPE                                         r  controller_inst/r_every_component_reg[59]_P/C
                         clock pessimism              0.219    -0.451    
    SLICE_X14Y218        FDPE (Hold_fdpe_C_D)         0.087    -0.364    controller_inst/r_every_component_reg[59]_P
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 r_virtual_key_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[44]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.146ns (63.442%)  route 0.084ns (36.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.566    -0.467    w_clk_50Mhz
    SLICE_X12Y227        FDCE                                         r  r_virtual_key_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y227        FDCE (Prop_fdce_C_Q)         0.118    -0.349 r  r_virtual_key_reg[5]/Q
                         net (fo=5, routed)           0.084    -0.264    controller_inst/r_every_component_reg[47]_P_0[4]
    SLICE_X13Y227        LUT3 (Prop_lut3_I0_O)        0.028    -0.236 r  controller_inst/r_every_component[44]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.236    controller_inst/r_every_component[44]_P_i_1_n_0
    SLICE_X13Y227        FDPE                                         r  controller_inst/r_every_component_reg[44]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.770    -0.673    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X13Y227        FDPE                                         r  controller_inst/r_every_component_reg[44]_P/C
                         clock pessimism              0.218    -0.456    
    SLICE_X13Y227        FDPE (Hold_fdpe_C_D)         0.060    -0.396    controller_inst/r_every_component_reg[44]_P
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 r_virtual_sw_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[61]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.887%)  route 0.134ns (51.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.567    -0.466    w_clk_50Mhz
    SLICE_X17Y221        FDCE                                         r  r_virtual_sw_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y221        FDCE (Prop_fdce_C_Q)         0.100    -0.366 r  r_virtual_sw_reg[14]/Q
                         net (fo=5, routed)           0.134    -0.232    controller_inst/r_every_component_reg[111]_P_0[13]
    SLICE_X18Y222        LUT3 (Prop_lut3_I0_O)        0.028    -0.204 r  controller_inst/r_every_component[61]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.204    controller_inst/r_every_component[61]_P_i_1_n_0
    SLICE_X18Y222        FDPE                                         r  controller_inst/r_every_component_reg[61]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.769    -0.674    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X18Y222        FDPE                                         r  controller_inst/r_every_component_reg[61]_P/C
                         clock pessimism              0.220    -0.455    
    SLICE_X18Y222        FDPE (Hold_fdpe_C_D)         0.087    -0.368    controller_inst/r_every_component_reg[61]_P
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 controller_inst/ro_virtual_sw_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[112]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (54.060%)  route 0.126ns (45.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.571    -0.462    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X12Y232        FDPE                                         r  controller_inst/ro_virtual_sw_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y232        FDPE (Prop_fdpe_C_Q)         0.118    -0.344 r  controller_inst/ro_virtual_sw_reg[1]_P/Q
                         net (fo=4, routed)           0.126    -0.218    controller_inst/ro_virtual_sw_reg[1]_P_n_0
    SLICE_X12Y233        LUT5 (Prop_lut5_I0_O)        0.030    -0.188 r  controller_inst/r_every_component[112]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.188    controller_inst/r_every_component[112]_C_i_1_n_0
    SLICE_X12Y233        FDCE                                         r  controller_inst/r_every_component_reg[112]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.776    -0.667    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X12Y233        FDCE                                         r  controller_inst/r_every_component_reg[112]_C/C
                         clock pessimism              0.219    -0.449    
    SLICE_X12Y233        FDCE (Hold_fdce_C_D)         0.093    -0.356    controller_inst/r_every_component_reg[112]_C
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 r_virtual_sw_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[96]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.620%)  route 0.141ns (52.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.566    -0.467    w_clk_50Mhz
    SLICE_X11Y223        FDCE                                         r  r_virtual_sw_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y223        FDCE (Prop_fdce_C_Q)         0.100    -0.367 r  r_virtual_sw_reg[49]/Q
                         net (fo=5, routed)           0.141    -0.226    controller_inst/r_every_component_reg[111]_P_0[48]
    SLICE_X10Y221        LUT3 (Prop_lut3_I0_O)        0.028    -0.198 r  controller_inst/r_every_component[96]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.198    controller_inst/r_every_component[96]_C_i_1_n_0
    SLICE_X10Y221        FDCE                                         r  controller_inst/r_every_component_reg[96]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.771    -0.672    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X10Y221        FDCE                                         r  controller_inst/r_every_component_reg[96]_C/C
                         clock pessimism              0.220    -0.453    
    SLICE_X10Y221        FDCE (Hold_fdce_C_D)         0.087    -0.366    controller_inst/r_every_component_reg[96]_C
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 r_virtual_sw_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[55]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.146ns (60.919%)  route 0.094ns (39.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.570    -0.463    w_clk_50Mhz
    SLICE_X16Y218        FDCE                                         r  r_virtual_sw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y218        FDCE (Prop_fdce_C_Q)         0.118    -0.345 r  r_virtual_sw_reg[8]/Q
                         net (fo=5, routed)           0.094    -0.251    controller_inst/r_every_component_reg[111]_P_0[7]
    SLICE_X17Y218        LUT3 (Prop_lut3_I0_O)        0.028    -0.223 r  controller_inst/r_every_component[55]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.223    controller_inst/r_every_component[55]_P_i_1_n_0
    SLICE_X17Y218        FDPE                                         r  controller_inst/r_every_component_reg[55]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.773    -0.670    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X17Y218        FDPE                                         r  controller_inst/r_every_component_reg[55]_P/C
                         clock pessimism              0.219    -0.452    
    SLICE_X17Y218        FDPE (Hold_fdpe_C_D)         0.060    -0.392    controller_inst/r_every_component_reg[55]_P
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y0   PLL_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  PLL_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X3Y212    r_virtual_sw_reg[16]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X13Y230   r_virtual_sw_reg[33]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X7Y219    r_virtual_sw_reg[43]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X11Y223   r_virtual_sw_reg[53]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X11Y223   r_virtual_sw_reg[55]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X14Y225   r_virtual_sw_reg[59]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X7Y219    r_virtual_sw_reg[5]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X11Y223   r_virtual_sw_reg[60]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  PLL_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X3Y212    r_virtual_sw_reg[16]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X3Y212    r_virtual_sw_reg[16]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X13Y230   r_virtual_sw_reg[33]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X13Y230   r_virtual_sw_reg[33]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X7Y219    r_virtual_sw_reg[43]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X7Y219    r_virtual_sw_reg[43]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y223   r_virtual_sw_reg[53]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y223   r_virtual_sw_reg[53]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y223   r_virtual_sw_reg[55]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y223   r_virtual_sw_reg[55]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X14Y230   r_virtual_key_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X14Y230   r_virtual_key_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X14Y233   r_virtual_key_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X14Y233   r_virtual_key_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X11Y223   r_virtual_key_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X11Y223   r_virtual_key_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X7Y219    r_virtual_key_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X7Y219    r_virtual_key_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X12Y227   r_virtual_key_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X12Y227   r_virtual_key_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_user_clk
  To Clock:  w_user_clk

Setup :            0  Failing Endpoints,  Worst Slack   104150.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    52079.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104150.375ns  (required time - arrival time)
  Source:                 controller_inst/r_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        9.499ns  (logic 0.765ns (8.053%)  route 8.734ns (91.947%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 104160.688 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.280     0.810    controller_inst/CLK
    SLICE_X8Y231         FDCE                                         r  controller_inst/r_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDCE (Prop_fdce_C_Q)         0.236     1.046 r  controller_inst/r_cnt_reg[3]/Q
                         net (fo=11, routed)          0.583     1.628    controller_inst/r_cnt_reg_n_0_[3]
    SLICE_X9Y230         LUT5 (Prop_lut5_I4_O)        0.126     1.754 f  controller_inst/ro_user_tx_data[7]_P_i_7/O
                         net (fo=45, routed)          0.887     2.641    controller_inst/ro_user_tx_data[7]_P_i_7_n_0
    SLICE_X3Y231         LUT6 (Prop_lut6_I4_O)        0.043     2.684 f  controller_inst/ro_user_tx_data[7]_P_i_26/O
                         net (fo=1, routed)           1.371     4.055    controller_inst/ro_user_tx_data[7]_P_i_26_n_0
    SLICE_X13Y225        LUT6 (Prop_lut6_I0_O)        0.043     4.098 f  controller_inst/ro_user_tx_data[7]_P_i_18/O
                         net (fo=1, routed)           0.000     4.098    controller_inst/ro_user_tx_data[7]_P_i_18_n_0
    SLICE_X13Y225        MUXF7 (Prop_muxf7_I0_O)      0.107     4.205 f  controller_inst/ro_user_tx_data_reg[7]_P_i_11/O
                         net (fo=1, routed)           1.247     5.451    controller_inst/ro_user_tx_data_reg[7]_P_i_11_n_0
    SLICE_X13Y225        LUT5 (Prop_lut5_I4_O)        0.124     5.575 r  controller_inst/ro_user_tx_data[7]_P_i_4/O
                         net (fo=1, routed)           1.259     6.835    controller_inst/ro_user_tx_data[7]_P_i_4_n_0
    SLICE_X14Y228        LUT6 (Prop_lut6_I1_O)        0.043     6.878 r  controller_inst/ro_user_tx_data[7]_P_i_2/O
                         net (fo=2, routed)           3.388    10.266    controller_inst/ro_user_tx_data[7]
    SLICE_X11Y229        LUT3 (Prop_lut3_I0_O)        0.043    10.309 r  controller_inst/ro_user_tx_data[7]_C_i_1/O
                         net (fo=1, routed)           0.000    10.309    controller_inst/ro_user_tx_data[7]_C_i_1_n_0
    SLICE_X11Y229        FDCE                                         r  controller_inst/ro_user_tx_data_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.141 104160.688    controller_inst/CLK
    SLICE_X11Y229        FDCE                                         r  controller_inst/ro_user_tx_data_reg[7]_C/C
                         clock pessimism              0.079 104160.766    
                         clock uncertainty           -0.112 104160.656    
    SLICE_X11Y229        FDCE (Setup_fdce_C_D)        0.034 104160.688    controller_inst/ro_user_tx_data_reg[7]_C
  -------------------------------------------------------------------
                         required time                      104160.688    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                              104150.375    

Slack (MET) :             104150.648ns  (required time - arrival time)
  Source:                 controller_inst/r_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 0.813ns (8.754%)  route 8.474ns (91.246%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.280     0.810    controller_inst/CLK
    SLICE_X8Y231         FDCE                                         r  controller_inst/r_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDCE (Prop_fdce_C_Q)         0.236     1.046 r  controller_inst/r_cnt_reg[3]/Q
                         net (fo=11, routed)          0.578     1.623    controller_inst/r_cnt_reg_n_0_[3]
    SLICE_X9Y230         LUT4 (Prop_lut4_I0_O)        0.133     1.756 r  controller_inst/ro_user_tx_data[0]_P_i_20/O
                         net (fo=66, routed)          1.821     3.578    controller_inst/ro_user_tx_data[0]_P_i_20_n_0
    SLICE_X12Y218        LUT5 (Prop_lut5_I3_O)        0.132     3.710 f  controller_inst/ro_user_tx_data[3]_P_i_13/O
                         net (fo=1, routed)           0.000     3.710    controller_inst/ro_user_tx_data[3]_P_i_13_n_0
    SLICE_X12Y218        MUXF7 (Prop_muxf7_I1_O)      0.103     3.813 f  controller_inst/ro_user_tx_data_reg[3]_P_i_6/O
                         net (fo=1, routed)           1.520     5.333    controller_inst/ro_user_tx_data_reg[3]_P_i_6_n_0
    SLICE_X6Y224         LUT5 (Prop_lut5_I0_O)        0.123     5.456 r  controller_inst/ro_user_tx_data[3]_P_i_3/O
                         net (fo=1, routed)           1.634     7.089    controller_inst/ro_user_tx_data[3]_P_i_3_n_0
    SLICE_X6Y237         LUT6 (Prop_lut6_I1_O)        0.043     7.132 r  controller_inst/ro_user_tx_data[3]_P_i_1/O
                         net (fo=2, routed)           2.921    10.053    controller_inst/ro_user_tx_data[3]
    SLICE_X7Y238         LUT3 (Prop_lut3_I0_O)        0.043    10.096 r  controller_inst/ro_user_tx_data[3]_C_i_1/O
                         net (fo=1, routed)           0.000    10.096    controller_inst/ro_user_tx_data[3]_C_i_1_n_0
    SLICE_X7Y238         FDCE                                         r  controller_inst/ro_user_tx_data_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.201 104160.750    controller_inst/CLK
    SLICE_X7Y238         FDCE                                         r  controller_inst/ro_user_tx_data_reg[3]_C/C
                         clock pessimism              0.079 104160.828    
                         clock uncertainty           -0.112 104160.719    
    SLICE_X7Y238         FDCE (Setup_fdce_C_D)        0.034 104160.750    controller_inst/ro_user_tx_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                      104160.750    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                              104150.648    

Slack (MET) :             104150.836ns  (required time - arrival time)
  Source:                 controller_inst/r_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.722ns (8.037%)  route 8.262ns (91.963%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 104160.680 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.280     0.810    controller_inst/CLK
    SLICE_X8Y231         FDCE                                         r  controller_inst/r_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDCE (Prop_fdce_C_Q)         0.236     1.046 r  controller_inst/r_cnt_reg[3]/Q
                         net (fo=11, routed)          0.583     1.628    controller_inst/r_cnt_reg_n_0_[3]
    SLICE_X9Y230         LUT5 (Prop_lut5_I4_O)        0.126     1.754 f  controller_inst/ro_user_tx_data[7]_P_i_7/O
                         net (fo=45, routed)          0.887     2.641    controller_inst/ro_user_tx_data[7]_P_i_7_n_0
    SLICE_X3Y231         LUT6 (Prop_lut6_I4_O)        0.043     2.684 f  controller_inst/ro_user_tx_data[7]_P_i_26/O
                         net (fo=1, routed)           1.371     4.055    controller_inst/ro_user_tx_data[7]_P_i_26_n_0
    SLICE_X13Y225        LUT6 (Prop_lut6_I0_O)        0.043     4.098 f  controller_inst/ro_user_tx_data[7]_P_i_18/O
                         net (fo=1, routed)           0.000     4.098    controller_inst/ro_user_tx_data[7]_P_i_18_n_0
    SLICE_X13Y225        MUXF7 (Prop_muxf7_I0_O)      0.107     4.205 f  controller_inst/ro_user_tx_data_reg[7]_P_i_11/O
                         net (fo=1, routed)           1.247     5.451    controller_inst/ro_user_tx_data_reg[7]_P_i_11_n_0
    SLICE_X13Y225        LUT5 (Prop_lut5_I4_O)        0.124     5.575 r  controller_inst/ro_user_tx_data[7]_P_i_4/O
                         net (fo=1, routed)           1.259     6.835    controller_inst/ro_user_tx_data[7]_P_i_4_n_0
    SLICE_X14Y228        LUT6 (Prop_lut6_I1_O)        0.043     6.878 r  controller_inst/ro_user_tx_data[7]_P_i_2/O
                         net (fo=2, routed)           2.916     9.793    controller_inst/ro_user_tx_data[7]
    SLICE_X11Y228        FDPE                                         r  controller_inst/ro_user_tx_data_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.139 104160.688    controller_inst/CLK
    SLICE_X11Y228        FDPE                                         r  controller_inst/ro_user_tx_data_reg[7]_P/C
                         clock pessimism              0.079 104160.766    
                         clock uncertainty           -0.112 104160.656    
    SLICE_X11Y228        FDPE (Setup_fdpe_C_D)       -0.022 104160.633    controller_inst/ro_user_tx_data_reg[7]_P
  -------------------------------------------------------------------
                         required time                      104160.633    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                              104150.836    

Slack (MET) :             104150.891ns  (required time - arrival time)
  Source:                 controller_inst/r_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 0.770ns (8.574%)  route 8.210ns (91.426%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.690ns = ( 104160.688 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.280     0.810    controller_inst/CLK
    SLICE_X8Y231         FDCE                                         r  controller_inst/r_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDCE (Prop_fdce_C_Q)         0.236     1.046 r  controller_inst/r_cnt_reg[3]/Q
                         net (fo=11, routed)          0.578     1.623    controller_inst/r_cnt_reg_n_0_[3]
    SLICE_X9Y230         LUT4 (Prop_lut4_I0_O)        0.133     1.756 r  controller_inst/ro_user_tx_data[0]_P_i_20/O
                         net (fo=66, routed)          1.821     3.578    controller_inst/ro_user_tx_data[0]_P_i_20_n_0
    SLICE_X12Y218        LUT5 (Prop_lut5_I3_O)        0.132     3.710 f  controller_inst/ro_user_tx_data[3]_P_i_13/O
                         net (fo=1, routed)           0.000     3.710    controller_inst/ro_user_tx_data[3]_P_i_13_n_0
    SLICE_X12Y218        MUXF7 (Prop_muxf7_I1_O)      0.103     3.813 f  controller_inst/ro_user_tx_data_reg[3]_P_i_6/O
                         net (fo=1, routed)           1.520     5.333    controller_inst/ro_user_tx_data_reg[3]_P_i_6_n_0
    SLICE_X6Y224         LUT5 (Prop_lut5_I0_O)        0.123     5.456 r  controller_inst/ro_user_tx_data[3]_P_i_3/O
                         net (fo=1, routed)           1.634     7.089    controller_inst/ro_user_tx_data[3]_P_i_3_n_0
    SLICE_X6Y237         LUT6 (Prop_lut6_I1_O)        0.043     7.132 r  controller_inst/ro_user_tx_data[3]_P_i_1/O
                         net (fo=2, routed)           2.658     9.790    controller_inst/ro_user_tx_data[3]
    SLICE_X8Y238         FDPE                                         r  controller_inst/ro_user_tx_data_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.147 104160.695    controller_inst/CLK
    SLICE_X8Y238         FDPE                                         r  controller_inst/ro_user_tx_data_reg[3]_P/C
                         clock pessimism              0.101 104160.797    
                         clock uncertainty           -0.112 104160.688    
    SLICE_X8Y238         FDPE (Setup_fdpe_C_D)       -0.002 104160.688    controller_inst/ro_user_tx_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                      104160.680    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                              104150.891    

Slack (MET) :             104151.156ns  (required time - arrival time)
  Source:                 controller_inst/r_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 0.716ns (8.124%)  route 8.098ns (91.876%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 104160.750 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.280     0.810    controller_inst/CLK
    SLICE_X8Y231         FDCE                                         r  controller_inst/r_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDCE (Prop_fdce_C_Q)         0.236     1.046 r  controller_inst/r_cnt_reg[3]/Q
                         net (fo=11, routed)          0.578     1.623    controller_inst/r_cnt_reg_n_0_[3]
    SLICE_X9Y230         LUT4 (Prop_lut4_I0_O)        0.133     1.756 r  controller_inst/ro_user_tx_data[0]_P_i_20/O
                         net (fo=66, routed)          1.130     2.886    controller_inst/ro_user_tx_data[0]_P_i_20_n_0
    SLICE_X20Y229        LUT5 (Prop_lut5_I1_O)        0.132     3.018 r  controller_inst/ro_user_tx_data[0]_P_i_26/O
                         net (fo=1, routed)           0.617     3.635    controller_inst/ro_user_tx_data[0]_P_i_26_n_0
    SLICE_X20Y229        LUT6 (Prop_lut6_I0_O)        0.043     3.678 f  controller_inst/ro_user_tx_data[0]_P_i_17/O
                         net (fo=1, routed)           0.917     4.596    controller_inst/ro_user_tx_data[0]_P_i_17_n_0
    SLICE_X16Y229        LUT6 (Prop_lut6_I0_O)        0.043     4.639 f  controller_inst/ro_user_tx_data[0]_P_i_9/O
                         net (fo=1, routed)           1.250     5.889    controller_inst/ro_user_tx_data[0]_P_i_9_n_0
    SLICE_X6Y229         LUT6 (Prop_lut6_I2_O)        0.043     5.932 f  controller_inst/ro_user_tx_data[0]_P_i_4/O
                         net (fo=1, routed)           1.403     7.335    controller_inst/ro_user_tx_data[0]_P_i_4_n_0
    SLICE_X6Y233         LUT5 (Prop_lut5_I3_O)        0.043     7.378 r  controller_inst/ro_user_tx_data[0]_P_i_1/O
                         net (fo=2, routed)           2.203     9.580    controller_inst/ro_user_tx_data[0]
    SLICE_X6Y241         LUT3 (Prop_lut3_I0_O)        0.043     9.623 r  controller_inst/ro_user_tx_data[0]_C_i_1/O
                         net (fo=1, routed)           0.000     9.623    controller_inst/ro_user_tx_data[0]_C_i_1_n_0
    SLICE_X6Y241         FDCE                                         r  controller_inst/ro_user_tx_data_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.203 104160.750    controller_inst/CLK
    SLICE_X6Y241         FDCE                                         r  controller_inst/ro_user_tx_data_reg[0]_C/C
                         clock pessimism              0.079 104160.828    
                         clock uncertainty           -0.112 104160.719    
    SLICE_X6Y241         FDCE (Setup_fdce_C_D)        0.064 104160.781    controller_inst/ro_user_tx_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                      104160.781    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                              104151.156    

Slack (MET) :             104151.234ns  (required time - arrival time)
  Source:                 controller_inst/r_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 0.758ns (8.682%)  route 7.972ns (91.318%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.280     0.810    controller_inst/CLK
    SLICE_X8Y231         FDCE                                         r  controller_inst/r_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDCE (Prop_fdce_C_Q)         0.236     1.046 r  controller_inst/r_cnt_reg[3]/Q
                         net (fo=11, routed)          0.583     1.628    controller_inst/r_cnt_reg_n_0_[3]
    SLICE_X9Y230         LUT5 (Prop_lut5_I4_O)        0.126     1.754 f  controller_inst/ro_user_tx_data[7]_P_i_7/O
                         net (fo=45, routed)          0.886     2.640    controller_inst/ro_user_tx_data[7]_P_i_7_n_0
    SLICE_X3Y231         LUT6 (Prop_lut6_I4_O)        0.043     2.683 f  controller_inst/ro_user_tx_data[5]_P_i_21/O
                         net (fo=1, routed)           1.541     4.224    controller_inst/ro_user_tx_data[5]_P_i_21_n_0
    SLICE_X16Y228        LUT6 (Prop_lut6_I0_O)        0.043     4.267 f  controller_inst/ro_user_tx_data[5]_P_i_14/O
                         net (fo=1, routed)           0.000     4.267    controller_inst/ro_user_tx_data[5]_P_i_14_n_0
    SLICE_X16Y228        MUXF7 (Prop_muxf7_I0_O)      0.101     4.368 f  controller_inst/ro_user_tx_data_reg[5]_P_i_7/O
                         net (fo=1, routed)           1.276     5.644    controller_inst/ro_user_tx_data_reg[5]_P_i_7_n_0
    SLICE_X16Y228        LUT5 (Prop_lut5_I4_O)        0.123     5.767 r  controller_inst/ro_user_tx_data[5]_P_i_3/O
                         net (fo=1, routed)           1.877     7.643    controller_inst/ro_user_tx_data[5]_P_i_3_n_0
    SLICE_X6Y232         LUT6 (Prop_lut6_I1_O)        0.043     7.686 r  controller_inst/ro_user_tx_data[5]_P_i_1/O
                         net (fo=2, routed)           1.810     9.497    controller_inst/ro_user_tx_data[5]
    SLICE_X6Y232         LUT3 (Prop_lut3_I0_O)        0.043     9.540 r  controller_inst/ro_user_tx_data[5]_C_i_1/O
                         net (fo=1, routed)           0.000     9.540    controller_inst/ro_user_tx_data[5]_C_i_1_n_0
    SLICE_X6Y232         FDCE                                         r  controller_inst/ro_user_tx_data_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.197 104160.742    controller_inst/CLK
    SLICE_X6Y232         FDCE                                         r  controller_inst/ro_user_tx_data_reg[5]_C/C
                         clock pessimism              0.079 104160.820    
                         clock uncertainty           -0.112 104160.711    
    SLICE_X6Y232         FDCE (Setup_fdce_C_D)        0.064 104160.773    controller_inst/ro_user_tx_data_reg[5]_C
  -------------------------------------------------------------------
                         required time                      104160.773    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                              104151.234    

Slack (MET) :             104151.352ns  (required time - arrival time)
  Source:                 controller_inst/r_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 0.715ns (8.362%)  route 7.836ns (91.638%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.741ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.280     0.810    controller_inst/CLK
    SLICE_X8Y231         FDCE                                         r  controller_inst/r_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDCE (Prop_fdce_C_Q)         0.236     1.046 r  controller_inst/r_cnt_reg[3]/Q
                         net (fo=11, routed)          0.583     1.628    controller_inst/r_cnt_reg_n_0_[3]
    SLICE_X9Y230         LUT5 (Prop_lut5_I4_O)        0.126     1.754 f  controller_inst/ro_user_tx_data[7]_P_i_7/O
                         net (fo=45, routed)          0.886     2.640    controller_inst/ro_user_tx_data[7]_P_i_7_n_0
    SLICE_X3Y231         LUT6 (Prop_lut6_I4_O)        0.043     2.683 f  controller_inst/ro_user_tx_data[5]_P_i_21/O
                         net (fo=1, routed)           1.541     4.224    controller_inst/ro_user_tx_data[5]_P_i_21_n_0
    SLICE_X16Y228        LUT6 (Prop_lut6_I0_O)        0.043     4.267 f  controller_inst/ro_user_tx_data[5]_P_i_14/O
                         net (fo=1, routed)           0.000     4.267    controller_inst/ro_user_tx_data[5]_P_i_14_n_0
    SLICE_X16Y228        MUXF7 (Prop_muxf7_I0_O)      0.101     4.368 f  controller_inst/ro_user_tx_data_reg[5]_P_i_7/O
                         net (fo=1, routed)           1.276     5.644    controller_inst/ro_user_tx_data_reg[5]_P_i_7_n_0
    SLICE_X16Y228        LUT5 (Prop_lut5_I4_O)        0.123     5.767 r  controller_inst/ro_user_tx_data[5]_P_i_3/O
                         net (fo=1, routed)           1.877     7.643    controller_inst/ro_user_tx_data[5]_P_i_3_n_0
    SLICE_X6Y232         LUT6 (Prop_lut6_I1_O)        0.043     7.686 r  controller_inst/ro_user_tx_data[5]_P_i_1/O
                         net (fo=2, routed)           1.674     9.360    controller_inst/ro_user_tx_data[5]
    SLICE_X6Y233         FDPE                                         r  controller_inst/ro_user_tx_data_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.198 104160.742    controller_inst/CLK
    SLICE_X6Y233         FDPE                                         r  controller_inst/ro_user_tx_data_reg[5]_P/C
                         clock pessimism              0.079 104160.820    
                         clock uncertainty           -0.112 104160.711    
    SLICE_X6Y233         FDPE (Setup_fdpe_C_D)       -0.002 104160.711    controller_inst/ro_user_tx_data_reg[5]_P
  -------------------------------------------------------------------
                         required time                      104160.711    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                              104151.352    

Slack (MET) :             104151.539ns  (required time - arrival time)
  Source:                 controller_inst/r_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 0.673ns (8.058%)  route 7.679ns (91.942%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 104160.750 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.280     0.810    controller_inst/CLK
    SLICE_X8Y231         FDCE                                         r  controller_inst/r_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDCE (Prop_fdce_C_Q)         0.236     1.046 r  controller_inst/r_cnt_reg[3]/Q
                         net (fo=11, routed)          0.578     1.623    controller_inst/r_cnt_reg_n_0_[3]
    SLICE_X9Y230         LUT4 (Prop_lut4_I0_O)        0.133     1.756 r  controller_inst/ro_user_tx_data[0]_P_i_20/O
                         net (fo=66, routed)          1.130     2.886    controller_inst/ro_user_tx_data[0]_P_i_20_n_0
    SLICE_X20Y229        LUT5 (Prop_lut5_I1_O)        0.132     3.018 r  controller_inst/ro_user_tx_data[0]_P_i_26/O
                         net (fo=1, routed)           0.617     3.635    controller_inst/ro_user_tx_data[0]_P_i_26_n_0
    SLICE_X20Y229        LUT6 (Prop_lut6_I0_O)        0.043     3.678 f  controller_inst/ro_user_tx_data[0]_P_i_17/O
                         net (fo=1, routed)           0.917     4.596    controller_inst/ro_user_tx_data[0]_P_i_17_n_0
    SLICE_X16Y229        LUT6 (Prop_lut6_I0_O)        0.043     4.639 f  controller_inst/ro_user_tx_data[0]_P_i_9/O
                         net (fo=1, routed)           1.250     5.889    controller_inst/ro_user_tx_data[0]_P_i_9_n_0
    SLICE_X6Y229         LUT6 (Prop_lut6_I2_O)        0.043     5.932 f  controller_inst/ro_user_tx_data[0]_P_i_4/O
                         net (fo=1, routed)           1.403     7.335    controller_inst/ro_user_tx_data[0]_P_i_4_n_0
    SLICE_X6Y233         LUT5 (Prop_lut5_I3_O)        0.043     7.378 r  controller_inst/ro_user_tx_data[0]_P_i_1/O
                         net (fo=2, routed)           1.783     9.161    controller_inst/ro_user_tx_data[0]
    SLICE_X5Y241         FDPE                                         r  controller_inst/ro_user_tx_data_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.203 104160.750    controller_inst/CLK
    SLICE_X5Y241         FDPE                                         r  controller_inst/ro_user_tx_data_reg[0]_P/C
                         clock pessimism              0.079 104160.828    
                         clock uncertainty           -0.112 104160.719    
    SLICE_X5Y241         FDPE (Setup_fdpe_C_D)       -0.022 104160.695    controller_inst/ro_user_tx_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                      104160.695    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                              104151.539    

Slack (MET) :             104151.781ns  (required time - arrival time)
  Source:                 controller_inst/r_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 0.765ns (9.348%)  route 7.419ns (90.652%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.280     0.810    controller_inst/CLK
    SLICE_X8Y231         FDCE                                         r  controller_inst/r_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDCE (Prop_fdce_C_Q)         0.236     1.046 r  controller_inst/r_cnt_reg[3]/Q
                         net (fo=11, routed)          0.583     1.628    controller_inst/r_cnt_reg_n_0_[3]
    SLICE_X9Y230         LUT5 (Prop_lut5_I4_O)        0.126     1.754 f  controller_inst/ro_user_tx_data[7]_P_i_7/O
                         net (fo=45, routed)          1.237     2.991    controller_inst/ro_user_tx_data[7]_P_i_7_n_0
    SLICE_X5Y234         LUT6 (Prop_lut6_I2_O)        0.043     3.034 f  controller_inst/ro_user_tx_data[1]_P_i_16/O
                         net (fo=1, routed)           0.988     4.022    controller_inst/ro_user_tx_data[1]_P_i_16_n_0
    SLICE_X5Y230         LUT6 (Prop_lut6_I0_O)        0.043     4.065 f  controller_inst/ro_user_tx_data[1]_P_i_8/O
                         net (fo=1, routed)           0.000     4.065    controller_inst/ro_user_tx_data[1]_P_i_8_n_0
    SLICE_X5Y230         MUXF7 (Prop_muxf7_I0_O)      0.107     4.172 f  controller_inst/ro_user_tx_data_reg[1]_P_i_4/O
                         net (fo=1, routed)           1.204     5.376    controller_inst/ro_user_tx_data_reg[1]_P_i_4_n_0
    SLICE_X6Y233         LUT6 (Prop_lut6_I0_O)        0.124     5.500 r  controller_inst/ro_user_tx_data[1]_P_i_2/O
                         net (fo=1, routed)           1.241     6.741    controller_inst/ro_user_tx_data[1]_P_i_2_n_0
    SLICE_X6Y236         LUT6 (Prop_lut6_I4_O)        0.043     6.784 r  controller_inst/ro_user_tx_data[1]_P_i_1/O
                         net (fo=2, routed)           2.167     8.950    controller_inst/ro_user_tx_data[1]
    SLICE_X6Y237         LUT3 (Prop_lut3_I0_O)        0.043     8.993 r  controller_inst/ro_user_tx_data[1]_C_i_1/O
                         net (fo=1, routed)           0.000     8.993    controller_inst/ro_user_tx_data[1]_C_i_1_n_0
    SLICE_X6Y237         FDCE                                         r  controller_inst/ro_user_tx_data_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.201 104160.750    controller_inst/CLK
    SLICE_X6Y237         FDCE                                         r  controller_inst/ro_user_tx_data_reg[1]_C/C
                         clock pessimism              0.079 104160.828    
                         clock uncertainty           -0.112 104160.719    
    SLICE_X6Y237         FDCE (Setup_fdce_C_D)        0.064 104160.781    controller_inst/ro_user_tx_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                      104160.773    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                              104151.781    

Slack (MET) :             104151.953ns  (required time - arrival time)
  Source:                 controller_inst/r_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 0.722ns (9.102%)  route 7.210ns (90.898%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.280     0.810    controller_inst/CLK
    SLICE_X8Y231         FDCE                                         r  controller_inst/r_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDCE (Prop_fdce_C_Q)         0.236     1.046 r  controller_inst/r_cnt_reg[3]/Q
                         net (fo=11, routed)          0.583     1.628    controller_inst/r_cnt_reg_n_0_[3]
    SLICE_X9Y230         LUT5 (Prop_lut5_I4_O)        0.126     1.754 f  controller_inst/ro_user_tx_data[7]_P_i_7/O
                         net (fo=45, routed)          1.237     2.991    controller_inst/ro_user_tx_data[7]_P_i_7_n_0
    SLICE_X5Y234         LUT6 (Prop_lut6_I2_O)        0.043     3.034 f  controller_inst/ro_user_tx_data[1]_P_i_16/O
                         net (fo=1, routed)           0.988     4.022    controller_inst/ro_user_tx_data[1]_P_i_16_n_0
    SLICE_X5Y230         LUT6 (Prop_lut6_I0_O)        0.043     4.065 f  controller_inst/ro_user_tx_data[1]_P_i_8/O
                         net (fo=1, routed)           0.000     4.065    controller_inst/ro_user_tx_data[1]_P_i_8_n_0
    SLICE_X5Y230         MUXF7 (Prop_muxf7_I0_O)      0.107     4.172 f  controller_inst/ro_user_tx_data_reg[1]_P_i_4/O
                         net (fo=1, routed)           1.204     5.376    controller_inst/ro_user_tx_data_reg[1]_P_i_4_n_0
    SLICE_X6Y233         LUT6 (Prop_lut6_I0_O)        0.124     5.500 r  controller_inst/ro_user_tx_data[1]_P_i_2/O
                         net (fo=1, routed)           1.241     6.741    controller_inst/ro_user_tx_data[1]_P_i_2_n_0
    SLICE_X6Y236         LUT6 (Prop_lut6_I4_O)        0.043     6.784 r  controller_inst/ro_user_tx_data[1]_P_i_1/O
                         net (fo=2, routed)           1.958     8.742    controller_inst/ro_user_tx_data[1]
    SLICE_X5Y237         FDPE                                         r  controller_inst/ro_user_tx_data_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.201 104160.750    controller_inst/CLK
    SLICE_X5Y237         FDPE                                         r  controller_inst/ro_user_tx_data_reg[1]_P/C
                         clock pessimism              0.079 104160.828    
                         clock uncertainty           -0.112 104160.719    
    SLICE_X5Y237         FDPE (Setup_fdpe_C_D)       -0.022 104160.695    controller_inst/ro_user_tx_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                      104160.688    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                              104151.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart_drive_inst/rst_gen_module_inst/r_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/rst_gen_module_inst/r_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.649%)  route 0.090ns (41.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.609     1.222    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X4Y243         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/r_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y243         FDRE (Prop_fdre_C_Q)         0.100     1.322 r  uart_drive_inst/rst_gen_module_inst/r_cnt_reg[3]/Q
                         net (fo=6, routed)           0.090     1.413    uart_drive_inst/rst_gen_module_inst/r_cnt_reg[3]
    SLICE_X5Y243         LUT5 (Prop_lut5_I3_O)        0.028     1.441 r  uart_drive_inst/rst_gen_module_inst/r_cnt[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.441    uart_drive_inst/rst_gen_module_inst/p_0_in__0[6]
    SLICE_X5Y243         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/r_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.814     1.408    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X5Y243         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/r_cnt_reg[6]/C
                         clock pessimism             -0.174     1.233    
    SLICE_X5Y243         FDRE (Hold_fdre_C_D)         0.061     1.294    uart_drive_inst/rst_gen_module_inst/r_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_drive_inst/uart_rx_inst/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/uart_rx_inst/r_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.195%)  route 0.122ns (48.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.573     1.186    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y234        FDCE                                         r  uart_drive_inst/uart_rx_inst/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y234        FDCE (Prop_fdce_C_Q)         0.100     1.286 f  uart_drive_inst/uart_rx_inst/r_cnt_reg[0]/Q
                         net (fo=22, routed)          0.122     1.408    uart_drive_inst/uart_rx_inst/r_cnt_reg_n_0_[0]
    SLICE_X16Y234        LUT6 (Prop_lut6_I1_O)        0.028     1.436 r  uart_drive_inst/uart_rx_inst/r_cnt[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.436    uart_drive_inst/uart_rx_inst/r_cnt[9]_i_1__0_n_0
    SLICE_X16Y234        FDCE                                         r  uart_drive_inst/uart_rx_inst/r_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.776     1.370    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X16Y234        FDCE                                         r  uart_drive_inst/uart_rx_inst/r_cnt_reg[9]/C
                         clock pessimism             -0.172     1.197    
    SLICE_X16Y234        FDCE (Hold_fdce_C_D)         0.087     1.284    uart_drive_inst/uart_rx_inst/r_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart_drive_inst/rst_gen_module_inst/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/rst_gen_module_inst/r_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.926%)  route 0.097ns (43.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.609     1.222    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X5Y243         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y243         FDRE (Prop_fdre_C_Q)         0.100     1.322 r  uart_drive_inst/rst_gen_module_inst/r_cnt_reg[0]/Q
                         net (fo=8, routed)           0.097     1.419    uart_drive_inst/rst_gen_module_inst/r_cnt_reg[0]
    SLICE_X4Y243         LUT6 (Prop_lut6_I2_O)        0.028     1.447 r  uart_drive_inst/rst_gen_module_inst/r_cnt[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.447    uart_drive_inst/rst_gen_module_inst/p_0_in__0[5]
    SLICE_X4Y243         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/r_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.814     1.408    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X4Y243         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/r_cnt_reg[5]/C
                         clock pessimism             -0.174     1.233    
    SLICE_X4Y243         FDRE (Hold_fdre_C_D)         0.061     1.294    uart_drive_inst/rst_gen_module_inst/r_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_drive_inst/uart_rx_inst/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/uart_rx_inst/r_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.789%)  route 0.124ns (49.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.573     1.186    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y234        FDCE                                         r  uart_drive_inst/uart_rx_inst/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y234        FDCE (Prop_fdce_C_Q)         0.100     1.286 f  uart_drive_inst/uart_rx_inst/r_cnt_reg[0]/Q
                         net (fo=22, routed)          0.124     1.410    uart_drive_inst/uart_rx_inst/r_cnt_reg_n_0_[0]
    SLICE_X16Y234        LUT6 (Prop_lut6_I1_O)        0.028     1.438 r  uart_drive_inst/uart_rx_inst/r_cnt[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.438    uart_drive_inst/uart_rx_inst/r_cnt[10]_i_1__0_n_0
    SLICE_X16Y234        FDCE                                         r  uart_drive_inst/uart_rx_inst/r_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.776     1.370    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X16Y234        FDCE                                         r  uart_drive_inst/uart_rx_inst/r_cnt_reg[10]/C
                         clock pessimism             -0.172     1.197    
    SLICE_X16Y234        FDCE (Hold_fdce_C_D)         0.087     1.284    uart_drive_inst/uart_rx_inst/r_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 controller_inst/r_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/r_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.338%)  route 0.131ns (50.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.570     1.183    controller_inst/CLK
    SLICE_X9Y230         FDCE                                         r  controller_inst/r_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDCE (Prop_fdce_C_Q)         0.100     1.283 r  controller_inst/r_cnt_reg[4]/Q
                         net (fo=19, routed)          0.131     1.415    controller_inst/r_cnt_reg_n_0_[4]
    SLICE_X8Y230         LUT6 (Prop_lut6_I3_O)        0.028     1.443 r  controller_inst/r_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.443    controller_inst/r_cnt[6]_i_1_n_0
    SLICE_X8Y230         FDCE                                         r  controller_inst/r_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.773     1.367    controller_inst/CLK
    SLICE_X8Y230         FDCE                                         r  controller_inst/r_cnt_reg[6]/C
                         clock pessimism             -0.172     1.194    
    SLICE_X8Y230         FDCE (Hold_fdce_C_D)         0.087     1.281    controller_inst/r_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 controller_inst/r_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/r_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.961%)  route 0.133ns (51.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.570     1.183    controller_inst/CLK
    SLICE_X9Y230         FDCE                                         r  controller_inst/r_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDCE (Prop_fdce_C_Q)         0.100     1.283 r  controller_inst/r_cnt_reg[4]/Q
                         net (fo=19, routed)          0.133     1.417    controller_inst/r_cnt_reg_n_0_[4]
    SLICE_X8Y230         LUT6 (Prop_lut6_I2_O)        0.028     1.445 r  controller_inst/r_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.445    controller_inst/r_cnt[7]_i_2_n_0
    SLICE_X8Y230         FDCE                                         r  controller_inst/r_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.773     1.367    controller_inst/CLK
    SLICE_X8Y230         FDCE                                         r  controller_inst/r_cnt_reg[7]/C
                         clock pessimism             -0.172     1.194    
    SLICE_X8Y230         FDCE (Hold_fdce_C_D)         0.087     1.281    controller_inst/r_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_drive_inst/rst_gen_module_inst/r_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/rst_gen_module_inst/r_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.399%)  route 0.099ns (43.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.609     1.222    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X5Y243         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/r_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y243         FDRE (Prop_fdre_C_Q)         0.100     1.322 r  uart_drive_inst/rst_gen_module_inst/r_cnt_reg[7]/Q
                         net (fo=2, routed)           0.099     1.421    uart_drive_inst/rst_gen_module_inst/r_cnt_reg[7]
    SLICE_X5Y243         LUT6 (Prop_lut6_I0_O)        0.028     1.449 r  uart_drive_inst/rst_gen_module_inst/r_cnt[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.449    uart_drive_inst/rst_gen_module_inst/p_0_in__0[7]
    SLICE_X5Y243         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/r_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.814     1.408    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X5Y243         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/r_cnt_reg[7]/C
                         clock pessimism             -0.185     1.222    
    SLICE_X5Y243         FDRE (Hold_fdre_C_D)         0.060     1.282    uart_drive_inst/rst_gen_module_inst/r_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 controller_inst/r_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/r_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.171ns (66.086%)  route 0.088ns (33.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.571     1.184    controller_inst/CLK
    SLICE_X8Y231         FDCE                                         r  controller_inst/r_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDCE (Prop_fdce_C_Q)         0.107     1.291 r  controller_inst/r_cnt_reg[1]/Q
                         net (fo=31, routed)          0.088     1.379    controller_inst/r_cnt_reg_n_0_[1]
    SLICE_X8Y231         LUT6 (Prop_lut6_I3_O)        0.064     1.443 r  controller_inst/r_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.443    controller_inst/r_cnt[5]_i_1_n_0
    SLICE_X8Y231         FDCE                                         r  controller_inst/r_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.774     1.368    controller_inst/CLK
    SLICE_X8Y231         FDCE                                         r  controller_inst/r_cnt_reg[5]/C
                         clock pessimism             -0.183     1.184    
    SLICE_X8Y231         FDCE (Hold_fdce_C_D)         0.087     1.271    controller_inst/r_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_drive_inst/uart_rx_inst/r_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/uart_rx_inst/ro_user_rx_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.146ns (58.613%)  route 0.103ns (41.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.571     1.184    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X16Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/r_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y232        FDCE (Prop_fdce_C_Q)         0.118     1.302 r  uart_drive_inst/uart_rx_inst/r_cnt_reg[3]/Q
                         net (fo=22, routed)          0.103     1.405    uart_drive_inst/uart_rx_inst/r_cnt_reg_n_0_[3]
    SLICE_X17Y232        LUT5 (Prop_lut5_I2_O)        0.028     1.433 r  uart_drive_inst/uart_rx_inst/ro_user_rx_valid_i_1/O
                         net (fo=1, routed)           0.000     1.433    uart_drive_inst/uart_rx_inst/ro_user_rx_valid
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.774     1.368    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_valid_reg/C
                         clock pessimism             -0.172     1.195    
    SLICE_X17Y232        FDCE (Hold_fdce_C_D)         0.060     1.255    uart_drive_inst/uart_rx_inst/ro_user_rx_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 controller_inst/ro_user_tx_data_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.366ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.569     1.182    controller_inst/CLK
    SLICE_X11Y229        FDCE                                         r  controller_inst/ro_user_tx_data_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y229        FDCE (Prop_fdce_C_Q)         0.100     1.282 r  controller_inst/ro_user_tx_data_reg[7]_C/Q
                         net (fo=2, routed)           0.129     1.411    controller_inst/ro_user_tx_data_reg[7]_C_n_0
    SLICE_X11Y229        LUT3 (Prop_lut3_I2_O)        0.028     1.439 r  controller_inst/ro_user_tx_data[7]_C_i_1/O
                         net (fo=1, routed)           0.000     1.439    controller_inst/ro_user_tx_data[7]_C_i_1_n_0
    SLICE_X11Y229        FDCE                                         r  controller_inst/ro_user_tx_data_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.772     1.366    controller_inst/CLK
    SLICE_X11Y229        FDCE                                         r  controller_inst/ro_user_tx_data_reg[7]_C/C
                         clock pessimism             -0.183     1.182    
    SLICE_X11Y229        FDCE (Hold_fdce_C_D)         0.060     1.242    controller_inst/ro_user_tx_data_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_user_clk
Waveform(ns):       { 0.000 52080.000 }
Period(ns):         104160.000
Sources:            { uart_drive_inst/w_user_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)   Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         104159.997  104158.586  BUFGCTRL_X0Y1  w_user_clk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         104159.997  104159.248  SLICE_X8Y231   controller_inst/r_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         104159.997  104159.248  SLICE_X9Y230   controller_inst/r_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         104159.997  104159.248  SLICE_X8Y231   controller_inst/r_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         104159.997  104159.248  SLICE_X13Y231  controller_inst/r_instr_end_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         104159.997  104159.248  SLICE_X5Y243   uart_drive_inst/rst_gen_module_inst/r_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         104159.997  104159.248  SLICE_X4Y243   uart_drive_inst/rst_gen_module_inst/r_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.750         104159.997  104159.248  SLICE_X10Y237  uart_drive_inst/uart_tx_inst/r_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.750         104159.997  104159.248  SLICE_X8Y237   uart_drive_inst/uart_tx_inst/r_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.750         104159.997  104159.248  SLICE_X8Y237   uart_drive_inst/uart_tx_inst/r_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         52079.999   52079.598   SLICE_X8Y231   controller_inst/r_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         52079.999   52079.598   SLICE_X8Y231   controller_inst/r_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         52079.999   52079.598   SLICE_X9Y230   controller_inst/r_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         52079.999   52079.598   SLICE_X8Y231   controller_inst/r_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         52079.999   52079.598   SLICE_X8Y231   controller_inst/r_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         52079.999   52079.598   SLICE_X13Y231  controller_inst/r_instr_end_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         52079.999   52079.598   SLICE_X5Y243   uart_drive_inst/rst_gen_module_inst/r_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         52079.999   52079.598   SLICE_X4Y243   uart_drive_inst/rst_gen_module_inst/r_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         52079.999   52079.598   SLICE_X10Y237  uart_drive_inst/uart_tx_inst/r_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         52079.999   52079.598   SLICE_X8Y237   uart_drive_inst/uart_tx_inst/r_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         52079.995   52079.646   SLICE_X8Y231   controller_inst/r_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         52079.995   52079.646   SLICE_X8Y231   controller_inst/r_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         52079.995   52079.646   SLICE_X9Y230   controller_inst/r_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         52079.995   52079.646   SLICE_X8Y231   controller_inst/r_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         52079.995   52079.646   SLICE_X9Y230   controller_inst/r_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         52079.995   52079.646   SLICE_X8Y231   controller_inst/r_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         52079.995   52079.646   SLICE_X8Y230   controller_inst/r_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         52079.995   52079.646   SLICE_X8Y230   controller_inst/r_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         52079.995   52079.646   SLICE_X13Y231  controller_inst/r_instr_end_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         52079.995   52079.646   SLICE_X8Y232   controller_inst/r_user_tx_valid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y2   PLL_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  PLL_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  PLL_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLL_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  PLL_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  w_user_clk
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack       11.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.687ns  (required time - arrival time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[33]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.266ns (5.673%)  route 4.423ns (94.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 17.771 - 20.000 ) 
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.281     0.811    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.223     1.034 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          4.114     5.147    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X11Y231        LUT6 (Prop_lut6_I1_O)        0.043     5.190 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[33]_C_i_1/O
                         net (fo=2, routed)           0.309     5.499    controller_inst/ro_virtual_sw_reg[33]_C_0
    SLICE_X11Y231        FDCE                                         r  controller_inst/ro_virtual_sw_reg[33]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.142    17.771    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X11Y231        FDCE                                         r  controller_inst/ro_virtual_sw_reg[33]_C/C
                         clock pessimism             -0.463    17.309    
                         clock uncertainty           -0.112    17.196    
    SLICE_X11Y231        FDCE (Setup_fdce_C_D)       -0.010    17.186    controller_inst/ro_virtual_sw_reg[33]_C
  -------------------------------------------------------------------
                         required time                         17.186    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                 11.687    

Slack (MET) :             11.729ns  (required time - arrival time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[33]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.266ns (5.699%)  route 4.401ns (94.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 17.771 - 20.000 ) 
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.281     0.811    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.223     1.034 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          4.114     5.147    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X11Y231        LUT6 (Prop_lut6_I1_O)        0.043     5.190 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[33]_C_i_1/O
                         net (fo=2, routed)           0.288     5.478    controller_inst/ro_virtual_sw_reg[33]_C_0
    SLICE_X12Y231        FDPE                                         r  controller_inst/ro_virtual_sw_reg[33]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.142    17.771    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X12Y231        FDPE                                         r  controller_inst/ro_virtual_sw_reg[33]_P/C
                         clock pessimism             -0.463    17.309    
                         clock uncertainty           -0.112    17.196    
    SLICE_X12Y231        FDPE (Setup_fdpe_C_D)        0.011    17.207    controller_inst/ro_virtual_sw_reg[33]_P
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                 11.729    

Slack (MET) :             11.861ns  (required time - arrival time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.266ns (5.890%)  route 4.250ns (94.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.225ns = ( 17.775 - 20.000 ) 
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.281     0.811    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.223     1.034 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          3.894     4.927    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X9Y234         LUT6 (Prop_lut6_I1_O)        0.043     4.970 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[4]_C_i_1/O
                         net (fo=2, routed)           0.356     5.326    controller_inst/ro_virtual_sw_reg[4]_C_0
    SLICE_X9Y235         FDCE                                         r  controller_inst/ro_virtual_sw_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.146    17.775    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X9Y235         FDCE                                         r  controller_inst/ro_virtual_sw_reg[4]_C/C
                         clock pessimism             -0.463    17.313    
                         clock uncertainty           -0.112    17.200    
    SLICE_X9Y235         FDCE (Setup_fdce_C_D)       -0.013    17.187    controller_inst/ro_virtual_sw_reg[4]_C
  -------------------------------------------------------------------
                         required time                         17.187    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                 11.861    

Slack (MET) :             11.879ns  (required time - arrival time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[18]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.266ns (5.840%)  route 4.289ns (94.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( 17.829 - 20.000 ) 
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.281     0.811    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.223     1.034 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          4.000     5.033    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X5Y234         LUT6 (Prop_lut6_I1_O)        0.043     5.076 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[18]_C_i_1/O
                         net (fo=2, routed)           0.289     5.365    controller_inst/ro_virtual_sw_reg[18]_C_0
    SLICE_X5Y235         FDPE                                         r  controller_inst/ro_virtual_sw_reg[18]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.200    17.829    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X5Y235         FDPE                                         r  controller_inst/ro_virtual_sw_reg[18]_P/C
                         clock pessimism             -0.463    17.367    
                         clock uncertainty           -0.112    17.254    
    SLICE_X5Y235         FDPE (Setup_fdpe_C_D)       -0.010    17.244    controller_inst/ro_virtual_sw_reg[18]_P
  -------------------------------------------------------------------
                         required time                         17.244    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                 11.879    

Slack (MET) :             11.891ns  (required time - arrival time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[34]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.266ns (5.931%)  route 4.219ns (94.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 17.771 - 20.000 ) 
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.281     0.811    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.223     1.034 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          3.911     4.945    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X11Y230        LUT6 (Prop_lut6_I1_O)        0.043     4.988 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[34]_C_i_1/O
                         net (fo=2, routed)           0.307     5.295    controller_inst/ro_virtual_sw_reg[34]_C_0
    SLICE_X11Y230        FDCE                                         r  controller_inst/ro_virtual_sw_reg[34]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.142    17.771    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X11Y230        FDCE                                         r  controller_inst/ro_virtual_sw_reg[34]_C/C
                         clock pessimism             -0.463    17.309    
                         clock uncertainty           -0.112    17.196    
    SLICE_X11Y230        FDCE (Setup_fdce_C_D)       -0.010    17.186    controller_inst/ro_virtual_sw_reg[34]_C
  -------------------------------------------------------------------
                         required time                         17.186    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 11.891    

Slack (MET) :             11.933ns  (required time - arrival time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.266ns (5.972%)  route 4.188ns (94.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.281     0.811    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.223     1.034 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          3.894     4.927    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X9Y234         LUT6 (Prop_lut6_I1_O)        0.043     4.970 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[4]_C_i_1/O
                         net (fo=2, routed)           0.294     5.264    controller_inst/ro_virtual_sw_reg[4]_C_0
    SLICE_X10Y234        FDPE                                         r  controller_inst/ro_virtual_sw_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.145    17.774    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X10Y234        FDPE                                         r  controller_inst/ro_virtual_sw_reg[4]_P/C
                         clock pessimism             -0.463    17.312    
                         clock uncertainty           -0.112    17.199    
    SLICE_X10Y234        FDPE (Setup_fdpe_C_D)       -0.002    17.197    controller_inst/ro_virtual_sw_reg[4]_P
  -------------------------------------------------------------------
                         required time                         17.197    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                 11.933    

Slack (MET) :             11.944ns  (required time - arrival time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[20]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.266ns (5.925%)  route 4.223ns (94.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 17.828 - 20.000 ) 
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.281     0.811    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.223     1.034 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          3.936     4.969    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X2Y233         LUT6 (Prop_lut6_I1_O)        0.043     5.012 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[20]_C_i_1/O
                         net (fo=2, routed)           0.287     5.300    controller_inst/ro_virtual_sw_reg[20]_C_0
    SLICE_X0Y233         FDCE                                         r  controller_inst/ro_virtual_sw_reg[20]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.199    17.828    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X0Y233         FDCE                                         r  controller_inst/ro_virtual_sw_reg[20]_C/C
                         clock pessimism             -0.463    17.366    
                         clock uncertainty           -0.112    17.253    
    SLICE_X0Y233         FDCE (Setup_fdce_C_D)       -0.010    17.243    controller_inst/ro_virtual_sw_reg[20]_C
  -------------------------------------------------------------------
                         required time                         17.243    
                         arrival time                          -5.300    
  -------------------------------------------------------------------
                         slack                                 11.944    

Slack (MET) :             11.971ns  (required time - arrival time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[18]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.266ns (5.962%)  route 4.195ns (94.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 17.828 - 20.000 ) 
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.281     0.811    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.223     1.034 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          4.000     5.033    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X5Y234         LUT6 (Prop_lut6_I1_O)        0.043     5.076 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[18]_C_i_1/O
                         net (fo=2, routed)           0.196     5.272    controller_inst/ro_virtual_sw_reg[18]_C_0
    SLICE_X4Y234         FDCE                                         r  controller_inst/ro_virtual_sw_reg[18]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.199    17.828    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y234         FDCE                                         r  controller_inst/ro_virtual_sw_reg[18]_C/C
                         clock pessimism             -0.463    17.366    
                         clock uncertainty           -0.112    17.253    
    SLICE_X4Y234         FDCE (Setup_fdce_C_D)       -0.010    17.243    controller_inst/ro_virtual_sw_reg[18]_C
  -------------------------------------------------------------------
                         required time                         17.243    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                 11.971    

Slack (MET) :             11.981ns  (required time - arrival time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[34]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.266ns (6.041%)  route 4.137ns (93.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.229ns = ( 17.771 - 20.000 ) 
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.281     0.811    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.223     1.034 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          3.911     4.945    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X11Y230        LUT6 (Prop_lut6_I1_O)        0.043     4.988 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[34]_C_i_1/O
                         net (fo=2, routed)           0.226     5.214    controller_inst/ro_virtual_sw_reg[34]_C_0
    SLICE_X10Y231        FDPE                                         r  controller_inst/ro_virtual_sw_reg[34]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.142    17.771    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X10Y231        FDPE                                         r  controller_inst/ro_virtual_sw_reg[34]_P/C
                         clock pessimism             -0.463    17.309    
                         clock uncertainty           -0.112    17.196    
    SLICE_X10Y231        FDPE (Setup_fdpe_C_D)       -0.002    17.194    controller_inst/ro_virtual_sw_reg[34]_P
  -------------------------------------------------------------------
                         required time                         17.194    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                 11.981    

Slack (MET) :             11.983ns  (required time - arrival time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[17]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 0.266ns (5.975%)  route 4.186ns (94.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( 17.830 - 20.000 ) 
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.281     0.811    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.223     1.034 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          3.982     5.016    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X2Y234         LUT6 (Prop_lut6_I1_O)        0.043     5.059 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[17]_C_i_1/O
                         net (fo=2, routed)           0.204     5.262    controller_inst/ro_virtual_sw_reg[17]_C_0
    SLICE_X1Y235         FDPE                                         r  controller_inst/ro_virtual_sw_reg[17]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.201    17.830    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y235         FDPE                                         r  controller_inst/ro_virtual_sw_reg[17]_P/C
                         clock pessimism             -0.463    17.368    
                         clock uncertainty           -0.112    17.255    
    SLICE_X1Y235         FDPE (Setup_fdpe_C_D)       -0.010    17.245    controller_inst/ro_virtual_sw_reg[17]_P
  -------------------------------------------------------------------
                         required time                         17.245    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                 11.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/r_instr_active_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.156ns (48.640%)  route 0.165ns (51.360%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.570     1.183    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X13Y231        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y231        FDCE (Prop_fdce_C_Q)         0.100     1.283 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[4]/Q
                         net (fo=13, routed)          0.108     1.391    uart_drive_inst/uart_rx_inst/w_user_rx_data[4]
    SLICE_X13Y230        LUT6 (Prop_lut6_I4_O)        0.028     1.419 f  uart_drive_inst/uart_rx_inst/r_instr_active[1]_i_3/O
                         net (fo=2, routed)           0.057     1.476    uart_drive_inst/uart_rx_inst/r_instr_active[1]_i_3_n_0
    SLICE_X13Y230        LUT6 (Prop_lut6_I1_O)        0.028     1.504 r  uart_drive_inst/uart_rx_inst/r_instr_active[1]_i_1/O
                         net (fo=1, routed)           0.000     1.504    controller_inst/D[0]
    SLICE_X13Y230        FDCE                                         r  controller_inst/r_instr_active_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.773    -0.670    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X13Y230        FDCE                                         r  controller_inst/r_instr_active_reg[1]/C
                         clock pessimism              0.411    -0.260    
    SLICE_X13Y230        FDCE (Hold_fdce_C_D)         0.060    -0.200    controller_inst/r_instr_active_reg[1]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.752ns  (arrival time - required time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[26]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.985%)  route 0.228ns (64.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.571     1.184    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.100     1.284 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          0.133     1.418    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X19Y232        LUT6 (Prop_lut6_I1_O)        0.028     1.446 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[26]_C_i_1/O
                         net (fo=2, routed)           0.095     1.540    controller_inst/ro_virtual_sw_reg[26]_C_0
    SLICE_X19Y232        FDPE                                         r  controller_inst/ro_virtual_sw_reg[26]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.774    -0.669    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X19Y232        FDPE                                         r  controller_inst/ro_virtual_sw_reg[26]_P/C
                         clock pessimism              0.411    -0.259    
    SLICE_X19Y232        FDPE (Hold_fdpe_C_D)         0.047    -0.212    controller_inst/ro_virtual_sw_reg[26]_P
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.754ns  (arrival time - required time)
  Source:                 controller_inst/r_instr_end_reg/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/read_check_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.157ns (39.455%)  route 0.241ns (60.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.570     1.183    controller_inst/CLK
    SLICE_X13Y231        FDCE                                         r  controller_inst/r_instr_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y231        FDCE (Prop_fdce_C_Q)         0.091     1.274 r  controller_inst/r_instr_end_reg/Q
                         net (fo=2, routed)           0.241     1.515    controller_inst/r_instr_end_reg_n_0
    SLICE_X12Y230        LUT5 (Prop_lut5_I3_O)        0.066     1.581 r  controller_inst/read_check_i_1/O
                         net (fo=1, routed)           0.000     1.581    controller_inst/read_check_i_1_n_0
    SLICE_X12Y230        FDRE                                         r  controller_inst/read_check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.773    -0.670    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X12Y230        FDRE                                         r  controller_inst/read_check_reg/C
                         clock pessimism              0.411    -0.260    
    SLICE_X12Y230        FDRE (Hold_fdre_C_D)         0.087    -0.173    controller_inst/read_check_reg
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.768ns  (arrival time - required time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.737%)  route 0.230ns (64.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.571     1.184    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.100     1.284 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          0.169     1.453    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X13Y232        LUT6 (Prop_lut6_I1_O)        0.028     1.481 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[1]_C_i_1/O
                         net (fo=2, routed)           0.061     1.542    controller_inst/ro_virtual_sw_reg[1]_C_0
    SLICE_X12Y232        FDPE                                         r  controller_inst/ro_virtual_sw_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.775    -0.668    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X12Y232        FDPE                                         r  controller_inst/ro_virtual_sw_reg[1]_P/C
                         clock pessimism              0.411    -0.258    
    SLICE_X12Y232        FDPE (Hold_fdpe_C_D)         0.032    -0.226    controller_inst/ro_virtual_sw_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 controller_inst/r_instr_end_reg/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/r_instr_active_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.156ns (36.366%)  route 0.273ns (63.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.570     1.183    controller_inst/CLK
    SLICE_X13Y231        FDCE                                         r  controller_inst/r_instr_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y231        FDCE (Prop_fdce_C_Q)         0.091     1.274 f  controller_inst/r_instr_end_reg/Q
                         net (fo=2, routed)           0.273     1.547    controller_inst/r_instr_end_reg_n_0
    SLICE_X14Y230        LUT4 (Prop_lut4_I0_O)        0.065     1.612 r  controller_inst/r_instr_active[0]_i_1/O
                         net (fo=1, routed)           0.000     1.612    controller_inst/p_0_in[0]
    SLICE_X14Y230        FDCE                                         r  controller_inst/r_instr_active_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.773    -0.670    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X14Y230        FDCE                                         r  controller_inst/r_instr_active_reg[0]/C
                         clock pessimism              0.411    -0.260    
    SLICE_X14Y230        FDCE (Hold_fdce_C_D)         0.093    -0.167    controller_inst/r_instr_active_reg[0]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.791ns  (arrival time - required time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[36]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.795%)  route 0.262ns (67.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.571     1.184    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.100     1.284 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          0.162     1.447    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X15Y231        LUT6 (Prop_lut6_I1_O)        0.028     1.475 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[36]_C_i_1/O
                         net (fo=2, routed)           0.100     1.575    controller_inst/ro_virtual_sw_reg[36]_C_0
    SLICE_X14Y231        FDCE                                         r  controller_inst/ro_virtual_sw_reg[36]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.774    -0.669    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X14Y231        FDCE                                         r  controller_inst/ro_virtual_sw_reg[36]_C/C
                         clock pessimism              0.411    -0.259    
    SLICE_X14Y231        FDCE (Hold_fdce_C_D)         0.042    -0.217    controller_inst/ro_virtual_sw_reg[36]_C
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.805ns  (arrival time - required time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.179%)  route 0.283ns (68.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.571     1.184    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.100     1.284 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          0.169     1.453    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X13Y232        LUT6 (Prop_lut6_I1_O)        0.028     1.481 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[1]_C_i_1/O
                         net (fo=2, routed)           0.114     1.595    controller_inst/ro_virtual_sw_reg[1]_C_0
    SLICE_X13Y232        FDCE                                         r  controller_inst/ro_virtual_sw_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.775    -0.668    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X13Y232        FDCE                                         r  controller_inst/ro_virtual_sw_reg[1]_C/C
                         clock pessimism              0.411    -0.258    
    SLICE_X13Y232        FDCE (Hold_fdce_C_D)         0.047    -0.211    controller_inst/ro_virtual_sw_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[26]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.388%)  route 0.293ns (69.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.571     1.184    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.100     1.284 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          0.133     1.418    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X19Y232        LUT6 (Prop_lut6_I1_O)        0.028     1.446 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[26]_C_i_1/O
                         net (fo=2, routed)           0.160     1.606    controller_inst/ro_virtual_sw_reg[26]_C_0
    SLICE_X20Y232        FDCE                                         r  controller_inst/ro_virtual_sw_reg[26]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.773    -0.670    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X20Y232        FDCE                                         r  controller_inst/ro_virtual_sw_reg[26]_C/C
                         clock pessimism              0.411    -0.260    
    SLICE_X20Y232        FDCE (Hold_fdce_C_D)         0.037    -0.223    controller_inst/ro_virtual_sw_reg[26]_C
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[36]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.916%)  route 0.315ns (71.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.571     1.184    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.100     1.284 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          0.162     1.447    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X15Y231        LUT6 (Prop_lut6_I1_O)        0.028     1.475 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[36]_C_i_1/O
                         net (fo=2, routed)           0.152     1.627    controller_inst/ro_virtual_sw_reg[36]_C_0
    SLICE_X15Y231        FDPE                                         r  controller_inst/ro_virtual_sw_reg[36]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.774    -0.669    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X15Y231        FDPE                                         r  controller_inst/ro_virtual_sw_reg[36]_P/C
                         clock pessimism              0.411    -0.259    
    SLICE_X15Y231        FDPE (Hold_fdpe_C_D)         0.047    -0.212    controller_inst/ro_virtual_sw_reg[36]_P
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.855ns  (arrival time - required time)
  Source:                 uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[58]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.736%)  route 0.369ns (74.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.571     1.184    uart_drive_inst/uart_rx_inst/CLK
    SLICE_X17Y232        FDCE                                         r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y232        FDCE (Prop_fdce_C_Q)         0.100     1.284 r  uart_drive_inst/uart_rx_inst/ro_user_rx_data_reg[7]/Q
                         net (fo=75, routed)          0.369     1.654    uart_drive_inst/uart_rx_inst/w_user_rx_data[7]
    SLICE_X20Y231        LUT6 (Prop_lut6_I1_O)        0.028     1.682 r  uart_drive_inst/uart_rx_inst/ro_virtual_sw[58]_C_i_1/O
                         net (fo=2, routed)           0.000     1.682    controller_inst/ro_virtual_sw_reg[58]_C_0
    SLICE_X20Y231        FDPE                                         r  controller_inst/ro_virtual_sw_reg[58]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.772    -0.671    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X20Y231        FDPE                                         r  controller_inst/ro_virtual_sw_reg[58]_P/C
                         clock pessimism              0.411    -0.261    
    SLICE_X20Y231        FDPE (Hold_fdpe_C_D)         0.087    -0.174    controller_inst/ro_virtual_sw_reg[58]_P
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  1.855    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL
  To Clock:  w_user_clk

Setup :            0  Failing Endpoints,  Worst Slack    84171.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84171.672ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        11.128ns  (logic 0.625ns (5.617%)  route 10.503ns (94.383%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 104160.750 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.562ns = ( 19977.438 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.271 19977.439    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X23Y223        FDCE                                         r  controller_inst/r_every_component_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y223        FDCE (Prop_fdce_C_Q)         0.223 19977.662 r  controller_inst/r_every_component_reg[8]_C/Q
                         net (fo=2, routed)           2.758 19980.420    controller_inst/r_every_component_reg[8]_C_n_0
    SLICE_X23Y223        LUT3 (Prop_lut3_I2_O)        0.051 19980.471 r  controller_inst/ro_user_tx_data[6]_P_i_17/O
                         net (fo=4, routed)           1.354 19981.824    controller_inst/ro_user_tx_data[6]_P_i_17_n_0
    SLICE_X20Y229        LUT5 (Prop_lut5_I0_O)        0.136 19981.961 r  controller_inst/ro_user_tx_data[0]_P_i_26/O
                         net (fo=1, routed)           0.617 19982.578    controller_inst/ro_user_tx_data[0]_P_i_26_n_0
    SLICE_X20Y229        LUT6 (Prop_lut6_I0_O)        0.043 19982.621 f  controller_inst/ro_user_tx_data[0]_P_i_17/O
                         net (fo=1, routed)           0.917 19983.539    controller_inst/ro_user_tx_data[0]_P_i_17_n_0
    SLICE_X16Y229        LUT6 (Prop_lut6_I0_O)        0.043 19983.582 f  controller_inst/ro_user_tx_data[0]_P_i_9/O
                         net (fo=1, routed)           1.250 19984.832    controller_inst/ro_user_tx_data[0]_P_i_9_n_0
    SLICE_X6Y229         LUT6 (Prop_lut6_I2_O)        0.043 19984.875 f  controller_inst/ro_user_tx_data[0]_P_i_4/O
                         net (fo=1, routed)           1.403 19986.277    controller_inst/ro_user_tx_data[0]_P_i_4_n_0
    SLICE_X6Y233         LUT5 (Prop_lut5_I3_O)        0.043 19986.320 r  controller_inst/ro_user_tx_data[0]_P_i_1/O
                         net (fo=2, routed)           2.203 19988.523    controller_inst/ro_user_tx_data[0]
    SLICE_X6Y241         LUT3 (Prop_lut3_I0_O)        0.043 19988.566 r  controller_inst/ro_user_tx_data[0]_C_i_1/O
                         net (fo=1, routed)           0.000 19988.566    controller_inst/ro_user_tx_data[0]_C_i_1_n_0
    SLICE_X6Y241         FDCE                                         r  controller_inst/ro_user_tx_data_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.203 104160.750    controller_inst/CLK
    SLICE_X6Y241         FDCE                                         r  controller_inst/ro_user_tx_data_reg[0]_C/C
                         clock pessimism             -0.463 104160.289    
                         clock uncertainty           -0.112 104160.180    
    SLICE_X6Y241         FDCE (Setup_fdce_C_D)        0.064 104160.242    controller_inst/ro_user_tx_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                      104160.234    
                         arrival time                       -19988.564    
  -------------------------------------------------------------------
                         slack                              84171.672    

Slack (MET) :             84171.789ns  (required time - arrival time)
  Source:                 controller_inst/r_instr_active_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        10.907ns  (logic 0.497ns (4.557%)  route 10.410ns (95.443%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 104160.688 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.554ns = ( 19977.445 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.279 19977.447    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X13Y230        FDCE                                         r  controller_inst/r_instr_active_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y230        FDCE (Prop_fdce_C_Q)         0.223 19977.670 f  controller_inst/r_instr_active_reg[1]/Q
                         net (fo=9, routed)           3.426 19981.096    controller_inst/r_instr_active[1]
    SLICE_X9Y232         LUT4 (Prop_lut4_I1_O)        0.052 19981.148 f  controller_inst/ro_user_tx_data[7]_P_i_5/O
                         net (fo=15, routed)          2.352 19983.500    controller_inst/ro_user_tx_data[7]_P_i_5_n_0
    SLICE_X15Y225        LUT6 (Prop_lut6_I1_O)        0.136 19983.637 r  controller_inst/ro_user_tx_data[7]_P_i_3/O
                         net (fo=1, routed)           1.244 19984.881    controller_inst/ro_user_tx_data[7]_P_i_3_n_0
    SLICE_X14Y228        LUT6 (Prop_lut6_I0_O)        0.043 19984.924 r  controller_inst/ro_user_tx_data[7]_P_i_2/O
                         net (fo=2, routed)           3.388 19988.312    controller_inst/ro_user_tx_data[7]
    SLICE_X11Y229        LUT3 (Prop_lut3_I0_O)        0.043 19988.355 r  controller_inst/ro_user_tx_data[7]_C_i_1/O
                         net (fo=1, routed)           0.000 19988.355    controller_inst/ro_user_tx_data[7]_C_i_1_n_0
    SLICE_X11Y229        FDCE                                         r  controller_inst/ro_user_tx_data_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.141 104160.688    controller_inst/CLK
    SLICE_X11Y229        FDCE                                         r  controller_inst/ro_user_tx_data_reg[7]_C/C
                         clock pessimism             -0.463 104160.227    
                         clock uncertainty           -0.112 104160.117    
    SLICE_X11Y229        FDCE (Setup_fdce_C_D)        0.034 104160.148    controller_inst/ro_user_tx_data_reg[7]_C
  -------------------------------------------------------------------
                         required time                      104160.141    
                         arrival time                       -19988.352    
  -------------------------------------------------------------------
                         slack                              84171.789    

Slack (MET) :             84172.047ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        10.666ns  (logic 0.582ns (5.457%)  route 10.084ns (94.543%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 104160.750 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.562ns = ( 19977.438 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.271 19977.439    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X23Y223        FDCE                                         r  controller_inst/r_every_component_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y223        FDCE (Prop_fdce_C_Q)         0.223 19977.662 r  controller_inst/r_every_component_reg[8]_C/Q
                         net (fo=2, routed)           2.758 19980.420    controller_inst/r_every_component_reg[8]_C_n_0
    SLICE_X23Y223        LUT3 (Prop_lut3_I2_O)        0.051 19980.471 r  controller_inst/ro_user_tx_data[6]_P_i_17/O
                         net (fo=4, routed)           1.354 19981.824    controller_inst/ro_user_tx_data[6]_P_i_17_n_0
    SLICE_X20Y229        LUT5 (Prop_lut5_I0_O)        0.136 19981.961 r  controller_inst/ro_user_tx_data[0]_P_i_26/O
                         net (fo=1, routed)           0.617 19982.578    controller_inst/ro_user_tx_data[0]_P_i_26_n_0
    SLICE_X20Y229        LUT6 (Prop_lut6_I0_O)        0.043 19982.621 f  controller_inst/ro_user_tx_data[0]_P_i_17/O
                         net (fo=1, routed)           0.917 19983.539    controller_inst/ro_user_tx_data[0]_P_i_17_n_0
    SLICE_X16Y229        LUT6 (Prop_lut6_I0_O)        0.043 19983.582 f  controller_inst/ro_user_tx_data[0]_P_i_9/O
                         net (fo=1, routed)           1.250 19984.832    controller_inst/ro_user_tx_data[0]_P_i_9_n_0
    SLICE_X6Y229         LUT6 (Prop_lut6_I2_O)        0.043 19984.875 f  controller_inst/ro_user_tx_data[0]_P_i_4/O
                         net (fo=1, routed)           1.403 19986.277    controller_inst/ro_user_tx_data[0]_P_i_4_n_0
    SLICE_X6Y233         LUT5 (Prop_lut5_I3_O)        0.043 19986.320 r  controller_inst/ro_user_tx_data[0]_P_i_1/O
                         net (fo=2, routed)           1.783 19988.104    controller_inst/ro_user_tx_data[0]
    SLICE_X5Y241         FDPE                                         r  controller_inst/ro_user_tx_data_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.203 104160.750    controller_inst/CLK
    SLICE_X5Y241         FDPE                                         r  controller_inst/ro_user_tx_data_reg[0]_P/C
                         clock pessimism             -0.463 104160.289    
                         clock uncertainty           -0.112 104160.180    
    SLICE_X5Y241         FDPE (Setup_fdpe_C_D)       -0.022 104160.156    controller_inst/ro_user_tx_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                      104160.148    
                         arrival time                       -19988.104    
  -------------------------------------------------------------------
                         slack                              84172.047    

Slack (MET) :             84172.062ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        10.627ns  (logic 0.662ns (6.229%)  route 9.965ns (93.771%))
  Logic Levels:           7  (LUT3=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.488ns = ( 19977.512 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.345 19977.514    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y239         FDPE                                         r  controller_inst/r_every_component_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDPE (Prop_fdpe_C_Q)         0.223 19977.736 r  controller_inst/r_every_component_reg[3]_P/Q
                         net (fo=4, routed)           2.526 19980.264    controller_inst/r_every_component_reg[3]_P_n_0
    SLICE_X6Y237         LUT3 (Prop_lut3_I0_O)        0.043 19980.307 r  controller_inst/ro_user_tx_data[3]_P_i_23/O
                         net (fo=1, routed)           0.723 19981.029    controller_inst/ro_user_tx_data[3]_P_i_23_n_0
    SLICE_X2Y235         LUT6 (Prop_lut6_I0_O)        0.043 19981.072 f  controller_inst/ro_user_tx_data[3]_P_i_16/O
                         net (fo=1, routed)           1.198 19982.270    controller_inst/ro_user_tx_data[3]_P_i_16_n_0
    SLICE_X2Y233         LUT6 (Prop_lut6_I0_O)        0.043 19982.312 f  controller_inst/ro_user_tx_data[3]_P_i_8/O
                         net (fo=1, routed)           0.000 19982.312    controller_inst/ro_user_tx_data[3]_P_i_8_n_0
    SLICE_X2Y233         MUXF7 (Prop_muxf7_I0_O)      0.101 19982.414 f  controller_inst/ro_user_tx_data_reg[3]_P_i_4/O
                         net (fo=1, routed)           1.250 19983.664    controller_inst/ro_user_tx_data_reg[3]_P_i_4_n_0
    SLICE_X6Y233         LUT6 (Prop_lut6_I0_O)        0.123 19983.787 r  controller_inst/ro_user_tx_data[3]_P_i_2/O
                         net (fo=1, routed)           1.347 19985.135    controller_inst/ro_user_tx_data[3]_P_i_2_n_0
    SLICE_X6Y237         LUT6 (Prop_lut6_I0_O)        0.043 19985.178 r  controller_inst/ro_user_tx_data[3]_P_i_1/O
                         net (fo=2, routed)           2.921 19988.100    controller_inst/ro_user_tx_data[3]
    SLICE_X7Y238         LUT3 (Prop_lut3_I0_O)        0.043 19988.143 r  controller_inst/ro_user_tx_data[3]_C_i_1/O
                         net (fo=1, routed)           0.000 19988.143    controller_inst/ro_user_tx_data[3]_C_i_1_n_0
    SLICE_X7Y238         FDCE                                         r  controller_inst/ro_user_tx_data_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.201 104160.750    controller_inst/CLK
    SLICE_X7Y238         FDCE                                         r  controller_inst/ro_user_tx_data_reg[3]_C/C
                         clock pessimism             -0.463 104160.289    
                         clock uncertainty           -0.112 104160.180    
    SLICE_X7Y238         FDCE (Setup_fdce_C_D)        0.034 104160.211    controller_inst/ro_user_tx_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                      104160.203    
                         arrival time                       -19988.139    
  -------------------------------------------------------------------
                         slack                              84172.062    

Slack (MET) :             84172.203ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[9]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        10.597ns  (logic 0.767ns (7.238%)  route 9.830ns (92.762%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.562ns = ( 19977.438 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.271 19977.439    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X23Y223        FDPE                                         r  controller_inst/r_every_component_reg[9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y223        FDPE (Prop_fdpe_C_Q)         0.223 19977.662 r  controller_inst/r_every_component_reg[9]_P/Q
                         net (fo=2, routed)           2.873 19980.535    controller_inst/r_every_component_reg[9]_P_n_0
    SLICE_X23Y223        LUT3 (Prop_lut3_I0_O)        0.054 19980.590 r  controller_inst/ro_user_tx_data[7]_P_i_21/O
                         net (fo=4, routed)           1.271 19981.861    controller_inst/ro_user_tx_data[7]_P_i_21_n_0
    SLICE_X19Y232        LUT5 (Prop_lut5_I0_O)        0.137 19981.998 r  controller_inst/ro_user_tx_data[1]_P_i_22/O
                         net (fo=1, routed)           0.765 19982.762    controller_inst/ro_user_tx_data[1]_P_i_22_n_0
    SLICE_X18Y232        LUT6 (Prop_lut6_I0_O)        0.043 19982.805 f  controller_inst/ro_user_tx_data[1]_P_i_14/O
                         net (fo=1, routed)           0.000 19982.805    controller_inst/ro_user_tx_data[1]_P_i_14_n_0
    SLICE_X18Y232        MUXF7 (Prop_muxf7_I0_O)      0.101 19982.906 f  controller_inst/ro_user_tx_data_reg[1]_P_i_7/O
                         net (fo=1, routed)           1.624 19984.531    controller_inst/ro_user_tx_data_reg[1]_P_i_7_n_0
    SLICE_X7Y230         LUT5 (Prop_lut5_I4_O)        0.123 19984.654 f  controller_inst/ro_user_tx_data[1]_P_i_3/O
                         net (fo=1, routed)           1.130 19985.785    controller_inst/ro_user_tx_data[1]_P_i_3_n_0
    SLICE_X6Y236         LUT6 (Prop_lut6_I5_O)        0.043 19985.828 r  controller_inst/ro_user_tx_data[1]_P_i_1/O
                         net (fo=2, routed)           2.167 19987.994    controller_inst/ro_user_tx_data[1]
    SLICE_X6Y237         LUT3 (Prop_lut3_I0_O)        0.043 19988.037 r  controller_inst/ro_user_tx_data[1]_C_i_1/O
                         net (fo=1, routed)           0.000 19988.037    controller_inst/ro_user_tx_data[1]_C_i_1_n_0
    SLICE_X6Y237         FDCE                                         r  controller_inst/ro_user_tx_data_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.201 104160.750    controller_inst/CLK
    SLICE_X6Y237         FDCE                                         r  controller_inst/ro_user_tx_data_reg[1]_C/C
                         clock pessimism             -0.463 104160.289    
                         clock uncertainty           -0.112 104160.180    
    SLICE_X6Y237         FDCE (Setup_fdce_C_D)        0.064 104160.242    controller_inst/ro_user_tx_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                      104160.227    
                         arrival time                       -19988.035    
  -------------------------------------------------------------------
                         slack                              84172.203    

Slack (MET) :             84172.250ns  (required time - arrival time)
  Source:                 controller_inst/r_instr_active_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        10.391ns  (logic 0.454ns (4.369%)  route 9.937ns (95.631%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 104160.680 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.554ns = ( 19977.445 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.279 19977.447    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X13Y230        FDCE                                         r  controller_inst/r_instr_active_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y230        FDCE (Prop_fdce_C_Q)         0.223 19977.670 f  controller_inst/r_instr_active_reg[1]/Q
                         net (fo=9, routed)           3.426 19981.096    controller_inst/r_instr_active[1]
    SLICE_X9Y232         LUT4 (Prop_lut4_I1_O)        0.052 19981.148 f  controller_inst/ro_user_tx_data[7]_P_i_5/O
                         net (fo=15, routed)          2.352 19983.500    controller_inst/ro_user_tx_data[7]_P_i_5_n_0
    SLICE_X15Y225        LUT6 (Prop_lut6_I1_O)        0.136 19983.637 r  controller_inst/ro_user_tx_data[7]_P_i_3/O
                         net (fo=1, routed)           1.244 19984.881    controller_inst/ro_user_tx_data[7]_P_i_3_n_0
    SLICE_X14Y228        LUT6 (Prop_lut6_I0_O)        0.043 19984.924 r  controller_inst/ro_user_tx_data[7]_P_i_2/O
                         net (fo=2, routed)           2.916 19987.840    controller_inst/ro_user_tx_data[7]
    SLICE_X11Y228        FDPE                                         r  controller_inst/ro_user_tx_data_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.139 104160.688    controller_inst/CLK
    SLICE_X11Y228        FDPE                                         r  controller_inst/ro_user_tx_data_reg[7]_P/C
                         clock pessimism             -0.463 104160.227    
                         clock uncertainty           -0.112 104160.117    
    SLICE_X11Y228        FDPE (Setup_fdpe_C_D)       -0.022 104160.094    controller_inst/ro_user_tx_data_reg[7]_P
  -------------------------------------------------------------------
                         required time                      104160.086    
                         arrival time                       -19987.836    
  -------------------------------------------------------------------
                         slack                              84172.250    

Slack (MET) :             84172.289ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        10.321ns  (logic 0.619ns (5.998%)  route 9.702ns (94.002%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.690ns = ( 104160.688 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.488ns = ( 19977.512 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.345 19977.514    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y239         FDPE                                         r  controller_inst/r_every_component_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDPE (Prop_fdpe_C_Q)         0.223 19977.736 r  controller_inst/r_every_component_reg[3]_P/Q
                         net (fo=4, routed)           2.526 19980.264    controller_inst/r_every_component_reg[3]_P_n_0
    SLICE_X6Y237         LUT3 (Prop_lut3_I0_O)        0.043 19980.307 r  controller_inst/ro_user_tx_data[3]_P_i_23/O
                         net (fo=1, routed)           0.723 19981.029    controller_inst/ro_user_tx_data[3]_P_i_23_n_0
    SLICE_X2Y235         LUT6 (Prop_lut6_I0_O)        0.043 19981.072 f  controller_inst/ro_user_tx_data[3]_P_i_16/O
                         net (fo=1, routed)           1.198 19982.270    controller_inst/ro_user_tx_data[3]_P_i_16_n_0
    SLICE_X2Y233         LUT6 (Prop_lut6_I0_O)        0.043 19982.312 f  controller_inst/ro_user_tx_data[3]_P_i_8/O
                         net (fo=1, routed)           0.000 19982.312    controller_inst/ro_user_tx_data[3]_P_i_8_n_0
    SLICE_X2Y233         MUXF7 (Prop_muxf7_I0_O)      0.101 19982.414 f  controller_inst/ro_user_tx_data_reg[3]_P_i_4/O
                         net (fo=1, routed)           1.250 19983.664    controller_inst/ro_user_tx_data_reg[3]_P_i_4_n_0
    SLICE_X6Y233         LUT6 (Prop_lut6_I0_O)        0.123 19983.787 r  controller_inst/ro_user_tx_data[3]_P_i_2/O
                         net (fo=1, routed)           1.347 19985.135    controller_inst/ro_user_tx_data[3]_P_i_2_n_0
    SLICE_X6Y237         LUT6 (Prop_lut6_I0_O)        0.043 19985.178 r  controller_inst/ro_user_tx_data[3]_P_i_1/O
                         net (fo=2, routed)           2.658 19987.836    controller_inst/ro_user_tx_data[3]
    SLICE_X8Y238         FDPE                                         r  controller_inst/ro_user_tx_data_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.147 104160.695    controller_inst/CLK
    SLICE_X8Y238         FDPE                                         r  controller_inst/ro_user_tx_data_reg[3]_P/C
                         clock pessimism             -0.463 104160.234    
                         clock uncertainty           -0.112 104160.125    
    SLICE_X8Y238         FDPE (Setup_fdpe_C_D)       -0.002 104160.125    controller_inst/ro_user_tx_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                      104160.117    
                         arrival time                       -19987.832    
  -------------------------------------------------------------------
                         slack                              84172.289    

Slack (MET) :             84172.305ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        10.417ns  (logic 0.698ns (6.700%)  route 9.719ns (93.300%))
  Logic Levels:           7  (LUT3=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.688ns = ( 104160.688 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.545ns = ( 19977.455 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.288 19977.455    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X8Y239         FDCE                                         r  controller_inst/r_every_component_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y239         FDCE (Prop_fdce_C_Q)         0.259 19977.715 r  controller_inst/r_every_component_reg[6]_C/Q
                         net (fo=5, routed)           2.942 19980.656    controller_inst/r_every_component_reg[6]_C_n_0
    SLICE_X8Y233         LUT3 (Prop_lut3_I2_O)        0.043 19980.699 r  controller_inst/ro_user_tx_data[6]_P_i_24/O
                         net (fo=1, routed)           1.318 19982.018    controller_inst/ro_user_tx_data[6]_P_i_24_n_0
    SLICE_X16Y223        LUT6 (Prop_lut6_I0_O)        0.043 19982.061 f  controller_inst/ro_user_tx_data[6]_P_i_16/O
                         net (fo=1, routed)           0.903 19982.963    controller_inst/ro_user_tx_data[6]_P_i_16_n_0
    SLICE_X16Y224        LUT6 (Prop_lut6_I0_O)        0.043 19983.006 f  controller_inst/ro_user_tx_data[6]_P_i_8/O
                         net (fo=1, routed)           0.000 19983.006    controller_inst/ro_user_tx_data[6]_P_i_8_n_0
    SLICE_X16Y224        MUXF7 (Prop_muxf7_I0_O)      0.101 19983.107 f  controller_inst/ro_user_tx_data_reg[6]_P_i_4/O
                         net (fo=1, routed)           1.151 19984.258    controller_inst/ro_user_tx_data_reg[6]_P_i_4_n_0
    SLICE_X15Y225        LUT6 (Prop_lut6_I0_O)        0.123 19984.381 r  controller_inst/ro_user_tx_data[6]_P_i_2/O
                         net (fo=1, routed)           1.722 19986.104    controller_inst/ro_user_tx_data[6]_P_i_2_n_0
    SLICE_X8Y233         LUT6 (Prop_lut6_I0_O)        0.043 19986.146 r  controller_inst/ro_user_tx_data[6]_P_i_1/O
                         net (fo=2, routed)           1.684 19987.830    controller_inst/ro_user_tx_data[6]
    SLICE_X8Y234         LUT3 (Prop_lut3_I0_O)        0.043 19987.873 r  controller_inst/ro_user_tx_data[6]_C_i_1/O
                         net (fo=1, routed)           0.000 19987.873    controller_inst/ro_user_tx_data[6]_C_i_1_n_0
    SLICE_X8Y234         FDCE                                         r  controller_inst/ro_user_tx_data_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.145 104160.695    controller_inst/CLK
    SLICE_X8Y234         FDCE                                         r  controller_inst/ro_user_tx_data_reg[6]_C/C
                         clock pessimism             -0.463 104160.234    
                         clock uncertainty           -0.112 104160.125    
    SLICE_X8Y234         FDCE (Setup_fdce_C_D)        0.064 104160.188    controller_inst/ro_user_tx_data_reg[6]_C
  -------------------------------------------------------------------
                         required time                      104160.180    
                         arrival time                       -19987.873    
  -------------------------------------------------------------------
                         slack                              84172.305    

Slack (MET) :             84172.359ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[9]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        10.346ns  (logic 0.724ns (6.998%)  route 9.622ns (93.002%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.562ns = ( 19977.438 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.271 19977.439    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X23Y223        FDPE                                         r  controller_inst/r_every_component_reg[9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y223        FDPE (Prop_fdpe_C_Q)         0.223 19977.662 r  controller_inst/r_every_component_reg[9]_P/Q
                         net (fo=2, routed)           2.873 19980.535    controller_inst/r_every_component_reg[9]_P_n_0
    SLICE_X23Y223        LUT3 (Prop_lut3_I0_O)        0.054 19980.590 r  controller_inst/ro_user_tx_data[7]_P_i_21/O
                         net (fo=4, routed)           1.271 19981.861    controller_inst/ro_user_tx_data[7]_P_i_21_n_0
    SLICE_X19Y232        LUT5 (Prop_lut5_I0_O)        0.137 19981.998 r  controller_inst/ro_user_tx_data[1]_P_i_22/O
                         net (fo=1, routed)           0.765 19982.762    controller_inst/ro_user_tx_data[1]_P_i_22_n_0
    SLICE_X18Y232        LUT6 (Prop_lut6_I0_O)        0.043 19982.805 f  controller_inst/ro_user_tx_data[1]_P_i_14/O
                         net (fo=1, routed)           0.000 19982.805    controller_inst/ro_user_tx_data[1]_P_i_14_n_0
    SLICE_X18Y232        MUXF7 (Prop_muxf7_I0_O)      0.101 19982.906 f  controller_inst/ro_user_tx_data_reg[1]_P_i_7/O
                         net (fo=1, routed)           1.624 19984.531    controller_inst/ro_user_tx_data_reg[1]_P_i_7_n_0
    SLICE_X7Y230         LUT5 (Prop_lut5_I4_O)        0.123 19984.654 f  controller_inst/ro_user_tx_data[1]_P_i_3/O
                         net (fo=1, routed)           1.130 19985.785    controller_inst/ro_user_tx_data[1]_P_i_3_n_0
    SLICE_X6Y236         LUT6 (Prop_lut6_I5_O)        0.043 19985.828 r  controller_inst/ro_user_tx_data[1]_P_i_1/O
                         net (fo=2, routed)           1.958 19987.787    controller_inst/ro_user_tx_data[1]
    SLICE_X5Y237         FDPE                                         r  controller_inst/ro_user_tx_data_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.201 104160.750    controller_inst/CLK
    SLICE_X5Y237         FDPE                                         r  controller_inst/ro_user_tx_data_reg[1]_P/C
                         clock pessimism             -0.463 104160.289    
                         clock uncertainty           -0.112 104160.180    
    SLICE_X5Y237         FDPE (Setup_fdpe_C_D)       -0.022 104160.156    controller_inst/ro_user_tx_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                      104160.141    
                         arrival time                       -19987.783    
  -------------------------------------------------------------------
                         slack                              84172.359    

Slack (MET) :             84172.602ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        10.038ns  (logic 0.655ns (6.525%)  route 9.383ns (93.475%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.688ns = ( 104160.688 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.545ns = ( 19977.455 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.288 19977.455    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X8Y239         FDCE                                         r  controller_inst/r_every_component_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y239         FDCE (Prop_fdce_C_Q)         0.259 19977.715 r  controller_inst/r_every_component_reg[6]_C/Q
                         net (fo=5, routed)           2.942 19980.656    controller_inst/r_every_component_reg[6]_C_n_0
    SLICE_X8Y233         LUT3 (Prop_lut3_I2_O)        0.043 19980.699 r  controller_inst/ro_user_tx_data[6]_P_i_24/O
                         net (fo=1, routed)           1.318 19982.018    controller_inst/ro_user_tx_data[6]_P_i_24_n_0
    SLICE_X16Y223        LUT6 (Prop_lut6_I0_O)        0.043 19982.061 f  controller_inst/ro_user_tx_data[6]_P_i_16/O
                         net (fo=1, routed)           0.903 19982.963    controller_inst/ro_user_tx_data[6]_P_i_16_n_0
    SLICE_X16Y224        LUT6 (Prop_lut6_I0_O)        0.043 19983.006 f  controller_inst/ro_user_tx_data[6]_P_i_8/O
                         net (fo=1, routed)           0.000 19983.006    controller_inst/ro_user_tx_data[6]_P_i_8_n_0
    SLICE_X16Y224        MUXF7 (Prop_muxf7_I0_O)      0.101 19983.107 f  controller_inst/ro_user_tx_data_reg[6]_P_i_4/O
                         net (fo=1, routed)           1.151 19984.258    controller_inst/ro_user_tx_data_reg[6]_P_i_4_n_0
    SLICE_X15Y225        LUT6 (Prop_lut6_I0_O)        0.123 19984.381 r  controller_inst/ro_user_tx_data[6]_P_i_2/O
                         net (fo=1, routed)           1.722 19986.104    controller_inst/ro_user_tx_data[6]_P_i_2_n_0
    SLICE_X8Y233         LUT6 (Prop_lut6_I0_O)        0.043 19986.146 r  controller_inst/ro_user_tx_data[6]_P_i_1/O
                         net (fo=2, routed)           1.348 19987.494    controller_inst/ro_user_tx_data[6]
    SLICE_X9Y234         FDPE                                         r  controller_inst/ro_user_tx_data_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.145 104160.695    controller_inst/CLK
    SLICE_X9Y234         FDPE                                         r  controller_inst/ro_user_tx_data_reg[6]_P/C
                         clock pessimism             -0.463 104160.234    
                         clock uncertainty           -0.112 104160.125    
    SLICE_X9Y234         FDPE (Setup_fdpe_C_D)       -0.022 104160.102    controller_inst/ro_user_tx_data_reg[6]_P
  -------------------------------------------------------------------
                         required time                      104160.094    
                         arrival time                       -19987.492    
  -------------------------------------------------------------------
                         slack                              84172.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.242ns (6.602%)  route 3.424ns (93.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.202    -2.169    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X6Y239         FDPE                                         r  controller_inst/r_every_component_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y239         FDPE (Prop_fdpe_C_Q)         0.206    -1.963 r  controller_inst/r_every_component_reg[6]_P/Q
                         net (fo=4, routed)           2.285     0.322    controller_inst/r_every_component_reg[6]_P_n_0
    SLICE_X8Y233         LUT6 (Prop_lut6_I3_O)        0.036     0.358 r  controller_inst/ro_user_tx_data[6]_P_i_1/O
                         net (fo=2, routed)           1.139     1.497    controller_inst/ro_user_tx_data[6]
    SLICE_X9Y234         FDPE                                         r  controller_inst/ro_user_tx_data_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.283     0.813    controller_inst/CLK
    SLICE_X9Y234         FDPE                                         r  controller_inst/ro_user_tx_data_reg[6]_P/C
                         clock pessimism              0.463     1.275    
    SLICE_X9Y234         FDPE (Hold_fdpe_C_D)         0.108     1.383    controller_inst/ro_user_tx_data_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.214ns (5.639%)  route 3.581ns (94.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.202    -2.169    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y238         FDPE                                         r  controller_inst/r_every_component_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y238         FDPE (Prop_fdpe_C_Q)         0.178    -1.991 r  controller_inst/r_every_component_reg[5]_P/Q
                         net (fo=4, routed)           2.164     0.173    controller_inst/r_every_component_reg[5]_P_n_0
    SLICE_X6Y232         LUT6 (Prop_lut6_I3_O)        0.036     0.209 r  controller_inst/ro_user_tx_data[5]_P_i_1/O
                         net (fo=2, routed)           1.417     1.626    controller_inst/ro_user_tx_data[5]
    SLICE_X6Y233         FDPE                                         r  controller_inst/ro_user_tx_data_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.337     0.867    controller_inst/CLK
    SLICE_X6Y233         FDPE                                         r  controller_inst/ro_user_tx_data_reg[5]_P/C
                         clock pessimism              0.463     1.329    
    SLICE_X6Y233         FDPE (Hold_fdpe_C_D)         0.135     1.464    controller_inst/ro_user_tx_data_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 controller_inst/r_instr_active_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_user_tx_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.146ns (5.908%)  route 2.325ns (94.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.569    -0.464    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X14Y230        FDCE                                         r  controller_inst/r_instr_active_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y230        FDCE (Prop_fdce_C_Q)         0.118    -0.346 r  controller_inst/r_instr_active_reg[0]/Q
                         net (fo=11, routed)          1.714     1.369    controller_inst/Q[0]
    SLICE_X9Y232         LUT4 (Prop_lut4_I1_O)        0.028     1.397 r  controller_inst/r_user_tx_valid_i_1/O
                         net (fo=1, routed)           0.611     2.008    controller_inst/r_user_tx_valid_i_1_n_0
    SLICE_X8Y232         FDCE                                         r  controller_inst/r_user_tx_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.775     1.369    controller_inst/CLK
    SLICE_X8Y232         FDCE                                         r  controller_inst/r_user_tx_valid_reg/C
                         clock pessimism              0.411     1.779    
    SLICE_X8Y232         FDCE (Hold_fdce_C_D)         0.037     1.816    controller_inst/r_user_tx_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.214ns (5.623%)  route 3.592ns (94.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.202    -2.169    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X5Y239         FDCE                                         r  controller_inst/r_every_component_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y239         FDCE (Prop_fdce_C_Q)         0.178    -1.991 r  controller_inst/r_every_component_reg[2]_C/Q
                         net (fo=5, routed)           2.299     0.309    controller_inst/r_every_component_reg[2]_C_n_0
    SLICE_X5Y232         LUT6 (Prop_lut6_I5_O)        0.036     0.345 r  controller_inst/ro_user_tx_data[2]_P_i_1/O
                         net (fo=2, routed)           1.292     1.637    controller_inst/ro_user_tx_data[2]
    SLICE_X4Y232         FDPE                                         r  controller_inst/ro_user_tx_data_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.336     0.866    controller_inst/CLK
    SLICE_X4Y232         FDPE                                         r  controller_inst/ro_user_tx_data_reg[2]_P/C
                         clock pessimism              0.463     1.328    
    SLICE_X4Y232         FDPE (Hold_fdpe_C_D)         0.108     1.436    controller_inst/ro_user_tx_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.214ns (5.585%)  route 3.618ns (94.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.202    -2.169    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X3Y238         FDCE                                         r  controller_inst/r_every_component_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y238         FDCE (Prop_fdce_C_Q)         0.178    -1.991 r  controller_inst/r_every_component_reg[4]_C/Q
                         net (fo=5, routed)           1.962    -0.029    controller_inst/r_every_component_reg[4]_C_n_0
    SLICE_X5Y231         LUT6 (Prop_lut6_I5_O)        0.036     0.007 r  controller_inst/ro_user_tx_data[4]_P_i_1/O
                         net (fo=2, routed)           1.656     1.663    controller_inst/ro_user_tx_data[4]
    SLICE_X6Y231         FDPE                                         r  controller_inst/ro_user_tx_data_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.335     0.865    controller_inst/CLK
    SLICE_X6Y231         FDPE                                         r  controller_inst/ro_user_tx_data_reg[4]_P/C
                         clock pessimism              0.463     1.327    
    SLICE_X6Y231         FDPE (Hold_fdpe_C_D)         0.135     1.462    controller_inst/ro_user_tx_data_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.250ns (6.332%)  route 3.698ns (93.668%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.202    -2.169    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y238         FDPE                                         r  controller_inst/r_every_component_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y238         FDPE (Prop_fdpe_C_Q)         0.178    -1.991 r  controller_inst/r_every_component_reg[5]_P/Q
                         net (fo=4, routed)           2.164     0.173    controller_inst/r_every_component_reg[5]_P_n_0
    SLICE_X6Y232         LUT6 (Prop_lut6_I3_O)        0.036     0.209 r  controller_inst/ro_user_tx_data[5]_P_i_1/O
                         net (fo=2, routed)           1.534     1.744    controller_inst/ro_user_tx_data[5]
    SLICE_X6Y232         LUT3 (Prop_lut3_I0_O)        0.036     1.780 r  controller_inst/ro_user_tx_data[5]_C_i_1/O
                         net (fo=1, routed)           0.000     1.780    controller_inst/ro_user_tx_data[5]_C_i_1_n_0
    SLICE_X6Y232         FDCE                                         r  controller_inst/ro_user_tx_data_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.336     0.866    controller_inst/CLK
    SLICE_X6Y232         FDCE                                         r  controller_inst/ro_user_tx_data_reg[5]_C/C
                         clock pessimism              0.463     1.328    
    SLICE_X6Y232         FDCE (Hold_fdce_C_D)         0.188     1.516    controller_inst/ro_user_tx_data_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.174ns (6.699%)  route 2.423ns (93.301%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.576    -0.457    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X8Y239         FDCE                                         r  controller_inst/r_every_component_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y239         FDCE (Prop_fdce_C_Q)         0.118    -0.339 r  controller_inst/r_every_component_reg[6]_C/Q
                         net (fo=5, routed)           1.509     1.171    controller_inst/r_every_component_reg[6]_C_n_0
    SLICE_X8Y233         LUT6 (Prop_lut6_I5_O)        0.028     1.199 r  controller_inst/ro_user_tx_data[6]_P_i_1/O
                         net (fo=2, routed)           0.914     2.113    controller_inst/ro_user_tx_data[6]
    SLICE_X8Y234         LUT3 (Prop_lut3_I0_O)        0.028     2.141 r  controller_inst/ro_user_tx_data[6]_C_i_1/O
                         net (fo=1, routed)           0.000     2.141    controller_inst/ro_user_tx_data[6]_C_i_1_n_0
    SLICE_X8Y234         FDCE                                         r  controller_inst/ro_user_tx_data_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.777     1.371    controller_inst/CLK
    SLICE_X8Y234         FDCE                                         r  controller_inst/ro_user_tx_data_reg[6]_C/C
                         clock pessimism              0.411     1.781    
    SLICE_X8Y234         FDCE (Hold_fdce_C_D)         0.087     1.868    controller_inst/ro_user_tx_data_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.250ns (6.328%)  route 3.700ns (93.672%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.202    -2.169    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X5Y239         FDCE                                         r  controller_inst/r_every_component_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y239         FDCE (Prop_fdce_C_Q)         0.178    -1.991 r  controller_inst/r_every_component_reg[2]_C/Q
                         net (fo=5, routed)           2.299     0.309    controller_inst/r_every_component_reg[2]_C_n_0
    SLICE_X5Y232         LUT6 (Prop_lut6_I5_O)        0.036     0.345 r  controller_inst/ro_user_tx_data[2]_P_i_1/O
                         net (fo=2, routed)           1.401     1.746    controller_inst/ro_user_tx_data[2]
    SLICE_X5Y232         LUT3 (Prop_lut3_I0_O)        0.036     1.782 r  controller_inst/ro_user_tx_data[2]_C_i_1/O
                         net (fo=1, routed)           0.000     1.782    controller_inst/ro_user_tx_data[2]_C_i_1_n_0
    SLICE_X5Y232         FDCE                                         r  controller_inst/ro_user_tx_data_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.336     0.866    controller_inst/CLK
    SLICE_X5Y232         FDCE                                         r  controller_inst/ro_user_tx_data_reg[2]_C/C
                         clock pessimism              0.463     1.328    
    SLICE_X5Y232         FDCE (Hold_fdce_C_D)         0.154     1.482    controller_inst/ro_user_tx_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.250ns (6.300%)  route 3.718ns (93.700%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.202    -2.169    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X3Y238         FDCE                                         r  controller_inst/r_every_component_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y238         FDCE (Prop_fdce_C_Q)         0.178    -1.991 r  controller_inst/r_every_component_reg[4]_C/Q
                         net (fo=5, routed)           1.962    -0.029    controller_inst/r_every_component_reg[4]_C_n_0
    SLICE_X5Y231         LUT6 (Prop_lut6_I5_O)        0.036     0.007 r  controller_inst/ro_user_tx_data[4]_P_i_1/O
                         net (fo=2, routed)           1.757     1.764    controller_inst/ro_user_tx_data[4]
    SLICE_X7Y231         LUT3 (Prop_lut3_I0_O)        0.036     1.800 r  controller_inst/ro_user_tx_data[4]_C_i_1/O
                         net (fo=1, routed)           0.000     1.800    controller_inst/ro_user_tx_data[4]_C_i_1_n_0
    SLICE_X7Y231         FDCE                                         r  controller_inst/ro_user_tx_data_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.335     0.865    controller_inst/CLK
    SLICE_X7Y231         FDCE                                         r  controller_inst/ro_user_tx_data_reg[4]_C/C
                         clock pessimism              0.463     1.327    
    SLICE_X7Y231         FDCE (Hold_fdce_C_D)         0.154     1.481    controller_inst/ro_user_tx_data_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             w_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.128ns (4.931%)  route 2.468ns (95.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.375ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.606    -0.427    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y237         FDCE                                         r  controller_inst/r_every_component_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y237         FDCE (Prop_fdce_C_Q)         0.100    -0.327 r  controller_inst/r_every_component_reg[3]_C/Q
                         net (fo=5, routed)           1.047     0.720    controller_inst/r_every_component_reg[3]_C_n_0
    SLICE_X6Y237         LUT6 (Prop_lut6_I5_O)        0.028     0.748 r  controller_inst/ro_user_tx_data[3]_P_i_1/O
                         net (fo=2, routed)           1.421     2.169    controller_inst/ro_user_tx_data[3]
    SLICE_X8Y238         FDPE                                         r  controller_inst/ro_user_tx_data_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.781     1.375    controller_inst/CLK
    SLICE_X8Y238         FDPE                                         r  controller_inst/ro_user_tx_data_reg[3]_P/C
                         clock pessimism              0.411     1.785    
    SLICE_X8Y238         FDPE (Hold_fdpe_C_D)         0.037     1.822    controller_inst/ro_user_tx_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_PLL
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack       15.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.546ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[31]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.481ns (11.907%)  route 3.559ns (88.093%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 17.826 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 r  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.741     0.923    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X4Y219         LUT5 (Prop_lut5_I1_O)        0.148     1.071 f  controller_inst/r_every_component_reg[31]_LDC_i_1/O
                         net (fo=2, routed)           0.480     1.550    controller_inst/r_every_component_reg[31]_LDC_i_1_n_0
    SLICE_X3Y218         FDPE                                         f  controller_inst/r_every_component_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.197    17.826    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X3Y218         FDPE                                         r  controller_inst/r_every_component_reg[31]_P/C
                         clock pessimism             -0.346    17.481    
                         clock uncertainty           -0.112    17.368    
    SLICE_X3Y218         FDPE (Recov_fdpe_C_PRE)     -0.272    17.096    controller_inst/r_every_component_reg[31]_P
  -------------------------------------------------------------------
                         required time                         17.096    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                 15.546    

Slack (MET) :             15.685ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[30]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.469ns (11.916%)  route 3.467ns (88.084%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.175ns = ( 17.825 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 r  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.741     0.923    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X4Y219         LUT5 (Prop_lut5_I2_O)        0.136     1.059 f  controller_inst/r_every_component_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.388     1.446    controller_inst/r_every_component_reg[30]_LDC_i_2_n_0
    SLICE_X4Y219         FDCE                                         f  controller_inst/r_every_component_reg[30]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.196    17.825    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y219         FDCE                                         r  controller_inst/r_every_component_reg[30]_C/C
                         clock pessimism             -0.370    17.456    
                         clock uncertainty           -0.112    17.343    
    SLICE_X4Y219         FDCE (Recov_fdce_C_CLR)     -0.212    17.131    controller_inst/r_every_component_reg[30]_C
  -------------------------------------------------------------------
                         required time                         17.131    
                         arrival time                          -1.446    
  -------------------------------------------------------------------
                         slack                                 15.685    

Slack (MET) :             15.690ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[35]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.465ns (11.813%)  route 3.471ns (88.187%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 17.831 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.169    -1.116    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X20Y228        LUT5 (Prop_lut5_I3_O)        0.127    -0.989 f  controller_inst/virtual_seg_OBUF[37]_inst_i_3/O
                         net (fo=28, routed)          1.837     0.847    controller_inst/student_top_inst/seg_driver/digit4__3[0]
    SLICE_X2Y236         LUT5 (Prop_lut5_I2_O)        0.134     0.981 f  controller_inst/r_every_component_reg[35]_LDC_i_2/O
                         net (fo=2, routed)           0.465     1.447    controller_inst/r_every_component_reg[35]_LDC_i_2_n_0
    SLICE_X3Y236         FDCE                                         f  controller_inst/r_every_component_reg[35]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.202    17.831    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X3Y236         FDCE                                         r  controller_inst/r_every_component_reg[35]_C/C
                         clock pessimism             -0.370    17.462    
                         clock uncertainty           -0.112    17.349    
    SLICE_X3Y236         FDCE (Recov_fdce_C_CLR)     -0.212    17.137    controller_inst/r_every_component_reg[35]_C
  -------------------------------------------------------------------
                         required time                         17.137    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                 15.690    

Slack (MET) :             15.778ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[35]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.469ns (12.371%)  route 3.322ns (87.629%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 17.831 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.169    -1.116    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X20Y228        LUT5 (Prop_lut5_I3_O)        0.127    -0.989 r  controller_inst/virtual_seg_OBUF[37]_inst_i_3/O
                         net (fo=28, routed)          1.837     0.847    controller_inst/student_top_inst/seg_driver/digit4__3[0]
    SLICE_X2Y236         LUT5 (Prop_lut5_I2_O)        0.138     0.985 f  controller_inst/r_every_component_reg[35]_LDC_i_1/O
                         net (fo=2, routed)           0.316     1.302    controller_inst/r_every_component_reg[35]_LDC_i_1_n_0
    SLICE_X1Y236         FDPE                                         f  controller_inst/r_every_component_reg[35]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.202    17.831    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y236         FDPE                                         r  controller_inst/r_every_component_reg[35]_P/C
                         clock pessimism             -0.370    17.462    
                         clock uncertainty           -0.112    17.349    
    SLICE_X1Y236         FDPE (Recov_fdpe_C_PRE)     -0.269    17.080    controller_inst/r_every_component_reg[35]_P
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 15.778    

Slack (MET) :             15.814ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[32]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.477ns (12.738%)  route 3.268ns (87.262%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.178ns = ( 17.822 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 r  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.575     0.756    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X4Y221         LUT5 (Prop_lut5_I2_O)        0.144     0.900 f  controller_inst/r_every_component_reg[32]_LDC_i_1/O
                         net (fo=2, routed)           0.355     1.255    controller_inst/r_every_component_reg[32]_LDC_i_1_n_0
    SLICE_X4Y221         FDPE                                         f  controller_inst/r_every_component_reg[32]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.193    17.822    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y221         FDPE                                         r  controller_inst/r_every_component_reg[32]_P/C
                         clock pessimism             -0.370    17.453    
                         clock uncertainty           -0.112    17.340    
    SLICE_X4Y221         FDPE (Recov_fdpe_C_PRE)     -0.271    17.069    controller_inst/r_every_component_reg[32]_P
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                 15.814    

Slack (MET) :             15.895ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[30]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.469ns (12.389%)  route 3.317ns (87.611%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 17.827 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 r  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.679     0.861    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X3Y219         LUT5 (Prop_lut5_I2_O)        0.136     0.997 f  controller_inst/r_every_component_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           0.299     1.296    controller_inst/r_every_component_reg[30]_LDC_i_1_n_0
    SLICE_X3Y217         FDPE                                         f  controller_inst/r_every_component_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.198    17.827    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X3Y217         FDPE                                         r  controller_inst/r_every_component_reg[30]_P/C
                         clock pessimism             -0.346    17.482    
                         clock uncertainty           -0.112    17.369    
    SLICE_X3Y217         FDPE (Recov_fdpe_C_PRE)     -0.178    17.191    controller_inst/r_every_component_reg[30]_P
  -------------------------------------------------------------------
                         required time                         17.191    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                 15.895    

Slack (MET) :             15.972ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[32]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.477ns (13.418%)  route 3.078ns (86.582%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.178ns = ( 17.822 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 f  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.388     0.569    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X6Y221         LUT5 (Prop_lut5_I2_O)        0.144     0.713 f  controller_inst/r_every_component_reg[32]_LDC_i_2/O
                         net (fo=2, routed)           0.352     1.066    controller_inst/r_every_component_reg[32]_LDC_i_2_n_0
    SLICE_X7Y221         FDCE                                         f  controller_inst/r_every_component_reg[32]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.193    17.822    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X7Y221         FDCE                                         r  controller_inst/r_every_component_reg[32]_C/C
                         clock pessimism             -0.370    17.453    
                         clock uncertainty           -0.112    17.340    
    SLICE_X7Y221         FDCE (Recov_fdce_C_CLR)     -0.303    17.037    controller_inst/r_every_component_reg[32]_C
  -------------------------------------------------------------------
                         required time                         17.037    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 15.972    

Slack (MET) :             16.013ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[36]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.469ns (13.019%)  route 3.134ns (86.981%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 17.820 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 r  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.308     0.490    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X4Y225         LUT5 (Prop_lut5_I3_O)        0.136     0.626 f  controller_inst/r_every_component_reg[36]_LDC_i_2/O
                         net (fo=2, routed)           0.487     1.113    controller_inst/r_every_component_reg[36]_LDC_i_2_n_0
    SLICE_X4Y226         FDCE                                         f  controller_inst/r_every_component_reg[36]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.191    17.820    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y226         FDCE                                         r  controller_inst/r_every_component_reg[36]_C/C
                         clock pessimism             -0.370    17.451    
                         clock uncertainty           -0.112    17.338    
    SLICE_X4Y226         FDCE (Recov_fdce_C_CLR)     -0.212    17.126    controller_inst/r_every_component_reg[36]_C
  -------------------------------------------------------------------
                         required time                         17.126    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 16.013    

Slack (MET) :             16.015ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[34]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.472ns (13.206%)  route 3.102ns (86.794%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.175ns = ( 17.825 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.169    -1.116    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X20Y228        LUT5 (Prop_lut5_I3_O)        0.127    -0.989 r  controller_inst/virtual_seg_OBUF[37]_inst_i_3/O
                         net (fo=28, routed)          1.480     0.491    controller_inst/student_top_inst/seg_driver/digit4__3[0]
    SLICE_X1Y228         LUT5 (Prop_lut5_I3_O)        0.141     0.632 f  controller_inst/r_every_component_reg[34]_LDC_i_1/O
                         net (fo=2, routed)           0.453     1.085    controller_inst/r_every_component_reg[34]_LDC_i_1_n_0
    SLICE_X1Y220         FDPE                                         f  controller_inst/r_every_component_reg[34]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.196    17.825    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y220         FDPE                                         r  controller_inst/r_every_component_reg[34]_P/C
                         clock pessimism             -0.346    17.480    
                         clock uncertainty           -0.112    17.367    
    SLICE_X1Y220         FDPE (Recov_fdpe_C_PRE)     -0.267    17.100    controller_inst/r_every_component_reg[34]_P
  -------------------------------------------------------------------
                         required time                         17.100    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                 16.015    

Slack (MET) :             16.026ns  (required time - arrival time)
  Source:                 student_top_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[31]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@20.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.469ns (13.052%)  route 3.124ns (86.948%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.176ns = ( 17.824 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344    -2.489    student_top_inst/seg_driver/CLK
    SLICE_X3Y212         FDCE                                         r  student_top_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y212         FDCE (Prop_fdce_C_Q)         0.204    -2.285 r  student_top_inst/seg_driver/count_reg[4]/Q
                         net (fo=28, routed)          1.338    -0.947    controller_inst/r_every_component_reg[8]_C_1[0]
    SLICE_X21Y231        LUT5 (Prop_lut5_I3_O)        0.129    -0.818 r  controller_inst/virtual_seg_OBUF[37]_inst_i_5/O
                         net (fo=28, routed)          1.388     0.569    controller_inst/student_top_inst/seg_driver/digit4__3[1]
    SLICE_X6Y221         LUT5 (Prop_lut5_I1_O)        0.136     0.705 f  controller_inst/r_every_component_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.399     1.104    controller_inst/r_every_component_reg[31]_LDC_i_2_n_0
    SLICE_X5Y220         FDCE                                         f  controller_inst/r_every_component_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.195    17.824    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X5Y220         FDCE                                         r  controller_inst/r_every_component_reg[31]_C/C
                         clock pessimism             -0.370    17.455    
                         clock uncertainty           -0.112    17.342    
    SLICE_X5Y220         FDCE (Recov_fdce_C_CLR)     -0.212    17.130    controller_inst/r_every_component_reg[31]_C
  -------------------------------------------------------------------
                         required time                         17.130    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 16.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 controller_inst/ro_virtual_sw_reg[13]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[124]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.884%)  route 0.273ns (68.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.565    -0.468    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X21Y222        FDCE                                         r  controller_inst/ro_virtual_sw_reg[13]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y222        FDCE (Prop_fdce_C_Q)         0.100    -0.368 r  controller_inst/ro_virtual_sw_reg[13]_C/Q
                         net (fo=4, routed)           0.127    -0.240    controller_inst/ro_virtual_sw_reg[13]_C_n_0
    SLICE_X21Y222        LUT4 (Prop_lut4_I0_O)        0.028    -0.212 f  controller_inst/r_every_component_reg[124]_LDC_i_2/O
                         net (fo=2, routed)           0.146    -0.066    controller_inst/r_every_component_reg[124]_LDC_i_2_n_0
    SLICE_X23Y222        FDCE                                         f  controller_inst/r_every_component_reg[124]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.767    -0.676    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X23Y222        FDCE                                         r  controller_inst/r_every_component_reg[124]_C/C
                         clock pessimism              0.238    -0.439    
    SLICE_X23Y222        FDCE (Remov_fdce_C_CLR)     -0.069    -0.508    controller_inst/r_every_component_reg[124]_C
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 controller_inst/ro_virtual_sw_reg[21]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[132]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.157ns (40.547%)  route 0.230ns (59.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.599    -0.434    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y228         FDPE                                         r  controller_inst/ro_virtual_sw_reg[21]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y228         FDPE (Prop_fdpe_C_Q)         0.091    -0.343 r  controller_inst/ro_virtual_sw_reg[21]_P/Q
                         net (fo=4, routed)           0.122    -0.220    controller_inst/ro_virtual_sw_reg[21]_P_n_0
    SLICE_X5Y229         LUT4 (Prop_lut4_I2_O)        0.066    -0.154 f  controller_inst/r_every_component_reg[132]_LDC_i_2/O
                         net (fo=2, routed)           0.108    -0.046    controller_inst/r_every_component_reg[132]_LDC_i_2_n_0
    SLICE_X5Y229         FDCE                                         f  controller_inst/r_every_component_reg[132]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.803    -0.640    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X5Y229         FDCE                                         r  controller_inst/r_every_component_reg[132]_C/C
                         clock pessimism              0.220    -0.421    
    SLICE_X5Y229         FDCE (Remov_fdce_C_CLR)     -0.069    -0.490    controller_inst/r_every_component_reg[132]_C
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 r_virtual_sw_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[95]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.146ns (34.651%)  route 0.275ns (65.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.569    -0.464    w_clk_50Mhz
    SLICE_X14Y219        FDCE                                         r  r_virtual_sw_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y219        FDCE (Prop_fdce_C_Q)         0.118    -0.346 r  r_virtual_sw_reg[48]/Q
                         net (fo=5, routed)           0.168    -0.178    controller_inst/r_every_component_reg[111]_P_0[47]
    SLICE_X13Y219        LUT2 (Prop_lut2_I0_O)        0.028    -0.150 f  controller_inst/ro_virtual_sw_reg[48]_LDC_i_2/O
                         net (fo=4, routed)           0.107    -0.042    controller_inst/ro_virtual_sw_reg[48]_LDC_i_2_n_0
    SLICE_X12Y219        FDCE                                         f  controller_inst/r_every_component_reg[95]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.773    -0.670    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X12Y219        FDCE                                         r  controller_inst/r_every_component_reg[95]_C/C
                         clock pessimism              0.219    -0.452    
    SLICE_X12Y219        FDCE (Remov_fdce_C_CLR)     -0.050    -0.502    controller_inst/r_every_component_reg[95]_C
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 r_virtual_sw_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_virtual_sw_reg[48]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.146ns (34.651%)  route 0.275ns (65.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.569    -0.464    w_clk_50Mhz
    SLICE_X14Y219        FDCE                                         r  r_virtual_sw_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y219        FDCE (Prop_fdce_C_Q)         0.118    -0.346 r  r_virtual_sw_reg[48]/Q
                         net (fo=5, routed)           0.168    -0.178    controller_inst/r_every_component_reg[111]_P_0[47]
    SLICE_X13Y219        LUT2 (Prop_lut2_I0_O)        0.028    -0.150 f  controller_inst/ro_virtual_sw_reg[48]_LDC_i_2/O
                         net (fo=4, routed)           0.107    -0.042    controller_inst/ro_virtual_sw_reg[48]_LDC_i_2_n_0
    SLICE_X12Y219        FDCE                                         f  controller_inst/ro_virtual_sw_reg[48]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.773    -0.670    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X12Y219        FDCE                                         r  controller_inst/ro_virtual_sw_reg[48]_C/C
                         clock pessimism              0.219    -0.452    
    SLICE_X12Y219        FDCE (Remov_fdce_C_CLR)     -0.050    -0.502    controller_inst/ro_virtual_sw_reg[48]_C
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 r_virtual_key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[43]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.853%)  route 0.301ns (70.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.638ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.601    -0.432    w_clk_50Mhz
    SLICE_X7Y219         FDCE                                         r  r_virtual_key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y219         FDCE (Prop_fdce_C_Q)         0.100    -0.332 r  r_virtual_key_reg[4]/Q
                         net (fo=5, routed)           0.193    -0.139    controller_inst/r_every_component_reg[47]_P_0[3]
    SLICE_X7Y218         LUT2 (Prop_lut2_I0_O)        0.028    -0.111 f  controller_inst/ro_virtual_key_reg[4]_LDC_i_2/O
                         net (fo=4, routed)           0.108    -0.003    controller_inst/ro_virtual_key_reg[4]_LDC_i_2_n_0
    SLICE_X6Y218         FDCE                                         f  controller_inst/r_every_component_reg[43]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.805    -0.638    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X6Y218         FDCE                                         r  controller_inst/r_every_component_reg[43]_C/C
                         clock pessimism              0.220    -0.419    
    SLICE_X6Y218         FDCE (Remov_fdce_C_CLR)     -0.050    -0.469    controller_inst/r_every_component_reg[43]_C
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 r_virtual_key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_virtual_key_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.853%)  route 0.301ns (70.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.638ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.601    -0.432    w_clk_50Mhz
    SLICE_X7Y219         FDCE                                         r  r_virtual_key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y219         FDCE (Prop_fdce_C_Q)         0.100    -0.332 r  r_virtual_key_reg[4]/Q
                         net (fo=5, routed)           0.193    -0.139    controller_inst/r_every_component_reg[47]_P_0[3]
    SLICE_X7Y218         LUT2 (Prop_lut2_I0_O)        0.028    -0.111 f  controller_inst/ro_virtual_key_reg[4]_LDC_i_2/O
                         net (fo=4, routed)           0.108    -0.003    controller_inst/ro_virtual_key_reg[4]_LDC_i_2_n_0
    SLICE_X6Y218         FDCE                                         f  controller_inst/ro_virtual_key_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.805    -0.638    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X6Y218         FDCE                                         r  controller_inst/ro_virtual_key_reg[4]_C/C
                         clock pessimism              0.220    -0.419    
    SLICE_X6Y218         FDCE (Remov_fdce_C_CLR)     -0.050    -0.469    controller_inst/ro_virtual_key_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 controller_inst/ro_virtual_sw_reg[26]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[137]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.146ns (33.540%)  route 0.289ns (66.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.570    -0.463    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X20Y232        FDCE                                         r  controller_inst/ro_virtual_sw_reg[26]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y232        FDCE (Prop_fdce_C_Q)         0.118    -0.345 r  controller_inst/ro_virtual_sw_reg[26]_C/Q
                         net (fo=4, routed)           0.190    -0.154    controller_inst/ro_virtual_sw_reg[26]_C_n_0
    SLICE_X20Y232        LUT4 (Prop_lut4_I0_O)        0.028    -0.126 f  controller_inst/r_every_component_reg[137]_LDC_i_2/O
                         net (fo=2, routed)           0.099    -0.027    controller_inst/r_every_component_reg[137]_LDC_i_2_n_0
    SLICE_X20Y233        FDCE                                         f  controller_inst/r_every_component_reg[137]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.774    -0.669    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X20Y233        FDCE                                         r  controller_inst/r_every_component_reg[137]_C/C
                         clock pessimism              0.220    -0.450    
    SLICE_X20Y233        FDCE (Remov_fdce_C_CLR)     -0.050    -0.500    controller_inst/r_every_component_reg[137]_C
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 controller_inst/ro_virtual_sw_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[115]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.146ns (34.473%)  route 0.278ns (65.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.574    -0.459    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X10Y234        FDPE                                         r  controller_inst/ro_virtual_sw_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y234        FDPE (Prop_fdpe_C_Q)         0.118    -0.341 r  controller_inst/ro_virtual_sw_reg[4]_P/Q
                         net (fo=4, routed)           0.124    -0.217    controller_inst/ro_virtual_sw_reg[4]_P_n_0
    SLICE_X11Y235        LUT4 (Prop_lut4_I2_O)        0.028    -0.189 f  controller_inst/r_every_component_reg[115]_LDC_i_2/O
                         net (fo=2, routed)           0.154    -0.035    controller_inst/r_every_component_reg[115]_LDC_i_2_n_0
    SLICE_X11Y236        FDCE                                         f  controller_inst/r_every_component_reg[115]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.778    -0.665    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X11Y236        FDCE                                         r  controller_inst/r_every_component_reg[115]_C/C
                         clock pessimism              0.220    -0.446    
    SLICE_X11Y236        FDCE (Remov_fdce_C_CLR)     -0.069    -0.515    controller_inst/r_every_component_reg[115]_C
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 controller_inst/ro_virtual_sw_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[113]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.157ns (37.025%)  route 0.267ns (62.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.605    -0.428    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X7Y236         FDPE                                         r  controller_inst/ro_virtual_sw_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y236         FDPE (Prop_fdpe_C_Q)         0.091    -0.337 r  controller_inst/ro_virtual_sw_reg[2]_P/Q
                         net (fo=4, routed)           0.159    -0.178    controller_inst/ro_virtual_sw_reg[2]_P_n_0
    SLICE_X5Y236         LUT4 (Prop_lut4_I2_O)        0.066    -0.112 f  controller_inst/r_every_component_reg[113]_LDC_i_2/O
                         net (fo=2, routed)           0.108    -0.004    controller_inst/r_every_component_reg[113]_LDC_i_2_n_0
    SLICE_X5Y236         FDCE                                         f  controller_inst/r_every_component_reg[113]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.809    -0.634    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X5Y236         FDCE                                         r  controller_inst/r_every_component_reg[113]_C/C
                         clock pessimism              0.220    -0.415    
    SLICE_X5Y236         FDCE (Remov_fdce_C_CLR)     -0.069    -0.484    controller_inst/r_every_component_reg[113]_C
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 controller_inst/ro_virtual_sw_reg[19]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/r_every_component_reg[130]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.157ns (36.986%)  route 0.267ns (63.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.638ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.601    -0.432    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X0Y229         FDPE                                         r  controller_inst/ro_virtual_sw_reg[19]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y229         FDPE (Prop_fdpe_C_Q)         0.091    -0.341 r  controller_inst/ro_virtual_sw_reg[19]_P/Q
                         net (fo=4, routed)           0.160    -0.180    controller_inst/ro_virtual_sw_reg[19]_P_n_0
    SLICE_X1Y230         LUT4 (Prop_lut4_I2_O)        0.066    -0.114 f  controller_inst/r_every_component_reg[130]_LDC_i_2/O
                         net (fo=2, routed)           0.107    -0.007    controller_inst/r_every_component_reg[130]_LDC_i_2_n_0
    SLICE_X1Y230         FDCE                                         f  controller_inst/r_every_component_reg[130]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.805    -0.638    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y230         FDCE                                         r  controller_inst/r_every_component_reg[130]_C/C
                         clock pessimism              0.220    -0.419    
    SLICE_X1Y230         FDCE (Remov_fdce_C_CLR)     -0.069    -0.488    controller_inst/r_every_component_reg[130]_C
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_PLL
  To Clock:  w_user_clk

Setup :            0  Failing Endpoints,  Worst Slack    84177.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84177.125ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[6]_P/PRE
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        5.265ns  (logic 0.306ns (5.812%)  route 4.959ns (94.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.688ns = ( 104160.688 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.545ns = ( 19977.455 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.288 19977.455    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X8Y239         FDCE                                         r  controller_inst/r_every_component_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y239         FDCE (Prop_fdce_C_Q)         0.259 19977.715 f  controller_inst/r_every_component_reg[6]_C/Q
                         net (fo=5, routed)           2.942 19980.656    controller_inst/r_every_component_reg[6]_C_n_0
    SLICE_X8Y233         LUT4 (Prop_lut4_I0_O)        0.047 19980.703 f  controller_inst/ro_user_tx_data_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           2.018 19982.721    controller_inst/ro_user_tx_data_reg[6]_LDC_i_1_n_0
    SLICE_X9Y234         FDPE                                         f  controller_inst/ro_user_tx_data_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.145 104160.695    controller_inst/CLK
    SLICE_X9Y234         FDPE                                         r  controller_inst/ro_user_tx_data_reg[6]_P/C
                         clock pessimism             -0.463 104160.234    
                         clock uncertainty           -0.112 104160.125    
    SLICE_X9Y234         FDPE (Recov_fdpe_C_PRE)     -0.269 104159.859    controller_inst/ro_user_tx_data_reg[6]_P
  -------------------------------------------------------------------
                         required time                      104159.844    
                         arrival time                       -19982.719    
  -------------------------------------------------------------------
                         slack                              84177.125    

Slack (MET) :             84177.141ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[3]_C/CLR
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        5.306ns  (logic 0.266ns (5.013%)  route 5.040ns (94.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.488ns = ( 19977.512 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.345 19977.514    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y239         FDPE                                         r  controller_inst/r_every_component_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDPE (Prop_fdpe_C_Q)         0.223 19977.736 r  controller_inst/r_every_component_reg[3]_P/Q
                         net (fo=4, routed)           2.458 19980.195    controller_inst/r_every_component_reg[3]_P_n_0
    SLICE_X6Y237         LUT4 (Prop_lut4_I3_O)        0.043 19980.238 f  controller_inst/ro_user_tx_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.581 19982.820    controller_inst/ro_user_tx_data_reg[3]_LDC_i_2_n_0
    SLICE_X7Y238         FDCE                                         f  controller_inst/ro_user_tx_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.201 104160.750    controller_inst/CLK
    SLICE_X7Y238         FDCE                                         r  controller_inst/ro_user_tx_data_reg[3]_C/C
                         clock pessimism             -0.463 104160.289    
                         clock uncertainty           -0.112 104160.180    
    SLICE_X7Y238         FDCE (Recov_fdce_C_CLR)     -0.212 104159.969    controller_inst/ro_user_tx_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                      104159.953    
                         arrival time                       -19982.816    
  -------------------------------------------------------------------
                         slack                              84177.141    

Slack (MET) :             84177.141ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[7]_C/CLR
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        5.223ns  (logic 0.274ns (5.246%)  route 4.949ns (94.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 104160.688 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.557ns = ( 19977.443 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.276 19977.443    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X15Y228        FDPE                                         r  controller_inst/r_every_component_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y228        FDPE (Prop_fdpe_C_Q)         0.223 19977.666 r  controller_inst/r_every_component_reg[7]_P/Q
                         net (fo=4, routed)           2.063 19979.729    controller_inst/r_every_component_reg[7]_P_n_0
    SLICE_X14Y228        LUT4 (Prop_lut4_I3_O)        0.051 19979.779 f  controller_inst/ro_user_tx_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           2.886 19982.666    controller_inst/ro_user_tx_data_reg[7]_LDC_i_2_n_0
    SLICE_X11Y229        FDCE                                         f  controller_inst/ro_user_tx_data_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.141 104160.688    controller_inst/CLK
    SLICE_X11Y229        FDCE                                         r  controller_inst/ro_user_tx_data_reg[7]_C/C
                         clock pessimism             -0.463 104160.227    
                         clock uncertainty           -0.112 104160.117    
    SLICE_X11Y229        FDCE (Recov_fdce_C_CLR)     -0.307 104159.812    controller_inst/ro_user_tx_data_reg[7]_C
  -------------------------------------------------------------------
                         required time                      104159.797    
                         arrival time                       -19982.664    
  -------------------------------------------------------------------
                         slack                              84177.141    

Slack (MET) :             84177.266ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[3]_P/PRE
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        5.054ns  (logic 0.274ns (5.421%)  route 4.780ns (94.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.690ns = ( 104160.688 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.488ns = ( 19977.512 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.345 19977.514    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y239         FDPE                                         r  controller_inst/r_every_component_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDPE (Prop_fdpe_C_Q)         0.223 19977.736 f  controller_inst/r_every_component_reg[3]_P/Q
                         net (fo=4, routed)           2.526 19980.264    controller_inst/r_every_component_reg[3]_P_n_0
    SLICE_X6Y237         LUT4 (Prop_lut4_I2_O)        0.051 19980.314 f  controller_inst/ro_user_tx_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           2.254 19982.568    controller_inst/ro_user_tx_data_reg[3]_LDC_i_1_n_0
    SLICE_X8Y238         FDPE                                         f  controller_inst/ro_user_tx_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.147 104160.695    controller_inst/CLK
    SLICE_X8Y238         FDPE                                         r  controller_inst/ro_user_tx_data_reg[3]_P/C
                         clock pessimism             -0.463 104160.234    
                         clock uncertainty           -0.112 104160.125    
    SLICE_X8Y238         FDPE (Recov_fdpe_C_PRE)     -0.282 104159.844    controller_inst/ro_user_tx_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                      104159.828    
                         arrival time                       -19982.564    
  -------------------------------------------------------------------
                         slack                              84177.266    

Slack (MET) :             84177.305ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[7]_P/PRE
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        5.181ns  (logic 0.266ns (5.134%)  route 4.915ns (94.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 104160.680 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.557ns = ( 19977.443 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.276 19977.443    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X15Y228        FDPE                                         r  controller_inst/r_every_component_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y228        FDPE (Prop_fdpe_C_Q)         0.223 19977.666 f  controller_inst/r_every_component_reg[7]_P/Q
                         net (fo=4, routed)           2.097 19979.764    controller_inst/r_every_component_reg[7]_P_n_0
    SLICE_X14Y228        LUT4 (Prop_lut4_I2_O)        0.043 19979.807 f  controller_inst/ro_user_tx_data_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           2.818 19982.625    controller_inst/ro_user_tx_data_reg[7]_LDC_i_1_n_0
    SLICE_X11Y228        FDPE                                         f  controller_inst/ro_user_tx_data_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.139 104160.688    controller_inst/CLK
    SLICE_X11Y228        FDPE                                         r  controller_inst/ro_user_tx_data_reg[7]_P/C
                         clock pessimism             -0.463 104160.227    
                         clock uncertainty           -0.112 104160.117    
    SLICE_X11Y228        FDPE (Recov_fdpe_C_PRE)     -0.178 104159.938    controller_inst/ro_user_tx_data_reg[7]_P
  -------------------------------------------------------------------
                         required time                      104159.930    
                         arrival time                       -19982.623    
  -------------------------------------------------------------------
                         slack                              84177.305    

Slack (MET) :             84177.461ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[5]_P/PRE
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        5.009ns  (logic 0.302ns (6.030%)  route 4.707ns (93.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.741ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.491ns = ( 19977.508 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.342 19977.510    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X6Y238         FDCE                                         r  controller_inst/r_every_component_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y238         FDCE (Prop_fdce_C_Q)         0.259 19977.770 f  controller_inst/r_every_component_reg[5]_C/Q
                         net (fo=5, routed)           2.875 19980.645    controller_inst/r_every_component_reg[5]_C_n_0
    SLICE_X6Y232         LUT4 (Prop_lut4_I0_O)        0.043 19980.688 f  controller_inst/ro_user_tx_data_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           1.832 19982.520    controller_inst/ro_user_tx_data_reg[5]_LDC_i_1_n_0
    SLICE_X6Y233         FDPE                                         f  controller_inst/ro_user_tx_data_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.198 104160.742    controller_inst/CLK
    SLICE_X6Y233         FDPE                                         r  controller_inst/ro_user_tx_data_reg[5]_P/C
                         clock pessimism             -0.463 104160.281    
                         clock uncertainty           -0.112 104160.172    
    SLICE_X6Y233         FDPE (Recov_fdpe_C_PRE)     -0.187 104159.984    controller_inst/ro_user_tx_data_reg[5]_P
  -------------------------------------------------------------------
                         required time                      104159.977    
                         arrival time                       -19982.518    
  -------------------------------------------------------------------
                         slack                              84177.461    

Slack (MET) :             84177.477ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[1]_P/PRE
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        4.913ns  (logic 0.311ns (6.330%)  route 4.602ns (93.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.489ns = ( 19977.510 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344 19977.512    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X6Y240         FDCE                                         r  controller_inst/r_every_component_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y240         FDCE (Prop_fdce_C_Q)         0.259 19977.771 f  controller_inst/r_every_component_reg[1]_C/Q
                         net (fo=5, routed)           2.742 19980.514    controller_inst/r_every_component_reg[1]_C_n_0
    SLICE_X5Y236         LUT4 (Prop_lut4_I0_O)        0.052 19980.566 f  controller_inst/ro_user_tx_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           1.860 19982.426    controller_inst/ro_user_tx_data_reg[1]_LDC_i_1_n_0
    SLICE_X5Y237         FDPE                                         f  controller_inst/ro_user_tx_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.201 104160.750    controller_inst/CLK
    SLICE_X5Y237         FDPE                                         r  controller_inst/ro_user_tx_data_reg[1]_P/C
                         clock pessimism             -0.463 104160.289    
                         clock uncertainty           -0.112 104160.180    
    SLICE_X5Y237         FDPE (Recov_fdpe_C_PRE)     -0.267 104159.914    controller_inst/ro_user_tx_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                      104159.898    
                         arrival time                       -19982.424    
  -------------------------------------------------------------------
                         slack                              84177.477    

Slack (MET) :             84177.586ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[0]_P/PRE
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        4.813ns  (logic 0.272ns (5.652%)  route 4.541ns (94.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 104160.750 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.489ns = ( 19977.510 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344 19977.512    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X5Y240         FDPE                                         r  controller_inst/r_every_component_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y240         FDPE (Prop_fdpe_C_Q)         0.223 19977.734 f  controller_inst/r_every_component_reg[0]_P/Q
                         net (fo=3, routed)           1.965 19979.699    controller_inst/r_every_component_reg[0]_P_n_0
    SLICE_X5Y238         LUT4 (Prop_lut4_I2_O)        0.049 19979.748 f  controller_inst/ro_user_tx_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           2.576 19982.324    controller_inst/ro_user_tx_data_reg[0]_LDC_i_1_n_0
    SLICE_X5Y241         FDPE                                         f  controller_inst/ro_user_tx_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.203 104160.750    controller_inst/CLK
    SLICE_X5Y241         FDPE                                         r  controller_inst/ro_user_tx_data_reg[0]_P/C
                         clock pessimism             -0.463 104160.289    
                         clock uncertainty           -0.112 104160.180    
    SLICE_X5Y241         FDPE (Recov_fdpe_C_PRE)     -0.271 104159.906    controller_inst/ro_user_tx_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                      104159.906    
                         arrival time                       -19982.322    
  -------------------------------------------------------------------
                         slack                              84177.586    

Slack (MET) :             84177.664ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[0]_C/CLR
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        4.846ns  (logic 0.266ns (5.489%)  route 4.580ns (94.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 104160.750 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.489ns = ( 19977.510 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.344 19977.512    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X5Y240         FDPE                                         r  controller_inst/r_every_component_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y240         FDPE (Prop_fdpe_C_Q)         0.223 19977.734 r  controller_inst/r_every_component_reg[0]_P/Q
                         net (fo=3, routed)           1.517 19979.252    controller_inst/r_every_component_reg[0]_P_n_0
    SLICE_X5Y238         LUT4 (Prop_lut4_I3_O)        0.043 19979.295 f  controller_inst/ro_user_tx_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           3.063 19982.357    controller_inst/ro_user_tx_data_reg[0]_LDC_i_2_n_0
    SLICE_X6Y241         FDCE                                         f  controller_inst/ro_user_tx_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.203 104160.750    controller_inst/CLK
    SLICE_X6Y241         FDCE                                         r  controller_inst/ro_user_tx_data_reg[0]_C/C
                         clock pessimism             -0.463 104160.289    
                         clock uncertainty           -0.112 104160.180    
    SLICE_X6Y241         FDCE (Recov_fdce_C_CLR)     -0.154 104160.023    controller_inst/ro_user_tx_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                      104160.016    
                         arrival time                       -19982.355    
  -------------------------------------------------------------------
                         slack                              84177.664    

Slack (MET) :             84177.758ns  (required time - arrival time)
  Source:                 controller_inst/r_every_component_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[4]_P/PRE
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            84180.000ns  (w_user_clk rise@104160.000ns - clk_out1_PLL rise@19980.000ns)
  Data Path Delay:        4.705ns  (logic 0.266ns (5.654%)  route 4.439ns (94.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    -2.488ns = ( 19977.512 - 19980.000 ) 
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                  19980.000 19980.000 r  
    AD12                                              0.000 19980.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 19980.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906 19980.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098 19982.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058 19973.945 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128 19976.074    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093 19976.168 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.345 19977.514    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X0Y239         FDPE                                         r  controller_inst/r_every_component_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y239         FDPE (Prop_fdpe_C_Q)         0.223 19977.736 f  controller_inst/r_every_component_reg[4]_P/Q
                         net (fo=4, routed)           2.574 19980.311    controller_inst/r_every_component_reg[4]_P_n_0
    SLICE_X5Y231         LUT4 (Prop_lut4_I2_O)        0.043 19980.354 f  controller_inst/ro_user_tx_data_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           1.865 19982.219    controller_inst/ro_user_tx_data_reg[4]_LDC_i_1_n_0
    SLICE_X6Y231         FDPE                                         f  controller_inst/ro_user_tx_data_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.196 104160.742    controller_inst/CLK
    SLICE_X6Y231         FDPE                                         r  controller_inst/ro_user_tx_data_reg[4]_P/C
                         clock pessimism             -0.463 104160.281    
                         clock uncertainty           -0.112 104160.172    
    SLICE_X6Y231         FDPE (Recov_fdpe_C_PRE)     -0.187 104159.984    controller_inst/ro_user_tx_data_reg[4]_P
  -------------------------------------------------------------------
                         required time                      104159.977    
                         arrival time                       -19982.217    
  -------------------------------------------------------------------
                         slack                              84177.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[0]_P/PRE
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.131ns (5.705%)  route 2.165ns (94.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.607    -0.426    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y238         FDCE                                         r  controller_inst/r_every_component_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y238         FDCE (Prop_fdce_C_Q)         0.100    -0.326 f  controller_inst/r_every_component_reg[0]_C/Q
                         net (fo=4, routed)           0.744     0.419    controller_inst/r_every_component_reg[0]_C_n_0
    SLICE_X5Y238         LUT4 (Prop_lut4_I0_O)        0.031     0.450 f  controller_inst/ro_user_tx_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.421     1.871    controller_inst/ro_user_tx_data_reg[0]_LDC_i_1_n_0
    SLICE_X5Y241         FDPE                                         f  controller_inst/ro_user_tx_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.813     1.407    controller_inst/CLK
    SLICE_X5Y241         FDPE                                         r  controller_inst/ro_user_tx_data_reg[0]_P/C
                         clock pessimism              0.411     1.817    
    SLICE_X5Y241         FDPE (Remov_fdpe_C_PRE)     -0.113     1.704    controller_inst/ro_user_tx_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[1]_P/PRE
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.132ns (5.672%)  route 2.195ns (94.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.608    -0.425    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y241         FDPE                                         r  controller_inst/r_every_component_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y241         FDPE (Prop_fdpe_C_Q)         0.100    -0.325 f  controller_inst/r_every_component_reg[1]_P/Q
                         net (fo=4, routed)           1.177     0.853    controller_inst/r_every_component_reg[1]_P_n_0
    SLICE_X5Y236         LUT4 (Prop_lut4_I2_O)        0.032     0.885 f  controller_inst/ro_user_tx_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           1.018     1.903    controller_inst/ro_user_tx_data_reg[1]_LDC_i_1_n_0
    SLICE_X5Y237         FDPE                                         f  controller_inst/ro_user_tx_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.810     1.404    controller_inst/CLK
    SLICE_X5Y237         FDPE                                         r  controller_inst/ro_user_tx_data_reg[1]_P/C
                         clock pessimism              0.411     1.814    
    SLICE_X5Y237         FDPE (Remov_fdpe_C_PRE)     -0.112     1.702    controller_inst/ro_user_tx_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[1]_C/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.128ns (5.340%)  route 2.269ns (94.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.608    -0.425    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y241         FDPE                                         r  controller_inst/r_every_component_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y241         FDPE (Prop_fdpe_C_Q)         0.100    -0.325 r  controller_inst/r_every_component_reg[1]_P/Q
                         net (fo=4, routed)           1.414     1.090    controller_inst/r_every_component_reg[1]_P_n_0
    SLICE_X6Y236         LUT4 (Prop_lut4_I3_O)        0.028     1.118 f  controller_inst/ro_user_tx_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.855     1.972    controller_inst/ro_user_tx_data_reg[1]_LDC_i_2_n_0
    SLICE_X6Y237         FDCE                                         f  controller_inst/ro_user_tx_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.810     1.404    controller_inst/CLK
    SLICE_X6Y237         FDCE                                         r  controller_inst/ro_user_tx_data_reg[1]_C/C
                         clock pessimism              0.411     1.814    
    SLICE_X6Y237         FDCE (Remov_fdce_C_CLR)     -0.050     1.764    controller_inst/ro_user_tx_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[5]_C/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.221ns (6.266%)  route 3.306ns (93.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.202    -2.169    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X1Y238         FDPE                                         r  controller_inst/r_every_component_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y238         FDPE (Prop_fdpe_C_Q)         0.178    -1.991 r  controller_inst/r_every_component_reg[5]_P/Q
                         net (fo=4, routed)           1.787    -0.203    controller_inst/r_every_component_reg[5]_P_n_0
    SLICE_X6Y232         LUT4 (Prop_lut4_I3_O)        0.043    -0.160 f  controller_inst/ro_user_tx_data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           1.519     1.359    controller_inst/ro_user_tx_data_reg[5]_LDC_i_2_n_0
    SLICE_X6Y232         FDCE                                         f  controller_inst/ro_user_tx_data_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.336     0.866    controller_inst/CLK
    SLICE_X6Y232         FDCE                                         r  controller_inst/ro_user_tx_data_reg[5]_C/C
                         clock pessimism              0.463     1.328    
    SLICE_X6Y232         FDCE (Remov_fdce_C_CLR)     -0.181     1.147    controller_inst/ro_user_tx_data_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[3]_P/PRE
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.132ns (5.647%)  route 2.205ns (94.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.375ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.606    -0.427    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y237         FDCE                                         r  controller_inst/r_every_component_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y237         FDCE (Prop_fdce_C_Q)         0.100    -0.327 f  controller_inst/r_every_component_reg[3]_C/Q
                         net (fo=5, routed)           0.981     0.654    controller_inst/r_every_component_reg[3]_C_n_0
    SLICE_X6Y237         LUT4 (Prop_lut4_I0_O)        0.032     0.686 f  controller_inst/ro_user_tx_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           1.225     1.911    controller_inst/ro_user_tx_data_reg[3]_LDC_i_1_n_0
    SLICE_X8Y238         FDPE                                         f  controller_inst/ro_user_tx_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.781     1.375    controller_inst/CLK
    SLICE_X8Y238         FDPE                                         r  controller_inst/ro_user_tx_data_reg[3]_P/C
                         clock pessimism              0.411     1.785    
    SLICE_X8Y238         FDPE (Remov_fdpe_C_PRE)     -0.095     1.690    controller_inst/ro_user_tx_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[6]_C/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.146ns (6.059%)  route 2.264ns (93.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.576    -0.457    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X8Y239         FDCE                                         r  controller_inst/r_every_component_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y239         FDCE (Prop_fdce_C_Q)         0.118    -0.339 r  controller_inst/r_every_component_reg[6]_C/Q
                         net (fo=5, routed)           1.545     1.207    controller_inst/r_every_component_reg[6]_C_n_0
    SLICE_X8Y233         LUT4 (Prop_lut4_I1_O)        0.028     1.235 f  controller_inst/ro_user_tx_data_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.718     1.953    controller_inst/ro_user_tx_data_reg[6]_LDC_i_2_n_0
    SLICE_X8Y234         FDCE                                         f  controller_inst/ro_user_tx_data_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.777     1.371    controller_inst/CLK
    SLICE_X8Y234         FDCE                                         r  controller_inst/ro_user_tx_data_reg[6]_C/C
                         clock pessimism              0.411     1.781    
    SLICE_X8Y234         FDCE (Remov_fdce_C_CLR)     -0.050     1.731    controller_inst/ro_user_tx_data_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[7]_P/PRE
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.128ns (5.300%)  route 2.287ns (94.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.465    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X15Y229        FDCE                                         r  controller_inst/r_every_component_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y229        FDCE (Prop_fdce_C_Q)         0.100    -0.365 f  controller_inst/r_every_component_reg[7]_C/Q
                         net (fo=5, routed)           0.749     0.384    controller_inst/r_every_component_reg[7]_C_n_0
    SLICE_X14Y228        LUT4 (Prop_lut4_I0_O)        0.028     0.412 f  controller_inst/ro_user_tx_data_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           1.538     1.950    controller_inst/ro_user_tx_data_reg[7]_LDC_i_1_n_0
    SLICE_X11Y228        FDPE                                         f  controller_inst/ro_user_tx_data_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.771     1.365    controller_inst/CLK
    SLICE_X11Y228        FDPE                                         r  controller_inst/ro_user_tx_data_reg[7]_P/C
                         clock pessimism              0.411     1.775    
    SLICE_X11Y228        FDPE (Remov_fdpe_C_PRE)     -0.072     1.703    controller_inst/ro_user_tx_data_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[0]_C/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.128ns (5.111%)  route 2.377ns (94.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.607    -0.426    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y238         FDCE                                         r  controller_inst/r_every_component_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y238         FDCE (Prop_fdce_C_Q)         0.100    -0.326 r  controller_inst/r_every_component_reg[0]_C/Q
                         net (fo=4, routed)           0.676     0.351    controller_inst/r_every_component_reg[0]_C_n_0
    SLICE_X5Y238         LUT4 (Prop_lut4_I1_O)        0.028     0.379 f  controller_inst/ro_user_tx_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           1.701     2.079    controller_inst/ro_user_tx_data_reg[0]_LDC_i_2_n_0
    SLICE_X6Y241         FDCE                                         f  controller_inst/ro_user_tx_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.813     1.407    controller_inst/CLK
    SLICE_X6Y241         FDCE                                         r  controller_inst/ro_user_tx_data_reg[0]_C/C
                         clock pessimism              0.411     1.817    
    SLICE_X6Y241         FDCE (Remov_fdce_C_CLR)     -0.050     1.767    controller_inst/ro_user_tx_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[2]_C/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.128ns (5.119%)  route 2.373ns (94.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.400ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.609    -0.424    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X3Y240         FDPE                                         r  controller_inst/r_every_component_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y240         FDPE (Prop_fdpe_C_Q)         0.100    -0.324 r  controller_inst/r_every_component_reg[2]_P/Q
                         net (fo=4, routed)           1.536     1.212    controller_inst/r_every_component_reg[2]_P_n_0
    SLICE_X5Y232         LUT4 (Prop_lut4_I3_O)        0.028     1.240 f  controller_inst/ro_user_tx_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.837     2.077    controller_inst/ro_user_tx_data_reg[2]_LDC_i_2_n_0
    SLICE_X5Y232         FDCE                                         f  controller_inst/ro_user_tx_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.806     1.400    controller_inst/CLK
    SLICE_X5Y232         FDCE                                         r  controller_inst/ro_user_tx_data_reg[2]_C/C
                         clock pessimism              0.411     1.810    
    SLICE_X5Y232         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    controller_inst/ro_user_tx_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 controller_inst/r_every_component_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[3]_C/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.128ns (5.089%)  route 2.387ns (94.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.406ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.606    -0.427    controller_inst/r_every_component_reg[0]_P_0
    SLICE_X4Y237         FDCE                                         r  controller_inst/r_every_component_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y237         FDCE (Prop_fdce_C_Q)         0.100    -0.327 r  controller_inst/r_every_component_reg[3]_C/Q
                         net (fo=5, routed)           0.983     0.656    controller_inst/r_every_component_reg[3]_C_n_0
    SLICE_X6Y237         LUT4 (Prop_lut4_I1_O)        0.028     0.684 f  controller_inst/ro_user_tx_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.404     2.089    controller_inst/ro_user_tx_data_reg[3]_LDC_i_2_n_0
    SLICE_X7Y238         FDCE                                         f  controller_inst/ro_user_tx_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.812     1.406    controller_inst/CLK
    SLICE_X7Y238         FDCE                                         r  controller_inst/ro_user_tx_data_reg[3]_C/C
                         clock pessimism              0.411     1.816    
    SLICE_X7Y238         FDCE (Remov_fdce_C_CLR)     -0.069     1.747    controller_inst/ro_user_tx_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  w_user_clk
  To Clock:  w_user_clk

Setup :            0  Failing Endpoints,  Worst Slack   104154.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104154.398ns  (required time - arrival time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[7]_C/CLR
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.276ns (5.433%)  route 4.804ns (94.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 104160.688 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.344     0.874    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.223     1.097 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          1.918     3.014    controller_inst/w_user_rst
    SLICE_X14Y228        LUT4 (Prop_lut4_I0_O)        0.053     3.067 f  controller_inst/ro_user_tx_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           2.886     5.953    controller_inst/ro_user_tx_data_reg[7]_LDC_i_2_n_0
    SLICE_X11Y229        FDCE                                         f  controller_inst/ro_user_tx_data_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.141 104160.688    controller_inst/CLK
    SLICE_X11Y229        FDCE                                         r  controller_inst/ro_user_tx_data_reg[7]_C/C
                         clock pessimism              0.079 104160.766    
                         clock uncertainty           -0.112 104160.656    
    SLICE_X11Y229        FDCE (Recov_fdce_C_CLR)     -0.307 104160.352    controller_inst/ro_user_tx_data_reg[7]_C
  -------------------------------------------------------------------
                         required time                      104160.344    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                              104154.398    

Slack (MET) :             104154.703ns  (required time - arrival time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[7]_P/PRE
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.266ns (5.426%)  route 4.636ns (94.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 104160.680 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.344     0.874    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.223     1.097 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          1.818     2.914    controller_inst/w_user_rst
    SLICE_X14Y228        LUT4 (Prop_lut4_I3_O)        0.043     2.957 f  controller_inst/ro_user_tx_data_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           2.818     5.776    controller_inst/ro_user_tx_data_reg[7]_LDC_i_1_n_0
    SLICE_X11Y228        FDPE                                         f  controller_inst/ro_user_tx_data_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.139 104160.688    controller_inst/CLK
    SLICE_X11Y228        FDPE                                         r  controller_inst/ro_user_tx_data_reg[7]_P/C
                         clock pessimism              0.079 104160.766    
                         clock uncertainty           -0.112 104160.656    
    SLICE_X11Y228        FDPE (Recov_fdpe_C_PRE)     -0.178 104160.477    controller_inst/ro_user_tx_data_reg[7]_P
  -------------------------------------------------------------------
                         required time                      104160.477    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                              104154.703    

Slack (MET) :             104156.047ns  (required time - arrival time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[0]_C/CLR
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.266ns (7.246%)  route 3.405ns (92.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 104160.750 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.344     0.874    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.223     1.097 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.343     1.439    controller_inst/w_user_rst
    SLICE_X5Y238         LUT4 (Prop_lut4_I0_O)        0.043     1.482 f  controller_inst/ro_user_tx_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           3.063     4.545    controller_inst/ro_user_tx_data_reg[0]_LDC_i_2_n_0
    SLICE_X6Y241         FDCE                                         f  controller_inst/ro_user_tx_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.203 104160.750    controller_inst/CLK
    SLICE_X6Y241         FDCE                                         r  controller_inst/ro_user_tx_data_reg[0]_C/C
                         clock pessimism              0.106 104160.859    
                         clock uncertainty           -0.112 104160.750    
    SLICE_X6Y241         FDCE (Recov_fdce_C_CLR)     -0.154 104160.594    controller_inst/ro_user_tx_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                      104160.594    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                              104156.047    

Slack (MET) :             104156.156ns  (required time - arrival time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[6]_P/PRE
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.274ns (8.159%)  route 3.084ns (91.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.688ns = ( 104160.688 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.344     0.874    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.223     1.097 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          1.066     2.163    controller_inst/w_user_rst
    SLICE_X8Y233         LUT4 (Prop_lut4_I3_O)        0.051     2.214 f  controller_inst/ro_user_tx_data_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           2.018     4.232    controller_inst/ro_user_tx_data_reg[6]_LDC_i_1_n_0
    SLICE_X9Y234         FDPE                                         f  controller_inst/ro_user_tx_data_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.145 104160.695    controller_inst/CLK
    SLICE_X9Y234         FDPE                                         r  controller_inst/ro_user_tx_data_reg[6]_P/C
                         clock pessimism              0.079 104160.773    
                         clock uncertainty           -0.112 104160.664    
    SLICE_X9Y234         FDPE (Recov_fdpe_C_PRE)     -0.269 104160.398    controller_inst/ro_user_tx_data_reg[6]_P
  -------------------------------------------------------------------
                         required time                      104160.391    
                         arrival time                          -4.232    
  -------------------------------------------------------------------
                         slack                              104156.156    

Slack (MET) :             104156.320ns  (required time - arrival time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[0]_P/PRE
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.275ns (8.392%)  route 3.002ns (91.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 104160.750 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.344     0.874    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.223     1.097 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.426     1.522    controller_inst/w_user_rst
    SLICE_X5Y238         LUT4 (Prop_lut4_I3_O)        0.052     1.574 f  controller_inst/ro_user_tx_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           2.576     4.150    controller_inst/ro_user_tx_data_reg[0]_LDC_i_1_n_0
    SLICE_X5Y241         FDPE                                         f  controller_inst/ro_user_tx_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.203 104160.750    controller_inst/CLK
    SLICE_X5Y241         FDPE                                         r  controller_inst/ro_user_tx_data_reg[0]_P/C
                         clock pessimism              0.102 104160.852    
                         clock uncertainty           -0.112 104160.742    
    SLICE_X5Y241         FDPE (Recov_fdpe_C_PRE)     -0.271 104160.469    controller_inst/ro_user_tx_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                      104160.469    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                              104156.320    

Slack (MET) :             104156.383ns  (required time - arrival time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[3]_C/CLR
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.266ns (8.136%)  route 3.004ns (91.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.344     0.874    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.223     1.097 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.422     1.519    controller_inst/w_user_rst
    SLICE_X6Y237         LUT4 (Prop_lut4_I0_O)        0.043     1.562 f  controller_inst/ro_user_tx_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.581     4.143    controller_inst/ro_user_tx_data_reg[3]_LDC_i_2_n_0
    SLICE_X7Y238         FDCE                                         f  controller_inst/ro_user_tx_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.201 104160.750    controller_inst/CLK
    SLICE_X7Y238         FDCE                                         r  controller_inst/ro_user_tx_data_reg[3]_C/C
                         clock pessimism              0.102 104160.852    
                         clock uncertainty           -0.112 104160.742    
    SLICE_X7Y238         FDCE (Recov_fdce_C_CLR)     -0.212 104160.531    controller_inst/ro_user_tx_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                      104160.523    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                              104156.383    

Slack (MET) :             104156.438ns  (required time - arrival time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[5]_C/CLR
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.276ns (8.694%)  route 2.898ns (91.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.344     0.874    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.223     1.097 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          1.106     2.202    controller_inst/w_user_rst
    SLICE_X6Y232         LUT4 (Prop_lut4_I0_O)        0.053     2.255 f  controller_inst/ro_user_tx_data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           1.793     4.048    controller_inst/ro_user_tx_data_reg[5]_LDC_i_2_n_0
    SLICE_X6Y232         FDCE                                         f  controller_inst/ro_user_tx_data_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.197 104160.742    controller_inst/CLK
    SLICE_X6Y232         FDCE                                         r  controller_inst/ro_user_tx_data_reg[5]_C/C
                         clock pessimism              0.102 104160.844    
                         clock uncertainty           -0.112 104160.734    
    SLICE_X6Y232         FDCE (Recov_fdce_C_CLR)     -0.249 104160.484    controller_inst/ro_user_tx_data_reg[5]_C
  -------------------------------------------------------------------
                         required time                      104160.484    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                              104156.438    

Slack (MET) :             104156.453ns  (required time - arrival time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[4]_C/CLR
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.275ns (8.864%)  route 2.827ns (91.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.344     0.874    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.223     1.097 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.891     1.987    controller_inst/w_user_rst
    SLICE_X5Y231         LUT4 (Prop_lut4_I0_O)        0.052     2.039 f  controller_inst/ro_user_tx_data_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           1.937     3.976    controller_inst/ro_user_tx_data_reg[4]_LDC_i_2_n_0
    SLICE_X7Y231         FDCE                                         f  controller_inst/ro_user_tx_data_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.196 104160.742    controller_inst/CLK
    SLICE_X7Y231         FDCE                                         r  controller_inst/ro_user_tx_data_reg[4]_C/C
                         clock pessimism              0.102 104160.844    
                         clock uncertainty           -0.112 104160.734    
    SLICE_X7Y231         FDCE (Recov_fdce_C_CLR)     -0.305 104160.430    controller_inst/ro_user_tx_data_reg[4]_C
  -------------------------------------------------------------------
                         required time                      104160.430    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                              104156.453    

Slack (MET) :             104156.492ns  (required time - arrival time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[3]_P/PRE
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.276ns (9.170%)  route 2.734ns (90.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.690ns = ( 104160.688 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.344     0.874    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.223     1.097 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.480     1.577    controller_inst/w_user_rst
    SLICE_X6Y237         LUT4 (Prop_lut4_I3_O)        0.053     1.630 f  controller_inst/ro_user_tx_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           2.254     3.883    controller_inst/ro_user_tx_data_reg[3]_LDC_i_1_n_0
    SLICE_X8Y238         FDPE                                         f  controller_inst/ro_user_tx_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.147 104160.695    controller_inst/CLK
    SLICE_X8Y238         FDPE                                         r  controller_inst/ro_user_tx_data_reg[3]_P/C
                         clock pessimism              0.079 104160.773    
                         clock uncertainty           -0.112 104160.664    
    SLICE_X8Y238         FDPE (Recov_fdpe_C_PRE)     -0.282 104160.383    controller_inst/ro_user_tx_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                      104160.375    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                              104156.492    

Slack (MET) :             104156.555ns  (required time - arrival time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            controller_inst/ro_user_tx_data_reg[5]_P/PRE
                            (recovery check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            104160.000ns  (w_user_clk rise@104160.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.266ns (8.536%)  route 2.850ns (91.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.741ns = ( 104160.742 - 104160.000 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.291    -2.542    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.204    -2.338 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.692    -0.646    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.176    -0.470 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.344     0.874    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.223     1.097 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          1.018     2.115    controller_inst/w_user_rst
    SLICE_X6Y232         LUT4 (Prop_lut4_I3_O)        0.043     2.158 f  controller_inst/ro_user_tx_data_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           1.832     3.990    controller_inst/ro_user_tx_data_reg[5]_LDC_i_1_n_0
    SLICE_X6Y233         FDPE                                         f  controller_inst/ro_user_tx_data_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                  104160.000 104160.000 r  
    AD12                                              0.000 104160.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000 104160.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803 104160.805 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001 104161.805    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261 104154.547 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003 104156.547    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083 104156.633 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         1.150 104157.781    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.162 104157.945 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.453 104159.398    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.149 104159.547 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          1.198 104160.742    controller_inst/CLK
    SLICE_X6Y233         FDPE                                         r  controller_inst/ro_user_tx_data_reg[5]_P/C
                         clock pessimism              0.102 104160.844    
                         clock uncertainty           -0.112 104160.734    
    SLICE_X6Y233         FDPE (Recov_fdpe_C_PRE)     -0.187 104160.547    controller_inst/ro_user_tx_data_reg[5]_P
  -------------------------------------------------------------------
                         required time                      104160.539    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                              104156.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/uart_tx_inst/r_tx_data_reg[0]/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.440%)  route 0.293ns (74.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.608     1.221    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.100     1.321 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.293     1.614    uart_drive_inst/uart_tx_inst/AR[0]
    SLICE_X7Y235         FDCE                                         f  uart_drive_inst/uart_tx_inst/r_tx_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.809     1.403    uart_drive_inst/uart_tx_inst/CLK
    SLICE_X7Y235         FDCE                                         r  uart_drive_inst/uart_tx_inst/r_tx_data_reg[0]/C
                         clock pessimism             -0.171     1.231    
    SLICE_X7Y235         FDCE (Remov_fdce_C_CLR)     -0.069     1.162    uart_drive_inst/uart_tx_inst/r_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/uart_tx_inst/r_tx_data_reg[1]/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.440%)  route 0.293ns (74.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.608     1.221    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.100     1.321 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.293     1.614    uart_drive_inst/uart_tx_inst/AR[0]
    SLICE_X7Y235         FDCE                                         f  uart_drive_inst/uart_tx_inst/r_tx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.809     1.403    uart_drive_inst/uart_tx_inst/CLK
    SLICE_X7Y235         FDCE                                         r  uart_drive_inst/uart_tx_inst/r_tx_data_reg[1]/C
                         clock pessimism             -0.171     1.231    
    SLICE_X7Y235         FDCE (Remov_fdce_C_CLR)     -0.069     1.162    uart_drive_inst/uart_tx_inst/r_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/uart_tx_inst/r_tx_data_reg[2]/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.440%)  route 0.293ns (74.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.608     1.221    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.100     1.321 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.293     1.614    uart_drive_inst/uart_tx_inst/AR[0]
    SLICE_X7Y235         FDCE                                         f  uart_drive_inst/uart_tx_inst/r_tx_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.809     1.403    uart_drive_inst/uart_tx_inst/CLK
    SLICE_X7Y235         FDCE                                         r  uart_drive_inst/uart_tx_inst/r_tx_data_reg[2]/C
                         clock pessimism             -0.171     1.231    
    SLICE_X7Y235         FDCE (Remov_fdce_C_CLR)     -0.069     1.162    uart_drive_inst/uart_tx_inst/r_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/uart_tx_inst/r_tx_data_reg[3]/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.440%)  route 0.293ns (74.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.608     1.221    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.100     1.321 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.293     1.614    uart_drive_inst/uart_tx_inst/AR[0]
    SLICE_X7Y235         FDCE                                         f  uart_drive_inst/uart_tx_inst/r_tx_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.809     1.403    uart_drive_inst/uart_tx_inst/CLK
    SLICE_X7Y235         FDCE                                         r  uart_drive_inst/uart_tx_inst/r_tx_data_reg[3]/C
                         clock pessimism             -0.171     1.231    
    SLICE_X7Y235         FDCE (Remov_fdce_C_CLR)     -0.069     1.162    uart_drive_inst/uart_tx_inst/r_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/uart_tx_inst/r_tx_data_reg[4]/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.440%)  route 0.293ns (74.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.608     1.221    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.100     1.321 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.293     1.614    uart_drive_inst/uart_tx_inst/AR[0]
    SLICE_X7Y235         FDCE                                         f  uart_drive_inst/uart_tx_inst/r_tx_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.809     1.403    uart_drive_inst/uart_tx_inst/CLK
    SLICE_X7Y235         FDCE                                         r  uart_drive_inst/uart_tx_inst/r_tx_data_reg[4]/C
                         clock pessimism             -0.171     1.231    
    SLICE_X7Y235         FDCE (Remov_fdce_C_CLR)     -0.069     1.162    uart_drive_inst/uart_tx_inst/r_tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/uart_tx_inst/r_tx_data_reg[6]/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.440%)  route 0.293ns (74.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.608     1.221    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.100     1.321 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.293     1.614    uart_drive_inst/uart_tx_inst/AR[0]
    SLICE_X7Y235         FDCE                                         f  uart_drive_inst/uart_tx_inst/r_tx_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.809     1.403    uart_drive_inst/uart_tx_inst/CLK
    SLICE_X7Y235         FDCE                                         r  uart_drive_inst/uart_tx_inst/r_tx_data_reg[6]/C
                         clock pessimism             -0.171     1.231    
    SLICE_X7Y235         FDCE (Remov_fdce_C_CLR)     -0.069     1.162    uart_drive_inst/uart_tx_inst/r_tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/uart_tx_inst/r_tx_data_reg[5]/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.396%)  route 0.294ns (74.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.608     1.221    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.100     1.321 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.294     1.615    uart_drive_inst/uart_tx_inst/AR[0]
    SLICE_X7Y234         FDCE                                         f  uart_drive_inst/uart_tx_inst/r_tx_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.808     1.402    uart_drive_inst/uart_tx_inst/CLK
    SLICE_X7Y234         FDCE                                         r  uart_drive_inst/uart_tx_inst/r_tx_data_reg[5]/C
                         clock pessimism             -0.171     1.230    
    SLICE_X7Y234         FDCE (Remov_fdce_C_CLR)     -0.069     1.161    uart_drive_inst/uart_tx_inst/r_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/uart_tx_inst/r_tx_data_reg[7]/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.396%)  route 0.294ns (74.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.608     1.221    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.100     1.321 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.294     1.615    uart_drive_inst/uart_tx_inst/AR[0]
    SLICE_X7Y234         FDCE                                         f  uart_drive_inst/uart_tx_inst/r_tx_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.808     1.402    uart_drive_inst/uart_tx_inst/CLK
    SLICE_X7Y234         FDCE                                         r  uart_drive_inst/uart_tx_inst/r_tx_data_reg[7]/C
                         clock pessimism             -0.171     1.230    
    SLICE_X7Y234         FDCE (Remov_fdce_C_CLR)     -0.069     1.161    uart_drive_inst/uart_tx_inst/r_tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/uart_tx_inst/r_cnt_reg[4]/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.100ns (22.151%)  route 0.351ns (77.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.608     1.221    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.100     1.321 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.351     1.673    uart_drive_inst/uart_tx_inst/AR[0]
    SLICE_X8Y236         FDCE                                         f  uart_drive_inst/uart_tx_inst/r_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.778     1.372    uart_drive_inst/uart_tx_inst/CLK
    SLICE_X8Y236         FDCE                                         r  uart_drive_inst/uart_tx_inst/r_cnt_reg[4]/C
                         clock pessimism             -0.153     1.218    
    SLICE_X8Y236         FDCE (Remov_fdce_C_CLR)     -0.050     1.168    uart_drive_inst/uart_tx_inst/r_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Destination:            uart_drive_inst/uart_tx_inst/r_cnt_reg[5]/CLR
                            (removal check against rising-edge clock w_user_clk  {rise@0.000ns fall@52080.000ns period=104160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_user_clk rise@0.000ns - w_user_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.100ns (22.151%)  route 0.351ns (77.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.577    -0.456    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.091    -0.365 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           0.914     0.549    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.064     0.613 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.608     1.221    uart_drive_inst/rst_gen_module_inst/CLK
    SLICE_X7Y241         FDRE                                         r  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y241         FDRE (Prop_fdre_C_Q)         0.100     1.321 f  uart_drive_inst/rst_gen_module_inst/ro_rst_reg/Q
                         net (fo=79, routed)          0.351     1.673    uart_drive_inst/uart_tx_inst/AR[0]
    SLICE_X8Y236         FDCE                                         f  uart_drive_inst/uart_tx_inst/r_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock w_user_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  PLL_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    PLL_inst/inst/clk_in1_PLL
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  PLL_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    PLL_inst/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  PLL_inst/inst/clkout1_buf/O
                         net (fo=517, routed)         0.782    -0.661    uart_drive_inst/clk_div_module_inst/ro_clk_div_reg_0
    SLICE_X19Y203        FDCE (Prop_fdce_C_Q)         0.113    -0.548 r  uart_drive_inst/clk_div_module_inst/ro_clk_div_reg/Q
                         net (fo=2, routed)           1.065     0.517    w_user_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.594 r  w_user_clk_BUFG_inst/O
                         net (fo=88, routed)          0.778     1.372    uart_drive_inst/uart_tx_inst/CLK
    SLICE_X8Y236         FDCE                                         r  uart_drive_inst/uart_tx_inst/r_cnt_reg[5]/C
                         clock pessimism             -0.153     1.218    
    SLICE_X8Y236         FDCE (Remov_fdce_C_CLR)     -0.050     1.168    uart_drive_inst/uart_tx_inst/r_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.504    





