{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v " "Source file: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1559285784095 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1559285784095 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v " "Source file: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1559285784157 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1559285784157 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v " "Source file: /export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1559285784233 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1559285784233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559285785023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559285785037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 15:56:24 2019 " "Processing started: Fri May 31 15:56:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559285785037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285785037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off claptonver1 -c claptonver1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off claptonver1 -c claptonver1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285785037 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "regclk.qip " "Tcl Script File regclk.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE regclk.qip " "set_global_assignment -name QIP_FILE regclk.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559285785119 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1559285785119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559285785277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559285785277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "claptonver1.v 1 1 " "Found 1 design units, including 1 entities, in source file claptonver1.v" { { "Info" "ISGN_ENTITY_NAME" "1 claptonver1 " "Found entity 1: claptonver1" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285792671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285792671 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../LED/pcdis.v " "Can't analyze file -- file ../../LED/pcdis.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1559285792672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/phasecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/phasecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phasecounter " "Found entity 1: phasecounter" {  } { { "output_files/phasecounter.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/output_files/phasecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285792682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285792682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0163072/CPU/git/controller/flopenableEX.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0163072/CPU/git/controller/flopenableEX.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopenableEX " "Found entity 1: flopenableEX" {  } { { "../controller/flopenableEX.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/flopenableEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285792692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285792692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.v 1 1 " "Found 1 design units, including 1 entities, in source file switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285792702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285792702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyclecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file cyclecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cyclecounter " "Found entity 1: cyclecounter" {  } { { "cyclecounter.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/cyclecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285792711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285792711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pllclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllclk " "Found entity 1: pllclk" {  } { { "pllclk.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/pllclk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285792722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285792722 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instrex claptonver1.v(19) " "Verilog HDL Implicit Net warning at claptonver1.v(19): created implicit net for \"instrex\"" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285792723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "claptonver1 " "Elaborating entity \"claptonver1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559285792906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instrex claptonver1.v(19) " "Verilog HDL or VHDL warning at claptonver1.v(19): object \"instrex\" assigned a value but never read" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559285792907 "|claptonver1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 claptonver1.v(19) " "Verilog HDL assignment warning at claptonver1.v(19): truncated value with size 16 to match size of target (1)" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559285792907 "|claptonver1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyclecounter cyclecounter:cyclecount " "Elaborating entity \"cyclecounter\" for hierarchy \"cyclecounter:cyclecount\"" {  } { { "claptonver1.v" "cyclecount" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285792929 ""}
{ "Warning" "WSGN_SEARCH_FILE" "chat.v 1 1 " "Using design file chat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 chat " "Found entity 1: chat" {  } { { "chat.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/chat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285792957 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285792957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chat chat:chatremove " "Elaborating entity \"chat\" for hierarchy \"chat:chatremove\"" {  } { { "claptonver1.v" "chatremove" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285792958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 chat.v(11) " "Verilog HDL assignment warning at chat.v(11): truncated value with size 32 to match size of target (5)" {  } { { "chat.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/chat.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559285792958 "|claptonver1|chat:chatremove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:sw " "Elaborating entity \"switch\" for hierarchy \"switch:sw\"" {  } { { "claptonver1.v" "sw" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285792999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllclk pllclk:pllclk_inst " "Elaborating entity \"pllclk\" for hierarchy \"pllclk:pllclk_inst\"" {  } { { "claptonver1.v" "pllclk_inst" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pllclk:pllclk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pllclk:pllclk_inst\|altpll:altpll_component\"" {  } { { "pllclk.v" "altpll_component" { Text "/export/home/016/a0163072/CPU/git/claptonver1/pllclk.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pllclk:pllclk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pllclk:pllclk_inst\|altpll:altpll_component\"" {  } { { "pllclk.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/pllclk.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pllclk:pllclk_inst\|altpll:altpll_component " "Instantiated megafunction \"pllclk:pllclk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 40 " "Parameter \"clk0_divide_by\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 69 " "Parameter \"clk0_multiply_by\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 40 " "Parameter \"clk1_divide_by\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 69 " "Parameter \"clk1_multiply_by\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 8152 " "Parameter \"clk1_phase_shift\" = \"8152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 40 " "Parameter \"clk2_divide_by\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 69 " "Parameter \"clk2_multiply_by\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 7246 " "Parameter \"clk2_phase_shift\" = \"7246\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pllclk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pllclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285793132 ""}  } { { "pllclk.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/pllclk.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559285793132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pllclk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pllclk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllclk_altpll " "Found entity 1: pllclk_altpll" {  } { { "db/pllclk_altpll.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/pllclk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285793174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllclk_altpll pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated " "Elaborating entity \"pllclk_altpll\" for hierarchy \"pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SE se processor.v(33) " "Verilog HDL Declaration information at processor.v(33): object \"SE\" differs only in case from object \"se\" in the same scope" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559285793206 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/processor.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/processor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:proc " "Elaborating entity \"processor\" for hierarchy \"processor:proc\"" {  } { { "claptonver1.v" "proc" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793208 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jumpE processor.v(32) " "Verilog HDL or VHDL warning at processor.v(32): object \"jumpE\" assigned a value but never read" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559285793208 "|claptonver1|processor:proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inW processor.v(48) " "Verilog HDL or VHDL warning at processor.v(48): object \"inW\" assigned a value but never read" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559285793209 "|claptonver1|processor:proc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outW processor.v(14) " "Output port \"outW\" at processor.v(14) has no driver" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559285793211 "|claptonver1|processor:proc"}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/controller/controller.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/controller/controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller processor:proc\|controller:c " "Elaborating entity \"controller\" for hierarchy \"processor:proc\|controller:c\"" {  } { { "processor.v" "c" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793242 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/controller/maindec.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/controller/maindec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/maindec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793268 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec processor:proc\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"processor:proc\|controller:c\|maindec:md\"" {  } { { "controller.v" "md" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/controller/aludec.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/controller/aludec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec processor:proc\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"processor:proc\|controller:c\|aludec:ad\"" {  } { { "controller.v" "ad" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793306 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/flopenablepc.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/flopenablepc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flopenablepc " "Found entity 1: flopenablepc" {  } { { "flopenablepc.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenablepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793334 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenablepc processor:proc\|flopenablepc:pcreg " "Elaborating entity \"flopenablepc\" for hierarchy \"processor:proc\|flopenablepc:pcreg\"" {  } { { "processor.v" "pcreg" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/adder.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793364 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:proc\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"processor:proc\|adder:pcadd1\"" {  } { { "processor.v" "pcadd1" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793365 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.v 1 1 " "Using design file mux2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processor:proc\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"processor:proc\|mux2:pcbrmux\"" {  } { { "processor.v" "pcbrmux" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/flopenable.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/flopenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flopenable " "Found entity 1: flopenable" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793435 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenable processor:proc\|flopenable:IFID " "Elaborating entity \"flopenable\" for hierarchy \"processor:proc\|flopenable:IFID\"" {  } { { "processor.v" "IFID" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processor:proc\|mux2:rsmux " "Elaborating entity \"mux2\" for hierarchy \"processor:proc\|mux2:rsmux\"" {  } { { "processor.v" "rsmux" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/regfile.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:proc\|regfile:re " "Elaborating entity \"regfile\" for hierarchy \"processor:proc\|regfile:re\"" {  } { { "processor.v" "re" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793499 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/signext.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/signext.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793555 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext processor:proc\|signext:se " "Elaborating entity \"signext\" for hierarchy \"processor:proc\|signext:se\"" {  } { { "processor.v" "se" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenableEX processor:proc\|flopenableEX:IDEX " "Elaborating entity \"flopenableEX\" for hierarchy \"processor:proc\|flopenableEX:IDEX\"" {  } { { "processor.v" "IDEX" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793581 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/mux3.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/mux3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 processor:proc\|mux3:aemux " "Elaborating entity \"mux3\" for hierarchy \"processor:proc\|mux3:aemux\"" {  } { { "processor.v" "aemux" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793631 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(38) " "Verilog HDL information at ALU.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/ALU.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559285793669 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/ALU.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793672 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:proc\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"processor:proc\|ALU:alu\"" {  } { { "processor.v" "alu" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU.v(27) " "Verilog HDL assignment warning at ALU.v(27): truncated value with size 32 to match size of target (16)" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/ALU.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559285793676 "|claptonver1|processor:proc|ALU:alu"}
{ "Warning" "WSGN_SEARCH_FILE" "flopr.v 1 1 " "Using design file flopr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/flopr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor:proc\|flopr:EXMEM " "Elaborating entity \"flopr\" for hierarchy \"processor:proc\|flopr:EXMEM\"" {  } { { "processor.v" "EXMEM" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793730 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/pcbranch.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/pcbranch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pcbranch " "Found entity 1: pcbranch" {  } { { "pcbranch.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/pcbranch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793781 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcbranch processor:proc\|pcbranch:pcbr " "Elaborating entity \"pcbranch\" for hierarchy \"processor:proc\|pcbranch:pcbr\"" {  } { { "processor.v" "pcbr" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor:proc\|flopr:MEMWB1 " "Elaborating entity \"flopr\" for hierarchy \"processor:proc\|flopr:MEMWB1\"" {  } { { "processor.v" "MEMWB1" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor:proc\|flopr:MEMWB2 " "Elaborating entity \"flopr\" for hierarchy \"processor:proc\|flopr:MEMWB2\"" {  } { { "processor.v" "MEMWB2" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/processor/hazard.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/processor/hazard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard processor:proc\|hazard:haz " "Elaborating entity \"hazard\" for hierarchy \"processor:proc\|hazard:haz\"" {  } { { "processor.v" "haz" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "branchstall hazard.v(10) " "Verilog HDL or VHDL warning at hazard.v(10): object \"branchstall\" assigned a value but never read" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559285793878 "|claptonver1|processor:proc|hazard:haz"}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/IM.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/IM.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM.v" "" { Text "/export/home/016/a0163072/CPU/git/IM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285793921 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285793921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM IM:im " "Elaborating entity \"IM\" for hierarchy \"IM:im\"" {  } { { "claptonver1.v" "im" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IM:im\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\"" {  } { { "IM.v" "altsyncram_component" { Text "/export/home/016/a0163072/CPU/git/IM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285793979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IM:im\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IM:im\|altsyncram:altsyncram_component\"" {  } { { "IM.v" "" { Text "/export/home/016/a0163072/CPU/git/IM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285794005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IM:im\|altsyncram:altsyncram_component " "Instantiated megafunction \"IM:im\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sort.mif " "Parameter \"init_file\" = \"sort.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794006 ""}  } { { "IM.v" "" { Text "/export/home/016/a0163072/CPU/git/IM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559285794006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6k1 " "Found entity 1: altsyncram_n6k1" {  } { { "db/altsyncram_n6k1.tdf" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285794041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285794041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6k1 IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated " "Elaborating entity \"altsyncram_n6k1\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285794042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lga2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lga2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lga2 " "Found entity 1: altsyncram_lga2" {  } { { "db/altsyncram_lga2.tdf" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_lga2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285794099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285794099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lga2 IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|altsyncram_lga2:altsyncram1 " "Elaborating entity \"altsyncram_lga2\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|altsyncram_lga2:altsyncram1\"" {  } { { "db/altsyncram_n6k1.tdf" "altsyncram1" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285794100 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 159 0 1 1 " "1 out of 159 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "0 " "Memory Initialization File Address 0 is not initialized" {  } { { "/export/home/016/a0163072/CPU/git/sort.mif" "" { Text "/export/home/016/a0163072/CPU/git/sort.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1559285794108 ""}  } { { "/export/home/016/a0163072/CPU/git/sort.mif" "" { Text "/export/home/016/a0163072/CPU/git/sort.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1559285794108 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 159 /export/home/016/a0163072/CPU/git/sort.mif " "Memory depth (4096) in the design file differs from memory depth (159) in the Memory Initialization File \"/export/home/016/a0163072/CPU/git/sort.mif\" -- setting initial value for remaining addresses to 0" {  } { { "IM.v" "" { Text "/export/home/016/a0163072/CPU/git/IM.v" 85 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1559285794109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_n6k1.tdf" "mgl_prim2" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285794545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_n6k1.tdf" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285794567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794567 ""}  } { { "db/altsyncram_n6k1.tdf" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_n6k1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559285794567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285794674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285794794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"IM:im\|altsyncram:altsyncram_component\|altsyncram_n6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285794900 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/DM.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/DM.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "DM.v" "" { Text "/export/home/016/a0163072/CPU/git/DM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285794957 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1559285794957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM DM:dm " "Elaborating entity \"DM\" for hierarchy \"DM:dm\"" {  } { { "claptonver1.v" "dm" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285794957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DM:dm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DM:dm\|altsyncram:altsyncram_component\"" {  } { { "DM.v" "altsyncram_component" { Text "/export/home/016/a0163072/CPU/git/DM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285794978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DM:dm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DM:dm\|altsyncram:altsyncram_component\"" {  } { { "DM.v" "" { Text "/export/home/016/a0163072/CPU/git/DM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285794999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DM:dm\|altsyncram:altsyncram_component " "Instantiated megafunction \"DM:dm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file r_sorted.mif " "Parameter \"init_file\" = \"r_sorted.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559285794999 ""}  } { { "DM.v" "" { Text "/export/home/016/a0163072/CPU/git/DM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559285794999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hjk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hjk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hjk1 " "Found entity 1: altsyncram_hjk1" {  } { { "db/altsyncram_hjk1.tdf" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_hjk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285795034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285795034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hjk1 DM:dm\|altsyncram:altsyncram_component\|altsyncram_hjk1:auto_generated " "Elaborating entity \"altsyncram_hjk1\" for hierarchy \"DM:dm\|altsyncram:altsyncram_component\|altsyncram_hjk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285795034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fta2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fta2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fta2 " "Found entity 1: altsyncram_fta2" {  } { { "db/altsyncram_fta2.tdf" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_fta2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285795099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285795099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fta2 DM:dm\|altsyncram:altsyncram_component\|altsyncram_hjk1:auto_generated\|altsyncram_fta2:altsyncram1 " "Elaborating entity \"altsyncram_fta2\" for hierarchy \"DM:dm\|altsyncram:altsyncram_component\|altsyncram_hjk1:auto_generated\|altsyncram_fta2:altsyncram1\"" {  } { { "db/altsyncram_hjk1.tdf" "altsyncram1" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/altsyncram_hjk1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285795099 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2048 /export/home/016/a0163072/CPU/git/r_sorted.mif " "Memory depth (4096) in the design file differs from memory depth (2048) in the Memory Initialization File \"/export/home/016/a0163072/CPU/git/r_sorted.mif\" -- setting initial value for remaining addresses to 0" {  } { { "DM.v" "" { Text "/export/home/016/a0163072/CPU/git/DM.v" 85 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1559285795109 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[15\] " "Net \"processor:proc\|pcF\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[15\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559285795265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[14\] " "Net \"processor:proc\|pcF\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[14\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559285795265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[13\] " "Net \"processor:proc\|pcF\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[13\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559285795265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[12\] " "Net \"processor:proc\|pcF\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[12\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559285795265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[11\] " "Net \"processor:proc\|pcF\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[11\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559285795265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[10\] " "Net \"processor:proc\|pcF\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[10\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559285795265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[9\] " "Net \"processor:proc\|pcF\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[9\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559285795265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:proc\|pcF\[8\] " "Net \"processor:proc\|pcF\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[8\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1559285795265 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1559285795265 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559285795441 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.31.15:56:38 Progress: Loading sldb74b3a92/alt_sld_fab_wrapper_hw.tcl " "2019.05.31.15:56:38 Progress: Loading sldb74b3a92/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285798341 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285799949 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285800095 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285800833 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285800939 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285801051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285801172 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285801179 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285801182 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559285801842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb74b3a92/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb74b3a92/alt_sld_fab.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285802064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285802064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285802158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285802158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285802164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285802164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285802237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285802237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285802327 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285802327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285802327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/ip/sldb74b3a92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559285802396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285802396 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559285804032 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1559285804084 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559285804094 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559285804094 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[8\] GND " "Pin \"pc\[8\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559285804934 "|claptonver1|pc[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[9\] GND " "Pin \"pc\[9\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559285804934 "|claptonver1|pc[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[10\] GND " "Pin \"pc\[10\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559285804934 "|claptonver1|pc[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[11\] GND " "Pin \"pc\[11\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559285804934 "|claptonver1|pc[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[12\] GND " "Pin \"pc\[12\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559285804934 "|claptonver1|pc[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[13\] GND " "Pin \"pc\[13\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559285804934 "|claptonver1|pc[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[14\] GND " "Pin \"pc\[14\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559285804934 "|claptonver1|pc[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[15\] GND " "Pin \"pc\[15\]\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559285804934 "|claptonver1|pc[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selecter1 VCC " "Pin \"selecter1\" is stuck at VCC" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559285804934 "|claptonver1|selecter1"} { "Warning" "WMLS_MLS_STUCK_PIN" "outW GND " "Pin \"outW\" is stuck at GND" {  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559285804934 "|claptonver1|outW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559285804934 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285805035 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559285806623 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285806730 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1559285807093 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285807093 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285807093 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000          clk " "  25.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285807093 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          exe " "  10.000          exe" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285807093 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       notclk " "  10.000       notclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285807093 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  14.492 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  14.492 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285807093 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  14.492 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  14.492 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285807093 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  14.492 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  14.492 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285807093 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285807093 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285807136 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1559285807226 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285807229 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1559285807263 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285807265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/016/a0163072/CPU/git/claptonver1/output_files/claptonver1.map.smsg " "Generated suppressed messages file /export/home/016/a0163072/CPU/git/claptonver1/output_files/claptonver1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285807520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559285808292 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559285808292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1680 " "Implemented 1680 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559285808490 ""} { "Info" "ICUT_CUT_TM_OPINS" "162 " "Implemented 162 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559285808490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1462 " "Implemented 1462 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559285808490 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559285808490 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1559285808490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559285808490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1107 " "Peak virtual memory: 1107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559285808543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 15:56:48 2019 " "Processing ended: Fri May 31 15:56:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559285808543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559285808543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559285808543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559285808543 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "regclk.qip " "Tcl Script File regclk.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE regclk.qip " "set_global_assignment -name QIP_FILE regclk.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559285809262 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1559285809262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559285809406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559285809409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 15:56:48 2019 " "Processing started: Fri May 31 15:56:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559285809409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559285809409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off claptonver1 -c claptonver1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off claptonver1 -c claptonver1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559285809409 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1559285809465 ""}
{ "Info" "0" "" "Project  = claptonver1" {  } {  } 0 0 "Project  = claptonver1" 0 0 "Fitter" 0 0 1559285809466 ""}
{ "Info" "0" "" "Revision = claptonver1" {  } {  } 0 0 "Revision = claptonver1" 0 0 "Fitter" 0 0 1559285809466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559285809575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559285809578 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "claptonver1 EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"claptonver1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559285809612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559285809655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559285809655 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|wire_pll1_clk\[0\] 69 40 0 0 " "Implementing clock multiplication of 69, clock division of 40, and phase shift of 0 degrees (0 ps) for pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllclk_altpll.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/pllclk_altpll.v" 43 -1 0 } } { "" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559285809693 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|wire_pll1_clk\[1\] 69 40 203 8152 " "Implementing clock multiplication of 69, clock division of 40, and phase shift of 203 degrees (8152 ps) for pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pllclk_altpll.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/pllclk_altpll.v" 43 -1 0 } } { "" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559285809693 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|wire_pll1_clk\[2\] 69 40 180 7246 " "Implementing clock multiplication of 69, clock division of 40, and phase shift of 180 degrees (7246 ps) for pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pllclk_altpll.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/pllclk_altpll.v" 43 -1 0 } } { "" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1559285809693 ""}  } { { "db/pllclk_altpll.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/pllclk_altpll.v" 43 -1 0 } } { "" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1559285809693 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1559285809835 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559285809904 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559285809904 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 4050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559285809910 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 4052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559285809910 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 4054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559285809910 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 4056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559285809910 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 4058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559285809910 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559285809910 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559285809912 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559285810042 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "94 180 " "No exact pin location assignment(s) for 94 pins of 180 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1559285810301 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559285810692 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559285810692 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559285810692 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1559285810692 ""}
{ "Info" "ISTA_SDC_FOUND" "claptonver1.sdc " "Reading SDC File: 'claptonver1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559285810702 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1559285810703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "claptonver1.sdc 44 chatremove2\|out net " "Ignored filter at claptonver1.sdc(44): chatremove2\|out could not be matched with a net" {  } { { "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.sdc" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559285810703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "claptonver1.sdc 44 chatremove3\|out net " "Ignored filter at claptonver1.sdc(44): chatremove3\|out could not be matched with a net" {  } { { "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.sdc" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1559285810703 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 69 -duty_cycle 50.00 -name \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 69 -duty_cycle 50.00 -name \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559285810704 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 69 -phase 202.50 -duty_cycle 50.00 -name \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 69 -phase 202.50 -duty_cycle 50.00 -name \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559285810704 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 69 -phase 180.00 -duty_cycle 50.00 -name \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 69 -phase 180.00 -duty_cycle 50.00 -name \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559285810704 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1559285810704 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1559285810704 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559285810725 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1559285810726 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285810726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285810726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285810726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000          clk " "  25.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285810726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          exe " "  10.000          exe" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285810726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       notclk " "  10.000       notclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285810726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  14.492 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  14.492 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285810726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  14.492 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  14.492 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285810726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  14.492 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  14.492 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1559285810726 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1559285810726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node clkin~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559285810939 ""}  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 4035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559285810939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559285810939 ""}  } { { "db/pllclk_altpll.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/pllclk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559285810939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559285810939 ""}  } { { "db/pllclk_altpll.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/pllclk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559285810939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_3) " "Automatically promoted node pllclk:pllclk_inst\|altpll:altpll_component\|pllclk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559285810939 ""}  } { { "db/pllclk_altpll.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/db/pllclk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559285810939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559285810939 ""}  } { { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 3322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559285810939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559285810939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:proc\|flopr:MEMWB2\|q\[0\] " "Destination node processor:proc\|flopr:MEMWB2\|q\[0\]" {  } { { "flopr.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/flopr.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559285810939 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559285810939 ""}  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559285810939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "regclk  " "Automatically promoted node regclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559285810939 ""}  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559285810939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "invclk  " "Automatically promoted node invclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559285810939 ""}  } { { "claptonver1.v" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559285810939 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559285811325 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559285811328 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559285811328 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559285811332 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559285811338 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559285811342 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559285811342 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559285811344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559285811416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559285811418 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559285811418 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "94 unused 2.5V 0 94 0 " "Number of I/O pins in group: 94 (unused VREF, 2.5V VCCIO, 0 input, 94 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1559285811429 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1559285811429 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1559285811429 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559285811430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559285811430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 35 7 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 35 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559285811430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 30 13 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559285811430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559285811430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559285811430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 11 32 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 11 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559285811430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 10 33 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559285811430 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1559285811430 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559285811430 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1559285811613 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1559285812228 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559285812253 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559285812269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559285813127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559285813384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559285813414 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559285819601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559285819601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559285820096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X22_Y22 X33_Y32 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32" {  } { { "loc" "" { Generic "/export/home/016/a0163072/CPU/git/claptonver1/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} { { 12 { 0 ""} 22 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559285822053 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559285822053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559285827560 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.08 " "Total time spent on timing analysis during the Fitter is 1.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559285827724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559285827744 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559285828070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559285828071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559285828532 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559285829110 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/016/a0163072/CPU/git/claptonver1/output_files/claptonver1.fit.smsg " "Generated suppressed messages file /export/home/016/a0163072/CPU/git/claptonver1/output_files/claptonver1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559285829538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1591 " "Peak virtual memory: 1591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559285830491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 15:57:10 2019 " "Processing ended: Fri May 31 15:57:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559285830491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559285830491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559285830491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559285830491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559285831338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559285831342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 15:57:11 2019 " "Processing started: Fri May 31 15:57:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559285831342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559285831342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off claptonver1 -c claptonver1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off claptonver1 -c claptonver1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559285831343 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "regclk.qip " "Tcl Script File regclk.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE regclk.qip " "set_global_assignment -name QIP_FILE regclk.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559285831392 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1559285831392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1559285831568 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559285832675 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559285832718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "813 " "Peak virtual memory: 813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559285832970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 15:57:12 2019 " "Processing ended: Fri May 31 15:57:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559285832970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559285832970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559285832970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559285832970 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559285833105 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "regclk.qip " "Tcl Script File regclk.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE regclk.qip " "set_global_assignment -name QIP_FILE regclk.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559285833635 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1559285833635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559285833659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559285833662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 15:57:13 2019 " "Processing started: Fri May 31 15:57:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559285833662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285833662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta claptonver1 -c claptonver1 " "Command: quartus_sta claptonver1 -c claptonver1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285833662 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1559285833691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285833821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285833821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285833855 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285833855 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559285834173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559285834173 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559285834173 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834173 ""}
{ "Info" "ISTA_SDC_FOUND" "claptonver1.sdc " "Reading SDC File: 'claptonver1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834192 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "claptonver1.sdc 44 chatremove2\|out net " "Ignored filter at claptonver1.sdc(44): chatremove2\|out could not be matched with a net" {  } { { "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.sdc" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "claptonver1.sdc 44 chatremove3\|out net " "Ignored filter at claptonver1.sdc(44): chatremove3\|out could not be matched with a net" {  } { { "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.sdc" "" { Text "/export/home/016/a0163072/CPU/git/claptonver1/claptonver1.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834195 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 69 -duty_cycle 50.00 -name \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 69 -duty_cycle 50.00 -name \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559285834196 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 69 -phase 202.50 -duty_cycle 50.00 -name \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 69 -phase 202.50 -duty_cycle 50.00 -name \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559285834196 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 69 -phase 180.00 -duty_cycle 50.00 -name \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 69 -phase 180.00 -duty_cycle 50.00 -name \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559285834196 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834216 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1559285834217 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559285834249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.821 " "Worst-case setup slack is 0.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.821               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.821               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.957               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.957               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.015               0.000 clk  " "    3.015               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.088               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.088               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.202               0.000 notclk  " "    9.202               0.000 notclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.894               0.000 altera_reserved_tck  " "   44.894               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.397 " "Worst-case hold slack is 0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.397               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 altera_reserved_tck  " "    0.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 clk  " "    0.418               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 notclk  " "    0.448               0.000 notclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.221               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.221               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.337               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.337               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.266 " "Worst-case recovery slack is 96.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.266               0.000 altera_reserved_tck  " "   96.266               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.243 " "Worst-case removal slack is 1.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.243               0.000 altera_reserved_tck  " "    1.243               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.741 " "Worst-case minimum pulse width slack is 4.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.741               0.000 notclk  " "    4.741               0.000 notclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 exe  " "    6.000               0.000 exe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.952               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.952               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.984               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.984               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.008               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.008               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.259               0.000 clk  " "   12.259               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.579               0.000 altera_reserved_tck  " "   49.579               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285834339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834339 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285834562 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285834562 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285834562 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285834562 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.160 ns " "Worst Case Available Settling Time: 14.160 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285834562 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285834562 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834562 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559285834574 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285834592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.537 " "Worst-case setup slack is 1.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.537               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.537               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.456               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.456               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.174               0.000 clk  " "    3.174               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.541               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.541               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.321               0.000 notclk  " "    9.321               0.000 notclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.566               0.000 altera_reserved_tck  " "   45.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.326               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 altera_reserved_tck  " "    0.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk  " "    0.355               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 notclk  " "    0.383               0.000 notclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.074               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.074               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.338               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.338               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.689 " "Worst-case recovery slack is 96.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.689               0.000 altera_reserved_tck  " "   96.689               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.097 " "Worst-case removal slack is 1.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.097               0.000 altera_reserved_tck  " "    1.097               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.794 " "Worst-case minimum pulse width slack is 4.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.794               0.000 notclk  " "    4.794               0.000 notclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 exe  " "    6.000               0.000 exe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.789               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.789               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.860               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.860               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.878               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.878               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.283               0.000 clk  " "   12.283               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.451               0.000 altera_reserved_tck  " "   49.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835345 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285835545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285835545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285835545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285835545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.024 ns " "Worst Case Available Settling Time: 16.024 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285835545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285835545 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835545 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559285835558 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.894 " "Worst-case setup slack is 3.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.894               0.000 clk  " "    3.894               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.031               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.031               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.490               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.490               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.595               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.595               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.642               0.000 notclk  " "    9.642               0.000 notclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.803               0.000 altera_reserved_tck  " "   47.803               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.170               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 altera_reserved_tck  " "    0.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 notclk  " "    0.197               0.000 notclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.691               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.691               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.259               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.259               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.087 " "Worst-case recovery slack is 98.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.087               0.000 altera_reserved_tck  " "   98.087               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.576 " "Worst-case removal slack is 0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 altera_reserved_tck  " "    0.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.741 " "Worst-case minimum pulse width slack is 4.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.741               0.000 notclk  " "    4.741               0.000 notclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 exe  " "    6.000               0.000 exe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.877               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.877               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.932               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.932               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.938               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.938               0.000 pllclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.950               0.000 clk  " "   11.950               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.463               0.000 altera_reserved_tck  " "   49.463               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559285835819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285835819 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285836095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285836095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285836095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285836095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.904 ns " "Worst Case Available Settling Time: 19.904 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285836095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559285836095 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285836095 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285836637 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285836651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "874 " "Peak virtual memory: 874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559285836865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 15:57:16 2019 " "Processing ended: Fri May 31 15:57:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559285836865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559285836865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559285836865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285836865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559285837707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559285837709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 15:57:17 2019 " "Processing started: Fri May 31 15:57:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559285837709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559285837709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off claptonver1 -c claptonver1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off claptonver1 -c claptonver1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1559285837709 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "regclk.qip " "Tcl Script File regclk.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE regclk.qip " "set_global_assignment -name QIP_FILE regclk.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1559285837831 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1559285837831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1559285838012 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_7_1200mv_100c_slow.vo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_7_1200mv_100c_slow.vo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559285838651 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_7_1200mv_-40c_slow.vo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_7_1200mv_-40c_slow.vo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559285838816 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_min_1200mv_-40c_fast.vo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_min_1200mv_-40c_fast.vo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559285838982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1.vo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1.vo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559285839166 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_7_1200mv_100c_v_slow.sdo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_7_1200mv_100c_v_slow.sdo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559285839303 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_7_1200mv_-40c_v_slow.sdo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_7_1200mv_-40c_v_slow.sdo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559285839438 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_min_1200mv_-40c_v_fast.sdo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_min_1200mv_-40c_v_fast.sdo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559285839570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "claptonver1_v.sdo /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/ simulation " "Generated file claptonver1_v.sdo in folder \"/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1559285839704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1071 " "Peak virtual memory: 1071 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559285840441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 15:57:20 2019 " "Processing ended: Fri May 31 15:57:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559285840441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559285840441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559285840441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559285840441 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1559285840639 ""}
