// Seed: 2680938898
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_10 = !id_6;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output tri id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wire id_5,
    output wand id_6,
    output tri id_7,
    output supply0 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input wand id_11,
    input tri id_12,
    input tri0 id_13,
    input uwire id_14,
    input wor id_15,
    input tri1 id_16,
    output tri id_17,
    input supply1 id_18
);
  wire id_20;
  wor  id_21;
  assign id_21 = id_12;
  xor (id_4, id_11, id_14, id_13, id_3, id_9, id_12, id_5, id_21, id_18, id_0);
  module_0(
      id_20, id_20, id_20, id_20, id_20, id_20, id_20, id_20, id_20, id_20
  );
endmodule
