hello_afu.json

common/sv/altera/altchip_id_arria10.sv
common/vhdl/altera/drm_all_components.vhd
common/vhdl/altera/online_test_package.vhd
common/vhdl/altera/xip8001b_arria10_stratix10.vhd

controller/rtl/syn/top_drm_controller.sv
controller/rtl/core/drm_ip_controller.v
controller/rtl/core/drm_ip_controller.vhd

User_IP/rtl/activator/core/drm_ip_activator_package_0x1003000e00010001.vhd
User_IP/rtl/activator/core/drm_ip_activator_0x1003000e00010001.vhd
User_IP/rtl/activator/core/drm_ip_activator_0x1003000e00010001.v
User_IP/rtl/activator/syn/top_drm_activator_0x1003000e00010001.vhd
User_IP/rtl/activator/syn/top_drm_activator_0x1003000e00010001.sv
User_IP/rtl/user_ip.v

ccip_axi4lite_bridge.v
afu.sv
ccip_interface_reg.sv
ccip_std_afu.sv
