{
  "design": {
    "design_info": {
      "boundary_crc": "0xF05933995EA0BCA7",
      "device": "xc7z020clg400-2",
      "gen_directory": "../../../../urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver",
      "name": "urllc_fifo_receiver",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "urllc_fifo_core_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      }
    },
    "ports": {
      "clk_pl_50M": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "receiver_ad_sel1": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "receiver_ad_clk_60M": {
        "type": "clk",
        "direction": "O"
      },
      "receiver_da": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "receiver_da_clk_60M": {
        "type": "clk",
        "direction": "O"
      }
    },
    "components": {
      "urllc_fifo_core_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "urllc_fifo_core.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "urllc_fifo_core.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "urllc_fifo_core.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "urllc_fifo_core.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          }
        },
        "ports": {
          "ad": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "clk_ad_static": {
            "type": "clk",
            "direction": "O"
          },
          "clk_da_dynamic": {
            "type": "clk",
            "direction": "O"
          },
          "da": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk_pl_50M": {
            "type": "clk",
            "direction": "I"
          }
        },
        "post_compiled_compname": "urllc_fifo_core_inst_1",
        "architecture": "zynq",
        "variant_info": {
          "urllc_fifo_core.bd": {
            "scoped_diagram": "urllc_fifo_core_inst_1.bd",
            "design_checksum": "0x4A47FEDC",
            "ref_name": "urllc_fifo_core",
            "ref_subinst_path": "urllc_fifo_receiver_urllc_fifo_core_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      }
    },
    "interface_nets": {
      "urllc_fifo_core_0_DDR": {
        "interface_ports": [
          "DDR",
          "urllc_fifo_core_0/DDR"
        ]
      },
      "urllc_fifo_core_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "urllc_fifo_core_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "clk_pl_50M_1": {
        "ports": [
          "clk_pl_50M",
          "urllc_fifo_core_0/clk_pl_50M"
        ]
      },
      "receiver_ad_sel1_1": {
        "ports": [
          "receiver_ad_sel1",
          "urllc_fifo_core_0/ad"
        ]
      },
      "urllc_fifo_core_0_clk_ad_static": {
        "ports": [
          "urllc_fifo_core_0/clk_ad_static",
          "receiver_da_clk_60M"
        ]
      },
      "urllc_fifo_core_0_clk_da_dynamic": {
        "ports": [
          "urllc_fifo_core_0/clk_da_dynamic",
          "receiver_ad_clk_60M"
        ]
      },
      "urllc_fifo_core_0_da": {
        "ports": [
          "urllc_fifo_core_0/da",
          "receiver_da"
        ]
      }
    },
    "addressing": {
      "/urllc_fifo_core_0/core/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/urllc_fifo_core_0/core/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/urllc_fifo_core_0/core/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/urllc_fifo_core_0/core/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "256M"
              },
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/urllc_fifo_core_0/core/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x10000000",
                "range": "256M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/urllc_fifo_core_0/core/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "256M"
              },
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/urllc_fifo_core_0/core/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x10000000",
                "range": "256M"
              }
            }
          }
        }
      }
    }
  }
}