TRACE::2020-02-26.20:43:50::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:43:50::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:43:50::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:43:55::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:43:55::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:43:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:43:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-26.20:44:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-02-26.20:44:03::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_AXI_Project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_AXI_Project",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_AXI_Project.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-02-26.20:44:03::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_AXI_Project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_AXI_Project",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_AXI_Project.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_AXI_Project",
	"systems":	[{
			"systemName":	"eFPGA_AXI_Project",
			"systemDesc":	"eFPGA_AXI_Project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_AXI_Project"
		}]
}
TRACE::2020-02-26.20:44:03::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-02-26.20:44:03::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-26.20:44:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-26.20:44:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-26.20:44:03::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:03::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:03::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:03::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:03::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:03::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:03::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:03::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:03::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:03::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:03::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:03::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:03::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-02-26.20:44:03::SCWPlatform::Generating the sources  .
TRACE::2020-02-26.20:44:03::SCWBDomain::Generating boot domain sources.
TRACE::2020-02-26.20:44:03::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-02-26.20:44:03::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:03::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:03::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:03::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:03::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:03::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:03::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-26.20:44:03::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:03::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:03::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:03::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:03::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:03::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:03::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-26.20:44:03::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-26.20:44:04::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-26.20:44:04::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-26.20:44:25::SCWPlatform::Generating sources Done.
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-02-26.20:44:25::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-02-26.20:44:25::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-02-26.20:44:25::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-26.20:44:25::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-26.20:44:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.20:44:25::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_AXI_Project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_AXI_Project",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_AXI_Project.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_AXI_Project",
	"systems":	[{
			"systemName":	"eFPGA_AXI_Project",
			"systemDesc":	"eFPGA_AXI_Project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_AXI_Project",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0cf7cbdd7abae1412a19eb65b96c35f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:25::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_AXI_Project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_AXI_Project",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_AXI_Project.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_AXI_Project",
	"systems":	[{
			"systemName":	"eFPGA_AXI_Project",
			"systemDesc":	"eFPGA_AXI_Project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_AXI_Project",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0cf7cbdd7abae1412a19eb65b96c35f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-26.20:44:25::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-26.20:44:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-26.20:44:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-26.20:44:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:26::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-26.20:44:26::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-26.20:44:26::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:26::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:26::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:26::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:26::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:26::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:26::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_AXI_Project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_AXI_Project",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_AXI_Project.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_AXI_Project",
	"systems":	[{
			"systemName":	"eFPGA_AXI_Project",
			"systemDesc":	"eFPGA_AXI_Project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_AXI_Project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0cf7cbdd7abae1412a19eb65b96c35f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:26::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:26::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-26.20:44:26::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-02-26.20:44:30::SCWPlatform::Started generating the artifacts platform eFPGA_AXI_Project
TRACE::2020-02-26.20:44:30::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-26.20:44:30::SCWPlatform::Started generating the artifacts for system configuration eFPGA_AXI_Project
LOG::2020-02-26.20:44:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-26.20:44:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-26.20:44:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-26.20:44:30::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-02-26.20:44:30::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-26.20:44:30::SCWSystem::Not a boot domain 
LOG::2020-02-26.20:44:30::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-26.20:44:30::SCWDomain::Generating domain artifcats
TRACE::2020-02-26.20:44:30::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-26.20:44:30::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/export/eFPGA_AXI_Project/sw/eFPGA_AXI_Project/qemu/
TRACE::2020-02-26.20:44:30::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/export/eFPGA_AXI_Project/sw/eFPGA_AXI_Project/standalone_domain/qemu/
TRACE::2020-02-26.20:44:30::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-26.20:44:30::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-02-26.20:44:30::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-02-26.20:44:30::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-26.20:44:30::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-26.20:44:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.20:44:30::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-26.20:44:30::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-26.20:44:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-26.20:44:30::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-02-26.20:44:30::SCWMssOS::skipping the bsp build ... 
TRACE::2020-02-26.20:44:30::SCWMssOS::Copying to export directory.
TRACE::2020-02-26.20:44:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-26.20:44:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-02-26.20:44:30::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-02-26.20:44:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-26.20:44:30::SCWSystem::Completed Processing the sysconfig eFPGA_AXI_Project
LOG::2020-02-26.20:44:30::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_AXI_Project
TRACE::2020-02-26.20:44:30::SCWPlatform::Started preparing the platform 
TRACE::2020-02-26.20:44:30::SCWSystem::Writing the bif file for system config eFPGA_AXI_Project
TRACE::2020-02-26.20:44:30::SCWSystem::dir created 
TRACE::2020-02-26.20:44:30::SCWSystem::Writing the bif 
TRACE::2020-02-26.20:44:30::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-26.20:44:30::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-26.20:44:30::SCWPlatform::Completed generating the platform
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:30::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_AXI_Project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_AXI_Project",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_AXI_Project.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_AXI_Project",
	"systems":	[{
			"systemName":	"eFPGA_AXI_Project",
			"systemDesc":	"eFPGA_AXI_Project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_AXI_Project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0cf7cbdd7abae1412a19eb65b96c35f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cd4893e77f5149e0053769d8fe02597",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-26.20:44:30::SCWPlatform::updated the xpfm file.
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_AXI_Project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_AXI_Project",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_AXI_Project.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_AXI_Project",
	"systems":	[{
			"systemName":	"eFPGA_AXI_Project",
			"systemDesc":	"eFPGA_AXI_Project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_AXI_Project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0cf7cbdd7abae1412a19eb65b96c35f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cd4893e77f5149e0053769d8fe02597",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_AXI_Project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_AXI_Project",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_AXI_Project.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_AXI_Project",
	"systems":	[{
			"systemName":	"eFPGA_AXI_Project",
			"systemDesc":	"eFPGA_AXI_Project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_AXI_Project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0cf7cbdd7abae1412a19eb65b96c35f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cd4893e77f5149e0053769d8fe02597",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-02-26.20:44:36::SCWPlatform::Started generating the artifacts platform eFPGA_AXI_Project
TRACE::2020-02-26.20:44:36::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-26.20:44:36::SCWPlatform::Started generating the artifacts for system configuration eFPGA_AXI_Project
LOG::2020-02-26.20:44:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-26.20:44:36::SCWDomain::Generating domain artifcats
TRACE::2020-02-26.20:44:36::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-26.20:44:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/export/eFPGA_AXI_Project/sw/eFPGA_AXI_Project/qemu/
TRACE::2020-02-26.20:44:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/export/eFPGA_AXI_Project/sw/eFPGA_AXI_Project/standalone_domain/qemu/
TRACE::2020-02-26.20:44:36::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-26.20:44:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-26.20:44:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-26.20:44:36::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-02-26.20:44:36::SCWMssOS::skipping the bsp build ... 
TRACE::2020-02-26.20:44:36::SCWMssOS::Copying to export directory.
TRACE::2020-02-26.20:44:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-26.20:44:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-02-26.20:44:36::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-02-26.20:44:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-26.20:44:36::SCWSystem::Completed Processing the sysconfig eFPGA_AXI_Project
LOG::2020-02-26.20:44:36::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_AXI_Project
TRACE::2020-02-26.20:44:36::SCWPlatform::Started preparing the platform 
TRACE::2020-02-26.20:44:36::SCWSystem::Writing the bif file for system config eFPGA_AXI_Project
TRACE::2020-02-26.20:44:36::SCWSystem::dir created 
TRACE::2020-02-26.20:44:36::SCWSystem::Writing the bif 
TRACE::2020-02-26.20:44:36::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-26.20:44:36::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-26.20:44:36::SCWPlatform::Completed generating the platform
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:44:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:44:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:44:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-26.20:44:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:44:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:44:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:44:36::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_AXI_Project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_AXI_Project",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_AXI_Project.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_AXI_Project",
	"systems":	[{
			"systemName":	"eFPGA_AXI_Project",
			"systemDesc":	"eFPGA_AXI_Project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_AXI_Project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0cf7cbdd7abae1412a19eb65b96c35f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cd4893e77f5149e0053769d8fe02597",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-26.20:44:36::SCWPlatform::updated the xpfm file.
TRACE::2020-02-26.20:45:12::SCWPlatform::Clearing the existing platform
TRACE::2020-02-26.20:45:12::SCWSystem::Clearing the existing sysconfig
TRACE::2020-02-26.20:45:12::SCWBDomain::clearing the fsbl build
TRACE::2020-02-26.20:45:12::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:12::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:12::SCWSystem::Clearing the domains completed.
TRACE::2020-02-26.20:45:12::SCWPlatform::Clearing the opened hw db.
TRACE::2020-02-26.20:45:12::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:12::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:12::SCWPlatform:: Platform location is C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:12::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:12::SCWPlatform::Removing the HwDB with name C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:12::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:12::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:12::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:12::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:12::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-26.20:45:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWReader::Active system found as  eFPGA_AXI_Project
TRACE::2020-02-26.20:45:19::SCWReader::Handling sysconfig eFPGA_AXI_Project
TRACE::2020-02-26.20:45:19::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-26.20:45:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-26.20:45:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:19::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:19::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:19::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:19::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:19::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-26.20:45:19::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-26.20:45:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.20:45:19::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:19::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:19::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:45:19::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:19::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:19::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:45:19::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-02-26.20:45:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-26.20:45:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:19::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:19::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:45:19::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWReader::No isolation master present  
TRACE::2020-02-26.20:45:19::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-26.20:45:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-26.20:45:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:19::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:19::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:19::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:45:19::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-26.20:45:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.20:45:19::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-26.20:45:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:19::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:19::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:45:19::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWReader::No isolation master present  
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:19::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:19::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:45:19::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:19::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:19::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:45:19::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::In reload Mss file.
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:19::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:19::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-26.20:45:19::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-26.20:45:19::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-26.20:45:19::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-26.20:45:19::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-26.20:45:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.20:45:19::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:20::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:20::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:45:20::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:20::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:20::SCWMssOS::In reload Mss file.
TRACE::2020-02-26.20:45:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:20::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:20::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:45:20::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:20::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:20::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:20::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-26.20:45:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.20:45:20::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:20::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:20::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:20::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:20::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:45:20::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:45:20::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:45:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:45:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:45:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:45:20::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:20::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:45:20::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:45:20::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:02::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:02::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:02::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:02::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:02::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:02::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:02::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:02::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:02::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:02::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:02::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-26.20:46:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.20:46:02::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:07::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:15::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:15::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:15::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:15::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:15::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:15::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:18::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:18::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:18::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:18::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:18::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:18::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:18::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:18::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:18::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:18::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:18::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:18::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:18::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:18::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:54::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:54::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:54::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:54::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:54::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:54::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_AXI_Project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_AXI_Project",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_AXI_Project.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_AXI_Project",
	"systems":	[{
			"systemName":	"eFPGA_AXI_Project",
			"systemDesc":	"eFPGA_AXI_Project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_AXI_Project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0cf7cbdd7abae1412a19eb65b96c35f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cd4893e77f5149e0053769d8fe02597",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:54::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:54::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:54::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::In reload Mss file.
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:54::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:54::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:54::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-26.20:46:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.20:46:54::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:54::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:54::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:54::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:54::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:54::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:54::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:54::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:54::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:54::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:54::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:54::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:54::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:54::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:54::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:54::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:46:54::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:46:54::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:46:54::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:46:54::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-26.20:46:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.20:46:54::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:46:54::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-26.20:46:54::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-02-26.20:46:57::SCWMssOS::Removing file C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
TRACE::2020-02-26.20:47:13::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:13::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:13::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:13::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:47:13::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:47:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:47:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:47:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:47:13::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:13::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-26.20:47:13::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-26.20:47:13::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-26.20:47:13::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-26.20:47:13::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:13::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:13::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:13::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-26.20:47:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.20:47:13::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWMssOS::In reload Mss file.
TRACE::2020-02-26.20:47:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:47:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:47:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:47:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:47:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-26.20:47:22::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-26.20:47:22::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-26.20:47:22::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-26.20:47:22::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-26.20:47:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.20:47:22::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:47:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:47:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:47:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:47:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:47:22::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:47:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:47:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:47:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:47:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:47:22::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:47:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:47:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:47:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:47:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:47:22::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:47:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:47:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:47:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:47:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:47:22::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:47:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:47:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:47:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:47:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:47:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:47:22::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:47:22::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-02-26.20:48:36::SCWPlatform::Started generating the artifacts platform eFPGA_AXI_Project
TRACE::2020-02-26.20:48:36::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-26.20:48:36::SCWPlatform::Started generating the artifacts for system configuration eFPGA_AXI_Project
LOG::2020-02-26.20:48:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-26.20:48:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-26.20:48:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-26.20:48:36::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-02-26.20:48:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:48:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:48:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:48:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:48:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:48:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:48:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:48:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:48:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:48:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:48:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:48:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:48:36::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-26.20:48:36::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-26.20:48:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-26.20:48:36::SCWBDomain::System Command Ran  C:&  cd  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl & make 
TRACE::2020-02-26.20:48:37::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-02-26.20:48:37::SCWBDomain::make[1]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-26.20:48:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-26.20:48:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-26.20:48:38::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-26.20:48:38::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:38::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:38::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-02-26.20:48:38::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:38::SCWBDomain::coresightps_dcc_v1_6/src'

TRACE::2020-02-26.20:48:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-26.20:48:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-26.20:48:38::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-26.20:48:38::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:39::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:39::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-02-26.20:48:39::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:39::SCWBDomain::cpu_cortexa9_v2_8/src'

TRACE::2020-02-26.20:48:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-26.20:48:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-26.20:48:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-26.20:48:39::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:39::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:39::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-02-26.20:48:39::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:39::SCWBDomain::ddrps_v1_0/src'

TRACE::2020-02-26.20:48:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-26.20:48:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:48:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:48:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:40::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:40::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-02-26.20:48:40::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:40::SCWBDomain::devcfg_v3_5/src'

TRACE::2020-02-26.20:48:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-26.20:48:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-26.20:48:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-26.20:48:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:41::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:41::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-02-26.20:48:41::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:41::SCWBDomain::dmaps_v2_5/src'

TRACE::2020-02-26.20:48:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/eFPGA_AXI_Core1_v1_0/src"

TRACE::2020-02-26.20:48:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/eFPGA_AXI_Core1_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-26.20:48:41::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-26.20:48:41::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:41::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:41::SCWBDomain::/eFPGA_AXI_Core1_v1_0/src'

TRACE::2020-02-26.20:48:42::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:42::SCWBDomain::eFPGA_AXI_Core1_v1_0/src'

TRACE::2020-02-26.20:48:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-26.20:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:48:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:48:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:42::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:42::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-02-26.20:48:42::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:42::SCWBDomain::gpiops_v3_6/src'

TRACE::2020-02-26.20:48:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-26.20:48:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:48:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:48:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:43::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:43::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-02-26.20:48:43::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:43::SCWBDomain::iicps_v3_10/src'

TRACE::2020-02-26.20:48:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-26.20:48:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:48:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:48:43::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:43::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:43::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-02-26.20:48:43::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:43::SCWBDomain::qspips_v3_6/src'

TRACE::2020-02-26.20:48:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-26.20:48:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:48:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:48:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:44::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:44::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-02-26.20:48:44::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:44::SCWBDomain::scugic_v4_1/src'

TRACE::2020-02-26.20:48:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-26.20:48:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-26.20:48:44::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-26.20:48:44::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:44::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:44::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-02-26.20:48:45::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:45::SCWBDomain::scutimer_v2_1/src'

TRACE::2020-02-26.20:48:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-26.20:48:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:48:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:48:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:45::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:45::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-02-26.20:48:45::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:45::SCWBDomain::scuwdt_v2_1/src'

TRACE::2020-02-26.20:48:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-26.20:48:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-26.20:48:45::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-26.20:48:45::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:46::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:46::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-02-26.20:48:46::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:46::SCWBDomain::sdps_v3_8/src'

TRACE::2020-02-26.20:48:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-26.20:48:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-26.20:48:46::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-26.20:48:46::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:46::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:46::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-02-26.20:48:47::SCWBDomain::make[3]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:47::SCWBDomain::/standalone_v7_1/src/profile'

TRACE::2020-02-26.20:48:47::SCWBDomain::make[3]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:47::SCWBDomain::standalone_v7_1/src/profile'

TRACE::2020-02-26.20:48:47::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:47::SCWBDomain::standalone_v7_1/src'

TRACE::2020-02-26.20:48:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-26.20:48:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:48:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:48:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:48::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:48::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-02-26.20:48:48::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:48::SCWBDomain::uartps_v3_8/src'

TRACE::2020-02-26.20:48:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-26.20:48:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-26.20:48:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-26.20:48:48::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:48::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:48::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-02-26.20:48:48::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:48::SCWBDomain::usbps_v2_4/src'

TRACE::2020-02-26.20:48:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-26.20:48:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:48:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:48:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:49::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:49::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-02-26.20:48:49::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:49::SCWBDomain::xadcps_v2_3/src'

TRACE::2020-02-26.20:48:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-26.20:48:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:48:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:48:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:49::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:49::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-02-26.20:48:50::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:50::SCWBDomain::xilffs_v4_2/src'

TRACE::2020-02-26.20:48:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-26.20:48:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:48:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:48:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:50::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:50::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-02-26.20:48:50::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:50::SCWBDomain::xilrsa_v1_5/src'

TRACE::2020-02-26.20:48:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-26.20:48:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-26.20:48:50::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-26.20:48:50::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:51::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:51::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-02-26.20:48:51::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-02-26.20:48:52::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:52::SCWBDomain::coresightps_dcc_v1_6/src'

TRACE::2020-02-26.20:48:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-26.20:48:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-26.20:48:52::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-26.20:48:52::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:53::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:53::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-02-26.20:48:53::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-02-26.20:48:53::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:53::SCWBDomain::cpu_cortexa9_v2_8/src'

TRACE::2020-02-26.20:48:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-26.20:48:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-26.20:48:53::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-26.20:48:53::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-26.20:48:53::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:53::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-02-26.20:48:53::SCWBDomain::"Compiling ddrps"

TRACE::2020-02-26.20:48:54::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:54::SCWBDomain::ddrps_v1_0/src'

TRACE::2020-02-26.20:48:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-26.20:48:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:48:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:48:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-26.20:48:54::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:48:54::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-02-26.20:48:54::SCWBDomain::"Compiling devcfg"

TRACE::2020-02-26.20:48:59::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:48:59::SCWBDomain::devcfg_v3_5/src'

TRACE::2020-02-26.20:48:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-26.20:48:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-26.20:48:59::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-26.20:48:59::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-26.20:49:00::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:49:00::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-02-26.20:49:00::SCWBDomain::"Compiling dmaps"

TRACE::2020-02-26.20:49:05::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:49:05::SCWBDomain::dmaps_v2_5/src'

TRACE::2020-02-26.20:49:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/eFPGA_AXI_Core1_v1_0/src"

TRACE::2020-02-26.20:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/eFPGA_AXI_Core1_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-26.20:49:05::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-26.20:49:05::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:49:05::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:49:05::SCWBDomain::/eFPGA_AXI_Core1_v1_0/src'

TRACE::2020-02-26.20:49:06::SCWBDomain::"Compiling eFPGA_AXI_Core1..."

TRACE::2020-02-26.20:49:07::SCWBDomain::make[3]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:49:07::SCWBDomain::/eFPGA_AXI_Core1_v1_0/src'

TRACE::2020-02-26.20:49:07::SCWBDomain::make[3]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:49:07::SCWBDomain::eFPGA_AXI_Core1_v1_0/src'

TRACE::2020-02-26.20:49:07::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:49:07::SCWBDomain::eFPGA_AXI_Core1_v1_0/src'

TRACE::2020-02-26.20:49:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-26.20:49:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:49:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:49:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-26.20:49:07::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:49:07::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-02-26.20:49:08::SCWBDomain::"Compiling gpiops"

TRACE::2020-02-26.20:49:14::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:49:14::SCWBDomain::gpiops_v3_6/src'

TRACE::2020-02-26.20:49:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-26.20:49:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:49:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:49:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-26.20:49:14::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:49:14::SCWBDomain::/iicps_v3_10/src'

TRACE::2020-02-26.20:49:14::SCWBDomain::"Compiling iicps"

TRACE::2020-02-26.20:49:22::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:49:22::SCWBDomain::iicps_v3_10/src'

TRACE::2020-02-26.20:49:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-26.20:49:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:49:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:49:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-26.20:49:22::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:49:22::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-02-26.20:49:22::SCWBDomain::"Compiling qspips"

TRACE::2020-02-26.20:49:30::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:49:30::SCWBDomain::qspips_v3_6/src'

TRACE::2020-02-26.20:49:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-26.20:49:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:49:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:49:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-26.20:49:30::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:49:30::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-02-26.20:49:30::SCWBDomain::"Compiling scugic"

TRACE::2020-02-26.20:49:36::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:49:36::SCWBDomain::scugic_v4_1/src'

TRACE::2020-02-26.20:49:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-26.20:49:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-26.20:49:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-26.20:49:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:49:37::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:49:37::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-02-26.20:49:37::SCWBDomain::"Compiling scutimer"

TRACE::2020-02-26.20:49:40::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:49:40::SCWBDomain::scutimer_v2_1/src'

TRACE::2020-02-26.20:49:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-26.20:49:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:49:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:49:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-26.20:49:41::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:49:41::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-02-26.20:49:41::SCWBDomain::"Compiling scuwdt"

TRACE::2020-02-26.20:49:44::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:49:44::SCWBDomain::scuwdt_v2_1/src'

TRACE::2020-02-26.20:49:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-26.20:49:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-26.20:49:44::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-26.20:49:44::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-02-26.20:49:44::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:49:44::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-02-26.20:49:45::SCWBDomain::"Compiling sdps"

TRACE::2020-02-26.20:49:49::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:49:49::SCWBDomain::sdps_v3_8/src'

TRACE::2020-02-26.20:49:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-26.20:49:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-26.20:49:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-26.20:49:50::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:49:50::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:49:50::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-02-26.20:49:50::SCWBDomain::"Compiling standalone"

TRACE::2020-02-26.20:50:19::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:50:19::SCWBDomain::standalone_v7_1/src'

TRACE::2020-02-26.20:50:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-26.20:50:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:50:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:50:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-26.20:50:19::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:50:19::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-02-26.20:50:19::SCWBDomain::"Compiling uartps"

TRACE::2020-02-26.20:50:32::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:50:32::SCWBDomain::uartps_v3_8/src'

TRACE::2020-02-26.20:50:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-26.20:50:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-26.20:50:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-26.20:50:32::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-26.20:50:32::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:50:32::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-02-26.20:50:33::SCWBDomain::"Compiling usbps"

TRACE::2020-02-26.20:50:41::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:50:41::SCWBDomain::usbps_v2_4/src'

TRACE::2020-02-26.20:50:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-26.20:50:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:50:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:50:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-26.20:50:42::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:50:42::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-02-26.20:50:42::SCWBDomain::"Compiling xadcps"

TRACE::2020-02-26.20:50:48::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:50:48::SCWBDomain::xadcps_v2_3/src'

TRACE::2020-02-26.20:50:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-26.20:50:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:50:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:50:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-26.20:50:49::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:50:49::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-02-26.20:50:49::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-02-26.20:50:56::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:50:56::SCWBDomain::xilffs_v4_2/src'

TRACE::2020-02-26.20:50:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-26.20:50:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:50:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:50:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-26.20:50:56::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-02-26.20:50:56::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-02-26.20:50:56::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2020-02-26.20:50:56::SCWBDomain::xilrsa_v1_5/src'

TRACE::2020-02-26.20:50:57::SCWBDomain::'Finished building libraries'

TRACE::2020-02-26.20:50:57::SCWBDomain::make[1]: Leaving directory 'C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-26.20:50:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-26.20:50:57::SCWBDomain::include -I.

TRACE::2020-02-26.20:50:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-26.20:50:58::SCWBDomain::9_0/include -I.

TRACE::2020-02-26.20:50:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-26.20:50:59::SCWBDomain::0/include -I.

TRACE::2020-02-26.20:50:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-02-26.20:50:59::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-02-26.20:51:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-26.20:51:00::SCWBDomain::0/include -I.

TRACE::2020-02-26.20:51:01::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-02-26.20:51:01::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-02-26.20:51:02::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-26.20:51:02::SCWBDomain::9_0/include -I.

TRACE::2020-02-26.20:51:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-26.20:51:03::SCWBDomain::0/include -I.

TRACE::2020-02-26.20:51:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-26.20:51:04::SCWBDomain::9_0/include -I.

TRACE::2020-02-26.20:51:05::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-02-26.20:51:05::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-02-26.20:51:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-26.20:51:06::SCWBDomain::9_0/include -I.

TRACE::2020-02-26.20:51:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-02-26.20:51:07::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-02-26.20:51:09::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-02-26.20:51:09::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-02-26.20:51:09::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-02-26.20:51:09::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-02-26.20:51:09::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-02-26.20:51:10::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-26.20:51:10::SCWSystem::Not a boot domain 
LOG::2020-02-26.20:51:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-26.20:51:10::SCWDomain::Generating domain artifcats
TRACE::2020-02-26.20:51:10::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-26.20:51:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/export/eFPGA_AXI_Project/sw/eFPGA_AXI_Project/qemu/
TRACE::2020-02-26.20:51:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/export/eFPGA_AXI_Project/sw/eFPGA_AXI_Project/standalone_domain/qemu/
TRACE::2020-02-26.20:51:10::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-26.20:51:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:51:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:51:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:51:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:51:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:51:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:51:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:51:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:51:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:51:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:51:10::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:51:10::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:51:10::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:51:10::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-26.20:51:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.20:51:10::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:51:10::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-26.20:51:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:51:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-26.20:51:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-26.20:51:10::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-02-26.20:51:10::SCWMssOS::doing bsp build ... 
TRACE::2020-02-26.20:51:10::SCWMssOS::System Command Ran  C: & cd  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-02-26.20:51:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-26.20:51:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-26.20:51:11::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-26.20:51:11::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-26.20:51:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-26.20:51:11::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-26.20:51:11::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-26.20:51:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-26.20:51:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-26.20:51:12::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-26.20:51:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:51:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:51:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-26.20:51:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-26.20:51:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-26.20:51:13::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/eFPGA_AXI_Core1_v1_0/src"

TRACE::2020-02-26.20:51:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/eFPGA_AXI_Core1_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-26.20:51:14::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-26.20:51:14::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-26.20:51:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:51:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:51:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-26.20:51:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:51:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:51:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-26.20:51:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:51:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:51:16::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-26.20:51:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:51:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:51:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-26.20:51:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-26.20:51:17::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-26.20:51:17::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-26.20:51:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:51:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:51:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-26.20:51:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-26.20:51:19::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-26.20:51:19::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-26.20:51:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-26.20:51:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-26.20:51:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-26.20:51:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:51:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:51:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-26.20:51:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-26.20:51:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-26.20:51:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-26.20:51:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-26.20:51:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-26.20:51:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-26.20:51:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-26.20:51:23::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-26.20:51:23::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:24::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-02-26.20:51:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-26.20:51:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-26.20:51:26::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-26.20:51:26::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:26::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-02-26.20:51:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-26.20:51:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-26.20:51:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-26.20:51:26::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:27::SCWMssOS::"Compiling ddrps"

TRACE::2020-02-26.20:51:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-26.20:51:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:51:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:51:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-26.20:51:28::SCWMssOS::"Compiling devcfg"

TRACE::2020-02-26.20:51:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-26.20:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-26.20:51:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-26.20:51:37::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:37::SCWMssOS::"Compiling dmaps"

TRACE::2020-02-26.20:51:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/eFPGA_AXI_Core1_v1_0/src"

TRACE::2020-02-26.20:51:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/eFPGA_AXI_Core1_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-26.20:51:44::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-26.20:51:44::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:51:45::SCWMssOS::"Compiling eFPGA_AXI_Core1..."

TRACE::2020-02-26.20:51:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-26.20:51:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:51:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:51:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-26.20:51:48::SCWMssOS::"Compiling gpiops"

TRACE::2020-02-26.20:51:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-26.20:51:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:51:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:51:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-26.20:51:59::SCWMssOS::"Compiling iicps"

TRACE::2020-02-26.20:52:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-26.20:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:52:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:52:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-26.20:52:11::SCWMssOS::"Compiling qspips"

TRACE::2020-02-26.20:52:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-26.20:52:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:52:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:52:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-26.20:52:25::SCWMssOS::"Compiling scugic"

TRACE::2020-02-26.20:52:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-26.20:52:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-26.20:52:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-26.20:52:42::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:52:43::SCWMssOS::"Compiling scutimer"

TRACE::2020-02-26.20:52:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-26.20:52:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:52:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:52:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-26.20:52:48::SCWMssOS::"Compiling scuwdt"

TRACE::2020-02-26.20:52:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-26.20:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-26.20:52:51::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-26.20:52:51::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-02-26.20:52:51::SCWMssOS::"Compiling sdps"

TRACE::2020-02-26.20:52:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-26.20:52:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-26.20:52:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-26.20:52:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-02-26.20:52:56::SCWMssOS::"Compiling standalone"

TRACE::2020-02-26.20:53:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-26.20:53:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:53:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:53:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-26.20:53:26::SCWMssOS::"Compiling uartps"

TRACE::2020-02-26.20:53:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-26.20:53:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-26.20:53:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-26.20:53:34::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-26.20:53:34::SCWMssOS::"Compiling usbps"

TRACE::2020-02-26.20:53:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-26.20:53:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-26.20:53:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-26.20:53:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-26.20:53:42::SCWMssOS::"Compiling xadcps"

TRACE::2020-02-26.20:53:49::SCWMssOS::'Finished building libraries'

TRACE::2020-02-26.20:53:49::SCWMssOS::Copying to export directory.
TRACE::2020-02-26.20:53:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-26.20:53:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-02-26.20:53:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-26.20:53:49::SCWSystem::Completed Processing the sysconfig eFPGA_AXI_Project
LOG::2020-02-26.20:53:49::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_AXI_Project
TRACE::2020-02-26.20:53:49::SCWPlatform::Started preparing the platform 
TRACE::2020-02-26.20:53:49::SCWSystem::Writing the bif file for system config eFPGA_AXI_Project
TRACE::2020-02-26.20:53:49::SCWSystem::dir created 
TRACE::2020-02-26.20:53:49::SCWSystem::Writing the bif 
TRACE::2020-02-26.20:53:49::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-26.20:53:49::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-26.20:53:49::SCWPlatform::Completed generating the platform
TRACE::2020-02-26.20:53:49::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:53:49::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:53:49::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:53:49::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:53:49::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:53:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:53:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:53:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:53:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:53:49::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:53:49::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:53:49::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.20:53:49::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:53:49::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:53:49::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:53:49::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:53:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:53:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:53:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:53:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:53:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:53:50::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:53:50::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:53:50::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:53:50::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_AXI_Project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_AXI_Project",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_AXI_Project.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_AXI_Project",
	"systems":	[{
			"systemName":	"eFPGA_AXI_Project",
			"systemDesc":	"eFPGA_AXI_Project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_AXI_Project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0cf7cbdd7abae1412a19eb65b96c35f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"889f7366921ca6b93be117177bf6e724",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-26.20:53:50::SCWPlatform::updated the xpfm file.
TRACE::2020-02-26.20:54:02::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:54:02::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:54:02::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:54:02::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw
TRACE::2020-02-26.20:54:02::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/hw/eFPGA_AXI_Project.xsa
TRACE::2020-02-26.20:54:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.20:54:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.20:54:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.20:54:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.20:54:02::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.20:54:02::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.20:54:02::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_AXI_Project/eFPGA_AXI_Project/ps7_cortexa9_0/standalone_domain/bsp/system.mss
