<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ecompass: Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ecompass
   &#160;<span id="projectnumber">version1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_8335f29d2b64ddd2929562c478118e19.html">STM32L1xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_c52189b4140bdd75f598e384a2e506c3.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32l1xx_hal_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32l1xx__hal__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32L1xx_HAL_RCC_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32L1xx_HAL_RCC_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32l1xx__hal__def_8h.html">stm32l1xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Disable Backup domain write protection state change timeout */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gae578b5efd6bd38193ab426ce65cb77b1">   64</a></span>&#160;<span class="preprocessor">#define RCC_DBP_TIMEOUT_VALUE      (100U)       </span><span class="comment">/* 100 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* LSE state change timeout */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">   66</a></span>&#160;<span class="preprocessor">#define RCC_LSE_TIMEOUT_VALUE      LSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gab3caadc0f23d394d1033aba55d31fcdc">   67</a></span>&#160;<span class="preprocessor">#define CLOCKSWITCH_TIMEOUT_VALUE  (5000U)  </span><span class="comment">/* 5 s    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gac0cd4ed24fa948844e1a40b12c450f32">   68</a></span>&#160;<span class="preprocessor">#define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gaaf2d201a5de069ae452276eaf664bb38">   69</a></span>&#160;<span class="preprocessor">#define MSI_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gad9e56670dcbbe9dbc3a8971b36bbec58">   70</a></span>&#160;<span class="preprocessor">#define HSI_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gad52c7f624c88b0c82ab41b9dbd2b347f">   71</a></span>&#160;<span class="preprocessor">#define LSI_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___r_c_c___timeout.html#gad54d8ad9b3511329efee38b3ad0665de">   72</a></span>&#160;<span class="preprocessor">#define PLL_TIMEOUT_VALUE          (2U)      </span><span class="comment">/* 2 ms (minimum Tick + 1U) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">   80</a></span>&#160;<span class="preprocessor">#define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___r_c_c___register___offset.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">   81</a></span>&#160;<span class="preprocessor">#define RCC_CR_OFFSET             0x00</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___r_c_c___register___offset.html#gafb1e90a88869585b970749de3c16ce4a">   82</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_OFFSET           0x08</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___r_c_c___register___offset.html#gace77000e86938c6253dc08e8c17e891a">   83</a></span>&#160;<span class="preprocessor">#define RCC_CIR_OFFSET            0x0C</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___r_c_c___register___offset.html#ga63141585a221eed1fd009eb80e406619">   84</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OFFSET            0x34</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gacda2a01fba2f4f6b28d6533aef2f2396">   93</a></span>&#160;<span class="preprocessor">#define RCC_CR_OFFSET_BB          (RCC_OFFSET + RCC_CR_OFFSET)</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gaff4bdac027bca99768bdbdd4bd794abc">   94</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_OFFSET_BB        (RCC_OFFSET + RCC_CFGR_OFFSET)</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gae509d1d4d3915d2d95b0c141e09a8fd2">   95</a></span>&#160;<span class="preprocessor">#define RCC_CIR_OFFSET_BB         (RCC_OFFSET + RCC_CIR_OFFSET)</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gad07932326df75b09ed7c43233a7c6666">   96</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OFFSET_BB         (RCC_OFFSET + RCC_CSR_OFFSET)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* --- CR Register ---*/</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* Alias word address of HSION bit */</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga9bf60daa74224ea82d3df7e08d4533f1">  100</a></span>&#160;<span class="preprocessor">#define RCC_HSION_BIT_NUMBER      POSITION_VAL(RCC_CR_HSION)</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gabd3eca3cc8b1501f9d8a62c4a0ebcfe7">  101</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSION_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* Alias word address of MSION bit */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gad64ec34200ec2d3f3d1717cbc8ba1244">  103</a></span>&#160;<span class="preprocessor">#define RCC_MSION_BIT_NUMBER      POSITION_VAL(RCC_CR_MSION)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga58be354019d67406b5b1788377caa74e">  104</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSION_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_MSION_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* Alias word address of HSEON bit */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gaa9092b285e421195958ef49d9396b321">  106</a></span>&#160;<span class="preprocessor">#define RCC_HSEON_BIT_NUMBER      POSITION_VAL(RCC_CR_HSEON)</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gabefdd36d54615fa5771dccb9985ec3b6">  107</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSEON_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* Alias word address of CSSON bit */</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gaa8a1695db870d271a9e79bf0272ec8b6">  109</a></span>&#160;<span class="preprocessor">#define RCC_CSSON_BIT_NUMBER      POSITION_VAL(RCC_CR_CSSON)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga37c353c62ad303e661e99f20dcc6d1f0">  110</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* Alias word address of PLLON bit */</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gaed4c77e51cc821b9645cb7874bf5861b">  112</a></span>&#160;<span class="preprocessor">#define RCC_PLLON_BIT_NUMBER      POSITION_VAL(RCC_CR_PLLON)</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">  113</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* --- CSR Register ---*/</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Alias word address of LSION bit */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga577ffeb20561aa8395fe5327807b5709">  117</a></span>&#160;<span class="preprocessor">#define RCC_LSION_BIT_NUMBER      POSITION_VAL(RCC_CSR_LSION)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gac34a2d63deae3efc65e66f8fb3c26dae">  118</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_LSION_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Alias word address of RMVF bit */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga6cd8836230fcbaf491e9713233690611">  121</a></span>&#160;<span class="preprocessor">#define RCC_RMVF_BIT_NUMBER       POSITION_VAL(RCC_CSR_RMVF)</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga40f8ee2c5fa801d0b72ae230578dd77b">  122</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_RMVF_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* Alias word address of LSEON bit */</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga16e388a406aa93969e2713dd2e0d43e7">  125</a></span>&#160;<span class="preprocessor">#define RCC_LSEON_BIT_NUMBER      POSITION_VAL(RCC_CSR_LSEON)</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gab255fbf335d208ed8255c67fb80b84b1">  126</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEON_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_LSEON_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* Alias word address of LSEON bit */</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga099cfa567c89f8643f7671d84ba18a7b">  129</a></span>&#160;<span class="preprocessor">#define RCC_LSEBYP_BIT_NUMBER     POSITION_VAL(RCC_CSR_LSEBYP)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga8638f2321c343d7d985fe122717ea6e4">  130</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEBYP_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_LSEBYP_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* Alias word address of RTCEN bit */</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gac4074d20c157f0892c6effb8bf22c8d7">  133</a></span>&#160;<span class="preprocessor">#define RCC_RTCEN_BIT_NUMBER      POSITION_VAL(RCC_CSR_RTCEN)</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#ga5cea2372c8b6876cdabe0d47b8ecbf64">  134</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCEN_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* Alias word address of RTCRST bit */</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gad338a94b4f6ff8afde3baed311dbce80">  137</a></span>&#160;<span class="preprocessor">#define RCC_RTCRST_BIT_NUMBER     POSITION_VAL(RCC_CSR_RTCRST)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias_region.html#gacccd4b9a0c52d7b815ba262a002f0cc8">  138</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCRST_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_RTCRST_BIT_NUMBER * 4U)))</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* CR register byte 2 (Bits[23:16]) base address */</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga1da336203f39dd57462e7f331271f699">  145</a></span>&#160;<span class="preprocessor">#define RCC_CR_BYTE2_ADDRESS          ((uint32_t)(RCC_BASE + RCC_CR_OFFSET + 0x02U))</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* CIR register byte 1 (Bits[15:8]) base address */</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga97f80d22ba3506a43accbeb9ceb31f51">  148</a></span>&#160;<span class="preprocessor">#define RCC_CIR_BYTE1_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x01U))</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* CIR register byte 2 (Bits[23:16]) base address */</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga1387fb2dfadb830eb83ab2772c8d2294">  151</a></span>&#160;<span class="preprocessor">#define RCC_CIR_BYTE2_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x02U))</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* Defines used for Flags */</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">  154</a></span>&#160;<span class="preprocessor">#define CR_REG_INDEX                     ((uint8_t)1U)</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">  155</a></span>&#160;<span class="preprocessor">#define CSR_REG_INDEX                    ((uint8_t)2U)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">  157</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_MASK                    ((uint8_t)0x1FU)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga13202f72c93b28705bd35aab3cbd951f">  166</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI) || \</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">                                      ((__SOURCE__) == RCC_PLLSOURCE_HSE))</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga68584e3b585c1c1770d504a030d0dd34">  168</a></span>&#160;<span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) || \</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">                                               (((__OSCILLATOR__) &amp; RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI))</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga3c9bb7f31e4cd8436a41ae33c8908226">  174</a></span>&#160;<span class="preprocessor">#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">                             ((__HSE__) == RCC_HSE_BYPASS))</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga6c766af016cdc1d63f1ed64c5082737c">  176</a></span>&#160;<span class="preprocessor">#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">                             ((__LSE__) == RCC_LSE_BYPASS))</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga230f351a740560f6b51cdc4b7051606e">  178</a></span>&#160;<span class="preprocessor">#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON))</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga0811e1266f1690c9f967df0129cb9d66">  179</a></span>&#160;<span class="preprocessor">#define IS_RCC_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) &lt;= 0x1FU)</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gafddad15a3c57d33518053c9e6068d883">  180</a></span>&#160;<span class="preprocessor">#define IS_RCC_MSICALIBRATION_VALUE(__VALUE__) ((__VALUE__) &lt;= 0xFFU)</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gab858942210685d5f8c7b06c28712fb9d">  181</a></span>&#160;<span class="preprocessor">#define IS_RCC_MSI_CLOCK_RANGE(__RANGE__)  (((__RANGE__) == RCC_MSIRANGE_0) || \</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">                                            ((__RANGE__) == RCC_MSIRANGE_1) || \</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">                                            ((__RANGE__) == RCC_MSIRANGE_2) || \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">                                            ((__RANGE__) == RCC_MSIRANGE_3) || \</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">                                            ((__RANGE__) == RCC_MSIRANGE_4) || \</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">                                            ((__RANGE__) == RCC_MSIRANGE_5) || \</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">                                            ((__RANGE__) == RCC_MSIRANGE_6))</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga2961f77a4ee7870f36d9f7f6729a0608">  188</a></span>&#160;<span class="preprocessor">#define IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gac570b69943ae13dc611be7cf1216a76e">  189</a></span>&#160;<span class="preprocessor">#define IS_RCC_MSI(__MSI__) (((__MSI__) == RCC_MSI_OFF) || ((__MSI__) == RCC_MSI_ON))</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga4e8a1f3a151c3011e915df4da312dd73">  191</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || \</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">                             ((__PLL__) == RCC_PLL_ON))</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga538fbf6f9c19eff60a92d73ce8d8c12f">  193</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLL_DIV(__DIV__) (((__DIV__) == RCC_PLL_DIV2) || \</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">                                 ((__DIV__) == RCC_PLL_DIV3) || ((__DIV__) == RCC_PLL_DIV4))</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gaaa87e62aba8556651b5d09e2f7ec4db5">  196</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL3)  || ((__MUL__) == RCC_PLL_MUL4)  || \</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL8)  || \</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL16) || \</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL24) || ((__MUL__) == RCC_PLL_MUL32) || \</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL48))</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gaedf7abbab300ed340b88d5f665910707">  201</a></span>&#160;<span class="preprocessor">#define IS_RCC_CLOCKTYPE(CLK) ((((CLK) &amp; RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) || \</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_HCLK)   == RCC_CLOCKTYPE_HCLK)   || \</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_PCLK1)  == RCC_CLOCKTYPE_PCLK1)  || \</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">                               (((CLK) &amp; RCC_CLOCKTYPE_PCLK2)  == RCC_CLOCKTYPE_PCLK2))</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga7dc6fce00c2191e691fb2b17dd176d65">  205</a></span>&#160;<span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_MSI) || \</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gae09fa77206ca9cb1952b7d0ae49c8f4c">  209</a></span>&#160;<span class="preprocessor">#define IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_MSI) || \</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) || \</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) || \</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK))</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3">  213</a></span>&#160;<span class="preprocessor">#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || \</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || \</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || \</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">                               ((__HCLK__) == RCC_SYSCLK_DIV512))</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga378b8fcc2e64326f6f98b30cb3fc22d9">  218</a></span>&#160;<span class="preprocessor">#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">                               ((__PCLK__) == RCC_HCLK_DIV16))</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga9fa7b8751b8f868f0f1dd55b6efced65">  221</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCO(__MCO__)  ((__MCO__) == RCC_MCO)</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gab281379d2f6361a20a082259be63af0f">  222</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1) || ((__DIV__) == RCC_MCODIV_2) || \</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">                                ((__DIV__) == RCC_MCODIV_4) || ((__DIV__) == RCC_MCODIV_8) || \</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">                                ((__DIV__) == RCC_MCODIV_16)) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#ga17690472f266a032db5324907a0ddc31">  225</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || ((__SOURCE__) == RCC_MCO1SOURCE_MSI) \</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_HSI)    || ((__SOURCE__) == RCC_MCO1SOURCE_LSE) \</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_LSI)    || ((__SOURCE__) == RCC_MCO1SOURCE_HSE) \</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___r_c_c___private___macros.html#gacd1d98013cd9a28e8b1544adf931e7b3">  229</a></span>&#160;<span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK)   || \</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE)      || \</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI)      || \</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || \</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || \</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || \</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16))</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html">  250</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">  252</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">PLLState</a>;      </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">  255</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">PLLSource</a>;     </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a351617c365fad2d58aedb7335308044b">  258</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a351617c365fad2d58aedb7335308044b">PLLMUL</a>;        </div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a7b0ad197ffcf75b68f7fa90ce1c99103">  261</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a7b0ad197ffcf75b68f7fa90ce1c99103">PLLDIV</a>;        </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;} <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;   </div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html">  268</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088">  270</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088">OscillatorType</a>;        </div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a7e05d6eec98ed8cdaba00ca3d167ff72">  273</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a7e05d6eec98ed8cdaba00ca3d167ff72">HSEState</a>;              </div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a7c1294e9407e69e80fe034caf35fe7ea">  276</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a7c1294e9407e69e80fe034caf35fe7ea">LSEState</a>;              </div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a39b62cae65fe7a251000354e5bba8cb6">  279</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a39b62cae65fe7a251000354e5bba8cb6">HSIState</a>;              </div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a9b2e48e452d0c334f2b9473216064560">  282</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a9b2e48e452d0c334f2b9473216064560">HSICalibrationValue</a>;   </div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a955de90db8882fde02c4fb59c7c000f0">  285</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a955de90db8882fde02c4fb59c7c000f0">LSIState</a>;              </div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#ae195d3c855a814b931f7cf57e4fc3fe6">  288</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#ae195d3c855a814b931f7cf57e4fc3fe6">MSIState</a>;              </div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a62152a6e80ade492afa6753ea2acc673">  291</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a62152a6e80ade492afa6753ea2acc673">MSICalibrationValue</a>;   </div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#adaab402d37223348fcc96aeaf7643045">  294</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#adaab402d37223348fcc96aeaf7643045">MSIClockRange</a>;         </div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#af76de5ee86798f0c3a4c83c84dfa58be">  297</a></span>&#160;  <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a> <a class="code" href="struct_r_c_c___osc_init_type_def.html#af76de5ee86798f0c3a4c83c84dfa58be">PLL</a>;         </div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;} <a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html">  304</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;{</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">  306</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">ClockType</a>;             </div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">  309</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">SYSCLKSource</a>;          </div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">  312</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">AHBCLKDivider</a>;         </div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">  315</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">APB1CLKDivider</a>;        </div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">  318</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">APB2CLKDivider</a>;        </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;} <a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">  335</a></span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSI           RCC_CFGR_PLLSRC_HSI        </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">  336</a></span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSE           RCC_CFGR_PLLSRC_HSE        </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">  345</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE            (0x00000000U)</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">  346</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE             (0x00000001U)</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">  347</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI             (0x00000002U)</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">  348</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE             (0x00000004U)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">  349</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI             (0x00000008U)</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga967ab49a19c9c88b4d7a85faf4707243">  350</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_MSI             (0x00000010U)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">  358</a></span>&#160;<span class="preprocessor">#define RCC_HSE_OFF                      (0x00000000U)                     </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">  359</a></span>&#160;<span class="preprocessor">#define RCC_HSE_ON                       (0x00000001U)                     </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">  360</a></span>&#160;<span class="preprocessor">#define RCC_HSE_BYPASS                   (0x00000005U)                     </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">  368</a></span>&#160;<span class="preprocessor">#define RCC_LSE_OFF                      (0x00000000U)                       </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">  369</a></span>&#160;<span class="preprocessor">#define RCC_LSE_ON                       (0x00000001U)                       </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">  370</a></span>&#160;<span class="preprocessor">#define RCC_LSE_BYPASS                   (0x00000005U)                       </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">  379</a></span>&#160;<span class="preprocessor">#define RCC_HSI_OFF                      (0x00000000U)           </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">  380</a></span>&#160;<span class="preprocessor">#define RCC_HSI_ON                       RCC_CR_HSION                     </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga03cf582e263fb7e31a7783d8adabd7a0">  382</a></span>&#160;<span class="preprocessor">#define RCC_HSICALIBRATION_DEFAULT       (0x10U)         </span><span class="comment">/* Default HSI calibration trimming value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#ga3a266a56e6a43bdaef4bbcc1eee4c360">  392</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_0                   RCC_ICSCR_MSIRANGE_0 </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#ga90601d6a9beb6a00245ecbf193d0ece5">  393</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_1                   RCC_ICSCR_MSIRANGE_1 </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#gafa12a5d5063914b4aa66c8f12324926e">  394</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_2                   RCC_ICSCR_MSIRANGE_2 </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#ga2eb0f8e9e5800747454d52f5497dea57">  395</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_3                   RCC_ICSCR_MSIRANGE_3 </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#gab5ca16a71f018ae2ceb5bcef29434f1c">  396</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_4                   RCC_ICSCR_MSIRANGE_4 </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#gabcd068b50d4fdfb3529272fbb169ebb1">  397</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_5                   RCC_ICSCR_MSIRANGE_5 </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___clock___range.html#ga7f6e3de13b041244869fba14585c43fe">  398</a></span>&#160;<span class="preprocessor">#define RCC_MSIRANGE_6                   RCC_ICSCR_MSIRANGE_6 </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">  407</a></span>&#160;<span class="preprocessor">#define RCC_LSI_OFF                      (0x00000000U)   </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">  408</a></span>&#160;<span class="preprocessor">#define RCC_LSI_ON                       RCC_CSR_LSION            </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___config.html#gac80ce94ec4b5a82e2f3a36abb7cc017a">  417</a></span>&#160;<span class="preprocessor">#define RCC_MSI_OFF                      (0x00000000U)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___config.html#gabf942d45be1bc843650abc9e79426739">  418</a></span>&#160;<span class="preprocessor">#define RCC_MSI_ON                       (0x00000001U)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___config.html#ga70bb1809b5ba2dd69171f8f1c4d91728">  420</a></span>&#160;<span class="preprocessor">#define RCC_MSICALIBRATION_DEFAULT       (0x00000000U)   </span><span class="comment">/* Default MSI calibration trimming value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">  429</a></span>&#160;<span class="preprocessor">#define RCC_PLL_NONE                      (0x00000000U)  </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">  430</a></span>&#160;<span class="preprocessor">#define RCC_PLL_OFF                       (0x00000001U)  </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">  431</a></span>&#160;<span class="preprocessor">#define RCC_PLL_ON                        (0x00000002U)  </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">  440</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK             (0x00000001U) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">  441</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_HCLK               (0x00000002U) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">  442</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1              (0x00000004U) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">  443</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK2              (0x00000008U) </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga1e02722521eb426d481d52ba9f79afef">  452</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_MSI             RCC_CFGR_SW_MSI </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">  453</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">  454</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">  455</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#gaf1cd59e7fe325bc5b765ae8171d6ce64">  464</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_MSI      RCC_CFGR_SWS_MSI            </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">  465</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSI      RCC_CFGR_SWS_HSI            </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">  466</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSE      RCC_CFGR_SWS_HSE            </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">  467</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK   RCC_CFGR_SWS_PLL            </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">  476</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1   </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">  477</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2   </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">  478</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4   </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">  479</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8   </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">  480</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16  </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">  481</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64  </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">  482</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128 </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">  483</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256 </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">  484</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512 </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">  493</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1  </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">  494</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2  </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">  495</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4  </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">  496</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8  </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">  497</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16 </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga1f44740a93ee5b2317052cc78bb2e0ed">  506</a></span>&#160;<span class="preprocessor">#define RCC_RTC_HSE_DIV_2               0x00000000U </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga76211572770fdd4d498693f977123485">  507</a></span>&#160;<span class="preprocessor">#define RCC_RTC_HSE_DIV_4               RCC_CR_RTCPRE_0       </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gae6c2f7167f7c487aa37fd28dd40e6228">  508</a></span>&#160;<span class="preprocessor">#define RCC_RTC_HSE_DIV_8               RCC_CR_RTCPRE_1       </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga60173d5d241b3b64f747672772c6315f">  509</a></span>&#160;<span class="preprocessor">#define RCC_RTC_HSE_DIV_16              RCC_CR_RTCPRE         </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">  517</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_NO_CLK          (0x00000000U)                 </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">  518</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE             RCC_CSR_RTCSEL_LSE                  </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">  519</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI             RCC_CSR_RTCSEL_LSI                  </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga2e3715826835647795863c32f9aebad7">  520</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIVX        RCC_CSR_RTCSEL_HSE                         </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gac1ee63256acb5637e994abf629edaf3b">  521</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV2        (RCC_RTC_HSE_DIV_2  | RCC_CSR_RTCSEL_HSE)  </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga0f45ba0fe6a8f125137d3cee8b49f7cc">  522</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV4        (RCC_RTC_HSE_DIV_4  | RCC_CSR_RTCSEL_HSE)  </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gaf4f0209bbf068b427617f380e8e42490">  523</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV8        (RCC_RTC_HSE_DIV_8  | RCC_CSR_RTCSEL_HSE)  </span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga48e1ffd844b9e9192c5d7dbeed20765f">  524</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV16       (RCC_RTC_HSE_DIV_16 | RCC_CSR_RTCSEL_HSE)  </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___division___factor.html#gaa99ce6d8bb2024b91859445ea6dd6e8f">  533</a></span>&#160;<span class="preprocessor">#define RCC_PLL_DIV2                    RCC_CFGR_PLLDIV2</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___division___factor.html#ga08f44363e494f7ab9259e1c64b981dd2">  534</a></span>&#160;<span class="preprocessor">#define RCC_PLL_DIV3                    RCC_CFGR_PLLDIV3</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___division___factor.html#ga2632cb3df857c806ea08a4482df5daa6">  535</a></span>&#160;<span class="preprocessor">#define RCC_PLL_DIV4                    RCC_CFGR_PLLDIV4</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga4ee529382af73885706795fd81538781">  545</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL3                    RCC_CFGR_PLLMUL3</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga2aedc8bc6552d98fb748b58a2379820b">  546</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL4                    RCC_CFGR_PLLMUL4</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gae2f8dd748556470dcac6901ac7a3e650">  547</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL6                    RCC_CFGR_PLLMUL6</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gaddfa6ebdecba8c5951a774b271fa82eb">  548</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL8                    RCC_CFGR_PLLMUL8</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gaca5a5ddd829f682dd9a211e6a9be452a">  549</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL12                   RCC_CFGR_PLLMUL12</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#ga39bd735dbbdf7f4bbc122b833d2c92f3">  550</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL16                   RCC_CFGR_PLLMUL16</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gaee672b4272b1054bb53278972bbd1c76">  551</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL24                   RCC_CFGR_PLLMUL24</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gae37615feccd4bdf924c05c6d6576acc2">  552</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL32                   RCC_CFGR_PLLMUL32 </span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___multiplication___factor.html#gadd0f597bce64d1db8ad83fdfd15ed518">  553</a></span>&#160;<span class="preprocessor">#define RCC_PLL_MUL48                   RCC_CFGR_PLLMUL48</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">  562</a></span>&#160;<span class="preprocessor">#define RCC_MCO1                         (0x00000000U)</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">  563</a></span>&#160;<span class="preprocessor">#define RCC_MCO                          RCC_MCO1               </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">  572</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_1                    ((uint32_t)RCC_CFGR_MCO_DIV1)</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga6198330847077f4da351915518140bfc">  573</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_2                    ((uint32_t)RCC_CFGR_MCO_DIV2)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">  574</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_4                    ((uint32_t)RCC_CFGR_MCO_DIV4)</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#gadb84d9a10db2c49376be8fada619fe08">  575</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_8                    ((uint32_t)RCC_CFGR_MCO_DIV8)</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga3ab3ab9547ef8800355111517b547882">  576</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_16                   ((uint32_t)RCC_CFGR_MCO_DIV16)</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#ga725a16362f3324ef5866dc5a1ff07cf5">  585</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_NOCLOCK           RCC_CFGR_MCO_NOCLOCK</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#gae8ca2959a1252ecd319843da02c79526">  586</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_SYSCLK            RCC_CFGR_MCO_SYSCLK</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#gac5ae615cfe916da9ecb212cf8ac102a6">  587</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_MSI               RCC_CFGR_MCO_MSI</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#gad99c388c455852143220397db3730635">  588</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSI               RCC_CFGR_MCO_HSI</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">  589</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_LSE               RCC_CFGR_MCO_LSE</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#ga4ada18d28374df66c1b6da16606c23d8">  590</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_LSI               RCC_CFGR_MCO_LSI</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">  591</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSE               RCC_CFGR_MCO_HSE</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">  592</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK            RCC_CFGR_MCO_PLL</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">  600</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSIRDY                    ((uint8_t)RCC_CIR_LSIRDYF)   </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">  601</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSERDY                    ((uint8_t)RCC_CIR_LSERDYF)   </span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">  602</a></span>&#160;<span class="preprocessor">#define RCC_IT_HSIRDY                    ((uint8_t)RCC_CIR_HSIRDYF)   </span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">  603</a></span>&#160;<span class="preprocessor">#define RCC_IT_HSERDY                    ((uint8_t)RCC_CIR_HSERDYF)   </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">  604</a></span>&#160;<span class="preprocessor">#define RCC_IT_PLLRDY                    ((uint8_t)RCC_CIR_PLLRDYF)   </span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gae0cfda620ac8949e5b266661dba7ba0a">  605</a></span>&#160;<span class="preprocessor">#define RCC_IT_MSIRDY                    ((uint8_t)RCC_CIR_MSIRDYF)   </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c">  606</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSECSS                    ((uint8_t)RCC_CIR_LSECSSF)   </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">  607</a></span>&#160;<span class="preprocessor">#define RCC_IT_CSS                       ((uint8_t)RCC_CIR_CSSF)      </span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="comment">/* Flags in the CR register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">  621</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_HSIRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CR_HSIRDY))) </span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga62ed7a3bb53fc28801071a2ad0d4f1af">  622</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_MSIRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CR_MSIRDY))) </span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">  623</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_HSERDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CR_HSERDY))) </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">  624</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLRDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CR_PLLRDY))) </span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="comment">/* Flags in the CSR register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">  627</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSIRDY                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_LSIRDY)))   </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga7b25cf4df6fbb729b0d3f1530e5f6576">  628</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSECSS                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_LSECSSD)))  </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">  629</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_OBLRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_OBLRSTF)))  </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">  630</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PINRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_PINRSTF)))  </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">  631</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PORRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_PORRSTF)))  </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">  632</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_SFTRST                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_SFTRSTF)))  </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">  633</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_IWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_IWDGRSTF))) </span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">  634</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_WWDGRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_WWDGRSTF))) </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">  635</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LPWRRST                 ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_LPWRRSTF))) </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">  636</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSERDY                  ((uint8_t)((CSR_REG_INDEX &lt;&lt; 5U) | POSITION_VAL(RCC_CSR_LSERDY))) </span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga1fde58d775fd2458002df817a68f486e">  659</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOAEN);\</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOAEN);\</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">  666</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOBEN);\</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOBEN);\</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga5ebfeb136612f370950f52306d29b6fd">  673</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOCEN);\</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOCEN);\</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga74340ce0f556e370aafc2b8ecdf2dd31">  680</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIODEN);\</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIODEN);\</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga041e72359b94f19569e774030fc6ebff">  687</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOHEN);\</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOHEN);\</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga5222bac3ebfec517c93055ae065303da">  694</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_CRCEN);\</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga17a2870f308b7ccc5aba84d963484bac">  701</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLITFEN);\</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FLITFEN);\</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">  708</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN);\</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga7083e491e6a1e165d064d199304bd2f0">  716</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOAEN))</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga60be1be419b57dafbbb93df67d68a424">  717</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOBEN))</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4">  718</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOCEN))</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#gaeaefe364dafdc0c22353969595421422">  719</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIODEN))</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga1eb7dd0a520cef518fb624bf7117b7e1">  720</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOHEN))</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga170a30954a78a81a8f9b381378e0c9af">  722</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()       (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_CRCEN))</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga3ecbf76738d7f2b8deb65847614f7574">  723</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_DISABLE()     (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_FLITFEN))</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___enable___disable.html#ga569dc8b9e178a8afab2664fdf87f46c5">  724</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_DISABLE()      (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA1EN))</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga2e895257faa38376b9cdfcd756909a43">  737</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf62d32fdde03df10072d856515692c8d">  744</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf9b08205c361d1779b6c7a3afdb67e7c">  751</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga669982035ad2dd6cf095fd8b281f9dab">  758</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga92313068bbe6883497ca424b24f31d44">  765</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab0c13cc10b36c32d750be226d2fda3b2">  772</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga12352adbb876f2b827d6ac3a04d94e26">  779</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaf50c7d2265d978fab8fbb68a518096d">  786</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga34a7bf921d694c001b67dcd531c807a3">  793</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaeae5b9e93721dd4e34274600996baeb">  800</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga7826848ae938c7f59984d12bc883a6f0">  807</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gacba2aebfe03cd3fd174f5c37a1d62769">  814</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USBEN);\</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USBEN);\</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6c7399cc977622172aeda52a86ceed92">  821</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gabf537ba2ca2f41342fdfb724b1f3f260">  828</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gac7d2931b2a75f3a79174b0e0270b34de">  835</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_COMP_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_COMPEN);\</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_COMPEN);\</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gad2def81b1df0e62cd322ab60b31ba59f">  844</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga9fb7035f007ec272b725e51018a36b23">  845</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga8888dfd8a1e50f8019f581506ec776d8">  846</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga1ee14a6e314a50eee7a1a09482a25abf">  847</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga865f11c3f70a9b85ebc5f09baf60eec9">  848</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6afa0a633cf2553743a494d97aa5b997">  849</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_WWDGEN))</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gabb56a85a6424a60da8edc681f3a1c918">  850</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI2EN))</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga1edc6c83fbebf8b4265ef9500aa04b04">  851</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART2EN))</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga5b0866dac14f73ddeafa6308ac447bec">  852</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga490a853eae72da96aad5379a6e939dd8">  853</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C1EN))</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga3ebc5988bcf1e2965ed482fd76c67b22">  854</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C2EN))</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga248a0f9f8b79b169d2e5ba5bd87b03c7">  855</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USBEN))</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf3db86d2db2bad45732a742b6a91ea0b">  856</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_PWREN))</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6817d8397756e235e5d29e980c7dbb47">  857</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab4c437e55b3328cc80e4807ec3484a71">  858</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_COMP_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_COMPEN))</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gafc3ffcbb86e4913ae336ba094ca199e1">  871</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga4af6c3c30271fa16eb113e5c0a89d953">  878</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga4e340e8887d84210e36db6903643ea27">  885</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gab13c6974274c609546b93847b8bf42ae">  892</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa28c08d39ba2ec206a131f0861d7c1a1">  899</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga856c7460aa481976644736c703c6702d">  906</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga932afe7cea6c567ad63e0f83308b9d3e">  913</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor">\</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf04a5f1f0d6d8577706022a866f4528e">  921</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SYSCFGEN))</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga6c858a3c7df429051fe4459a8a22da43">  922</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM9EN))</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga33f3e5d6b2c337d84ae550b701e37455">  923</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga2ea675ace35a7a536c9f4cec522f28bc">  924</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM11EN))</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga80a9e4852bac07d3d9cc6390a361302a">  925</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC1EN))</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf2ccb5c6b63a60deb6463cbc629c10fe">  926</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()      (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gae0050944298552e9f02f56ec8634f5a6">  927</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART1EN))</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#ga70ac7ee64a7f1911e3c89d54efb13695">  937</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB_FORCE_RESET()       (RCC-&gt;AHBRSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#gab329bd497cccffd979bcca9fd42bbc79">  938</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOARST))</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#ga3b89be9638638ffce3ebd4f08a3b64cf">  939</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOBRST))</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0">  940</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOCRST))</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#gaf0f7c49787fc94edeea74aa4218aeaf6">  941</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIODRST))</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#ga4f05c575d762edf40a6d17f88671b68d">  942</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOHRST))</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#gaf12ffda90699081f29cf76dab39b1944">  944</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()       (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_CRCRST))</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#ga7d8fbf9b7297180113c2dc4b4bfa0a3f">  945</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_FLITFRST))</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#ga9135dece327ecc27f333f86dcf3ba8ee">  946</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_FORCE_RESET()      (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_DMA1RST))</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#gab9a849fdb7ef7ea4021af51799b474d7">  948</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB_RELEASE_RESET()     (RCC-&gt;AHBRSTR = 0x00000000U)</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#gad56e47c2eacd972491f94296053d0cc3">  949</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_RELEASE_RESET()   (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOARST))</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#gaf03da3b36478071844fbd77df618a686">  950</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_RELEASE_RESET()   (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOBRST))</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#ga1df0e3536d3450435bdccdbe9c878736">  951</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_RELEASE_RESET()   (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOCRST))</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#ga29fbf71f71ea27ffa38e7283b6dce03d">  952</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()   (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIODRST))</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#gaaf11aa8bacb98c4e567bbaa58635acec">  953</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_RELEASE_RESET()   (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOHRST))</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#gab7426b24c0b9d6aaec3c17f98735a178">  955</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()     (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_CRCRST))</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#gacc2ef3e73c5213f095c1c83370c7aaf1">  956</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_RELEASE_RESET()   (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_FLITFRST))</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#ga8f7eef8316c35175df11d77f5106d334">  957</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_RELEASE_RESET()    (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_DMA1RST))</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga6f6e7048eca1abd1be132027f5b79465">  967</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()      (RCC-&gt;APB1RSTR = 0xFFFFFFFFU)  </span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga1010b7c4a9122449860babb341f01d7b">  968</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga80ff127f3c25bde58ee5c1f224e2dca4">  969</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga16ff4de009e6cf02e8bfff068866837a">  970</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga3446c3ea4d5e101b591fcb0222d0fb10">  971</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga350e60b0e21e094ff1624e1da9855e65">  972</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf60e74dcb0fdadafd6b4762aa81fc409">  973</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga869e4f5c1132e3dfce084099cf454c51">  974</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gab4de80173ffa0e599baab0e76d562cc3">  975</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART2RST))</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga8902e16d49b4335d213b6a115c19127b">  976</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga551c171f88af86ca985db634ac9e3275">  977</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C1RST))</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaed404dfdc9bc032cf718b7ed17f664f0">  978</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga3d05fde29c4ac7d73fea2b1a107b28bc">  979</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USBRST))</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf454341fae45fdfacfea2f45c07ce3e0">  980</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gad8ea14ca039a7298fecf64b829dc6384">  981</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf5d19646b71d320f28600f62991fff49">  982</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_COMP_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_COMPRST))</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b">  984</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()    (RCC-&gt;APB1RSTR = 0x00000000U) </span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga4b1b3b45c95788edb29ccd2bf6994826">  985</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga27cf9c39217fff6ae9bce2285d9aff8c">  986</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaab43d37f4682740d15c4b1fadb908d51">  987</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga7eba1763b83169bc7cec3e10bfbccf20">  988</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga4451d9cbc82223d913fae1f6b8187996">  989</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga63fa37b173c2c1d9249389148f96e5f1">  990</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gacb910fd0c3c5a27d020ef3df20fce4c7">  991</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga8baebf28a2739de5f3c5ef72519b9499">  992</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART2RST))</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga25b71d0f7fb3b9455fb360fcb780c492">  993</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga87cc8c2107c1d0820cc1f7e2aeb1aeb9">  994</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C1RST))</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga2fa8cc909b285813af86c253ec110356">  995</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga8cdd5ad1a3d93937c9e9917e7d40f003">  996</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USBRST))</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaaa5a340d38d50e508243f48bbb47dd32">  997</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga1ac476b29c9395378bc16a7c4df08c7c">  998</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga0f9a57b2f58c3ed9799d5af0393f0462">  999</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_COMP_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_COMPRST))</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga8788da8c644ad0cc54912baede7d49b4"> 1009</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()      (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)  </span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga143ff27d8f59a39732efd79539e3765a"> 1010</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga9a62b264dec3df075dc7207993a9650e"> 1011</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM9RST))</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#gaa40d4e3fd1261bb0cd239575a433e8e8"> 1012</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#gaeaf6b459cfeb85e2e098b78825e476f2"> 1013</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM11RST))</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga6176fa4f52de6ebf932d99a4d611634d"> 1014</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADC1RST))</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4"> 1015</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad"> 1016</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART1RST))</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#gae1e413d623154942d5bbe89769161ece"> 1018</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()    (RCC-&gt;APB2RSTR = 0x00000000U)</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga56de80d50f5ab276ebdeee16a0e2a31b"> 1019</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SYSCFGRST))</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga71fee37e3aff2c5040e2e9f4e153f4ff"> 1020</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM9RST))</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga704b80ff2f733e161d30e4138f90614d"> 1021</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#gab66378d2b26c2c47522f268e129b6709"> 1022</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM11RST))</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga681299b233339aa39a30fa5589cac5bc"> 1023</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADC1RST))</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#gad7b4bc8c8a9146529a175c45eecf25e5"> 1024</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga243061674e38d05d222697046d43813a"> 1025</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART1RST))</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gaff8820b47bd3764e7cded76b9368460b"> 1038</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE()    (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_GPIOALPEN))</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga0e718efc965ab07752cd865c3f33551a"> 1039</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE()    (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_GPIOBLPEN))</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gac62505cc695d985fcf18ca1fd2f1a421"> 1040</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE()    (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_GPIOCLPEN))</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga5f04963ee5709230888d50574008372f"> 1041</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()    (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_GPIODLPEN))</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga3e9419b44e83ed1e6951801c390a69ad"> 1042</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE()    (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_GPIOHLPEN))</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gab9b6703f096a151a86df9d76d4945cda"> 1044</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_CRCLPEN))</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga13e370f94b39c72876a321cdc5b31915"> 1045</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_FLITFLPEN))</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga568e4d004285fe009bc4e5d33e13af61"> 1046</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE()     (RCC-&gt;AHBLPENR |= (RCC_AHBLPENR_DMA1LPEN))</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gad6753edbd9047eeac39ae4f234642942"> 1048</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE()   (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_GPIOALPEN))</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga0a20ad851a2ef9e1ccdbf280dcd1dc44"> 1049</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE()   (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_GPIOBLPEN))</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga293f9870ba631d23f8011bad12420f83"> 1050</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE()   (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_GPIOCLPEN))</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga8520028c77aa2ecdd497c313665fa381"> 1051</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()   (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_GPIODLPEN))</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga3150a9552cca2ec7e0f00d799fc52adb"> 1052</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE()   (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_GPIOHLPEN))</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gaf63d9f5ce9a6922314054a94ee85eac0"> 1054</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_CRCLPEN))</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga3d776af7d892a32ea3c68edf7891e4f5"> 1055</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_FLITFLPEN))</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga8786d21490439ef0564edff087203245"> 1056</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE()    (RCC-&gt;AHBLPENR &amp;= ~(RCC_AHBLPENR_DMA1LPEN))</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga975142c90b4e1baf21b361524518235d"> 1064</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga2e165dd342f4ab6ea9b2edab08723cf8"> 1065</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga7911836a0e66ab2e4719b298f74b783b"> 1066</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga906c45719dcf2113473f2c3281926368"> 1067</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga2a1c22a18251e0dac7f77ba8398af543"> 1068</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gaa3978a2e193b921dc24976880dce7a26"> 1069</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN))</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga8a281ca72aff1c9fa87755c3854cc316"> 1070</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN))</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga12132da4a7f5c62f32cd9d91b1c99495"> 1071</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART2LPEN))</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga2a18798b0e216c3ccc3caa76e741a689"> 1072</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga894dbeada170b01faef303d35de84917"> 1073</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN))</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gac0167c77fa1c00add900bb1cf788e68c"> 1074</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN))</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga96992be78213cf47b37113840179ae2e"> 1075</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_CLK_SLEEP_ENABLE()      (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USBLPEN))</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gacad9c9770ee2525fccf6a15e4ee7a07a"> 1076</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE()      (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_PWRLPEN))</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gad50feef6d1bdd1d254d96ce2786a502b"> 1077</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()      (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga341a7cb88414db0777196d6d772fb4be"> 1078</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_COMP_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_COMPLPEN))</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga65aef0935a6eb3e1ee17e9d19ec6ee8e"> 1080</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gaf380a14a537b7a6e1c0e20fea72d65aa"> 1081</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga6d1fd6d4f7375b4abf93bd2ec4948d1d"> 1082</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga3dd5073cae99e103545801e21f6e25fb"> 1083</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga65016901a197f433425aca0a206b0c77"> 1084</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gae61c24ac6b36e7edbabc5b050b38d63e"> 1085</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_WWDGLPEN))</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga4fff9b3416d2940cac20962e6d5655ec"> 1086</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI2LPEN))</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga3ad038000c76cee2e7ca00d56ba64c17"> 1087</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART2LPEN))</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gaa395d9d235caf02cac62e5dfb1d0c957"> 1088</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gac7dc1c5239cd70bee94eefa3d91cdd7a"> 1089</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C1LPEN))</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga46fe2d4331320cfe49b751b5488fc0cd"> 1090</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C2LPEN))</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga163a738dca988a270e8a1901cbeabd1f"> 1091</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_CLK_SLEEP_DISABLE()     (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USBLPEN))</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga7b9889044ebfe2c9328d0f6733fda87d"> 1092</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE()     (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_PWRLPEN))</span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gab24893ba4a827492272e611d2756d928"> 1093</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()     (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga0a2842c49b58e3205331133db69ec8f2"> 1094</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_COMP_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_COMPLPEN))</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga6e3a8ca9e554e3aa7aba57d034725655"> 1102</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN))</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga8fb59f888889fc998d1f7e64e370c9d1"> 1103</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_SLEEP_ENABLE()     (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN))</span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gac1215603b81a7d52b7225ec8f628e51d"> 1104</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga2d808a429ceb72c79908770e79ff3cfa"> 1105</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN))</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga37931819af9a7b1a05385e0ae6c984b6"> 1106</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE()     (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN))</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga41997855b2cc7563c8ed0c9873d32daf"> 1107</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE()     (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN))</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga454514918be60a95069da332eb212712"> 1108</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_USART1LPEN))</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga04863ff5c2174552387c549f0410df43"> 1110</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SYSCFGLPEN))</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga531cefe824de1fa7461b34030d30d75f"> 1111</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM9LPEN))</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga884747bf8ec12a16a37c512c6979fb4d"> 1112</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gaf9c48fd8cd99db0e44d5427afe10c383"> 1113</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM11LPEN))</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga9534ddc24145ef6335d76b35632b7fe2"> 1114</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC1LPEN))</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga2abe90eeb15890f45e28e8926bf70838"> 1115</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI1LPEN))</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga75ec6abe2e15eaa24893a8cc83f4cb50"> 1116</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_USART1LPEN))</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gad1edbd9407c814110f04c1a609a214e4"> 1130</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOAEN)) != RESET)</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f"> 1131</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOBEN)) != RESET)</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga528029c120a0154dfd7cfd6159e8debe"> 1132</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOCEN)) != RESET)</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga7a8a0e334d69163b25692f0450dc569a"> 1133</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIODEN)) != RESET)</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga8e182ed43301e2586bc198a729b50436"> 1134</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOHEN)) != RESET)</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga0e1b25cbf589c1c47c1d069e4c803d56"> 1135</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN)) != RESET)</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga40f5675d8f45c678b8a2f43fca8f991e"> 1136</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) != RESET)</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gaab05e603c9cadd72e4b6397837b46cef"> 1137</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_ENABLED()        ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN)) != RESET)</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga2d73b007700fe1576c7965ce677148bd"> 1138</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOAEN)) == RESET)</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga9b9353035473ac5f144f6e5385c4bebb"> 1139</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOBEN)) == RESET)</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga5e939d98ecca025c028bd1d837b84c81"> 1140</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOCEN)) == RESET)</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga01c2b4166bbcf59a529cd3c5f8b93d76"> 1141</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIODEN)) == RESET)</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga9c405e3a8e5219c98d0262e18bd0eed9"> 1142</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOHEN)) == RESET)</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga3d2645916b9ee9bad8c724a719c621d9"> 1143</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()        ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_CRCEN)) == RESET)</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gaeab36991bb98be402aae3d70b0887658"> 1144</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FLITFEN)) == RESET)</span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gae89d94d6252c79e450623f69eb939ed6"> 1145</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_DISABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA1EN)) == RESET)</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gadee5016adb1c8b62a5bb05f055859de0"> 1159</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET)</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gaf6090239db6a8a6917b3f3accea15ed0"> 1160</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET)</span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga62bee605d886067f86f890ee3af68eb5"> 1161</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET)</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gabb273361eaae66c857b5db26b639ff45"> 1162</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET)</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga5642c4226ce18792efeca9d39cb0c5e0"> 1163</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga9b26aff2638d1e0613b0ce0530f0cd48"> 1164</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) != RESET)</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga282522dda9557cf715be3ee13c031a5b"> 1165</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) != RESET)</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gad3bbe0639658ed2cc56f8328b26373ea"> 1166</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_ENABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) != RESET)</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga5addec8b6604857d81c1386cad21c391"> 1167</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET)</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga7570e5654fd61b44dabe0546e524c906"> 1168</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) != RESET)</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga2ae540056d72f4230da38c082b6c34c1"> 1169</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) != RESET)</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga59dc128f70029f5fba46edd0fb30f94b"> 1170</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_IS_CLK_ENABLED()         ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USBEN)) != RESET)</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga850f4fd113303ed7322577ad023cf748"> 1171</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_ENABLED()         ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) != RESET)</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga22c9af6855a6f9f9c947497908adcc9f"> 1172</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()         ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET)</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gaf046e02c910a4966a1c120b47aea7406"> 1173</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_COMP_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_COMPEN)) != RESET)</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gacaaa75c78c8ef4cf85f30fb20d522054"> 1174</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET)</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga50f8e043a42eaf534c1efa2477078c0a"> 1175</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET)</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga30913be6e4b95cf2ebdf79647af18f34"> 1176</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET)</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga70e84a0b11a0dab64a048f8dd6bbafb2"> 1177</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET)</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gac230813514cd9ee769f8f46b83d83f23"> 1178</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga21d4e081c859ddccd4492343743bb245"> 1179</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) == RESET)</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gaab213cf8807d6e7e8b3867ffb404d763"> 1180</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) == RESET)</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga61e4b1f3e82831cdc7508d4c38312eab"> 1181</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_DISABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) == RESET)</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga9c6b66352f998564a6492d3e5d6aa536"> 1182</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET)</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga8868ab331b4bb14a1d5cc55c9133e4de"> 1183</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) == RESET)</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gae051ecb26de5c5b44f1827923c9837a5"> 1184</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) == RESET)</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gaccd255f230b6f8d7e753f05a854595bb"> 1185</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_IS_CLK_DISABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USBEN)) == RESET)</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2"> 1186</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_DISABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) == RESET)</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gadb2c1ec9bfcc21993094506a39e08f33"> 1187</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET)</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga665c0d26e8ff9870531a65daad87c227"> 1188</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_COMP_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_COMPEN)) == RESET)</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"> 1202</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN)) != RESET)</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gafab635405d33757b42a3df0d89416e8a"> 1203</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_ENABLED()        ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) != RESET)</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga7a4890d9368f8ea8c87c64d48f09686d"> 1204</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET)</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga7db5f2ab1e44c7ebd59a56d3bdd2a517"> 1205</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) != RESET)</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga66eb89f7d856d9107e814efc751e8996"> 1206</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_ENABLED()        ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) != RESET)</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gab1787d7cdf591c099b8d96848aee835e"> 1207</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()        ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) != RESET)</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga59bd3cd20df76f885695fcdad1edce27"> 1208</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) != RESET)</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga9f32ce5d57fe1d7a4871552d2e9a5b0e"> 1209</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN)) == RESET)</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga83b7ae4eea41d7c7914716157b4072f4"> 1210</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_DISABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) == RESET)</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gaf9ec8a421c88ea172a5f3cb13c220672"> 1211</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET)</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gacee7220c840db84ec10d0b89ab20fa1e"> 1212</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) == RESET)</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gac9f006a3c1b75c06270f0ae5a2c3ed07"> 1213</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_DISABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) == RESET)</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gabd506be27916f029d2214e88bc48f6df"> 1214</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_DISABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) == RESET)</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga22c9d59ac6062298a71eed0d6a4a9afd"> 1215</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) == RESET)</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  </div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gabfca340e2266b35f9eb8bda9f24fb272"> 1230</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_GPIOALPEN)) != RESET)</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gae5f9c8d570ca5ce52bd3d1766ad96265"> 1231</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_GPIOBLPEN)) != RESET)</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga91d9bb261e4eb51ae5c83276ca94ba9e"> 1232</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_GPIOCLPEN)) != RESET)</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga9be4e7cb3610f3242eedb2c38f05cafe"> 1233</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_GPIODLPEN)) != RESET)</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gac60e430f28a40aecfc376ad9c00e94f5"> 1234</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_GPIOHLPEN)) != RESET)</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga1983077cf8fed9d77dbb4950a46a3b7e"> 1235</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED()         ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_CRCLPEN)) != RESET)</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga968fb378568454a2913e11a238131ae4"> 1236</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_FLITFLPEN)) != RESET)</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga2840d82c5565e7690a69a6848fa50fea"> 1237</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_DMA1LPEN)) != RESET)</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gafb90a4c788e0b1e1dee61e462ada7f17"> 1238</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_GPIOALPEN)) == RESET)</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga2eac033c5d40d9e6eda85985322ece6f"> 1239</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_GPIOBLPEN)) == RESET)</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga4dd6a13690da372d5ea52476d0f972c8"> 1240</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_GPIOCLPEN)) == RESET)</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gafdc54fb0d223358257ea5c9f2d9c2db6"> 1241</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_GPIODLPEN)) == RESET)</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gae53e66bfd35d315af80f7d33a811de7c"> 1242</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_GPIOHLPEN)) == RESET)</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gacb97eeee02557f4c5a3afd480227dd1c"> 1243</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED()        ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_CRCLPEN)) == RESET)</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga06858d9e8310f1d9d2763472d37e9d9c"> 1244</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_FLITFLPEN)) == RESET)</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gac5b14fe76c4661619636fcdf08e2a874"> 1245</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;AHBLPENR &amp; (RCC_AHBLPENR_DMA1LPEN)) == RESET)</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gaf38181befdeecf6a61c03885d3645bf1"> 1260</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM2LPEN)) != RESET)</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gabe8c0a343d9bb288dae09aadbab028a6"> 1261</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM3LPEN)) != RESET)</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga57a6fc55a53a8c9d8cc0303ec5d7177e"> 1262</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM4LPEN)) != RESET)</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga8d5d8a349946a4c0698d754ee107c3cf"> 1263</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM6LPEN)) != RESET)</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gab1c825aefb8ae4ab199150ce061e7a8e"> 1264</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM7LPEN)) != RESET)</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga60b229aff9ca29a44a5470f52a48bb2f"> 1265</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_WWDGLPEN)) != RESET)</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gad6ee3d390b2b2748575725f5b0c42cfc"> 1266</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPI2LPEN)) != RESET)</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga91dc6d0fdf5c1c70158336df3bf5e097"> 1267</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USART2LPEN)) != RESET)</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga998cffc84c7d5866a7e4cfae1f764327"> 1268</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USART3LPEN)) != RESET)</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga39a3efabea0fb3cffae7be7726dd668e"> 1269</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C1LPEN)) != RESET)</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gaffe9902aa539eca59920b6b165bd1c71"> 1270</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C2LPEN)) != RESET)</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga7b1c994ebff003ec3728850962bd9be8"> 1271</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_IS_CLK_SLEEP_ENABLED()         ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USBLPEN)) != RESET)</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga898edde3fc183744da208db023828303"> 1272</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED()         ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_PWRLPEN)) != RESET)</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gad97aab0cffdef7edd52e48e0e5bef9dc"> 1273</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED()         ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_DACLPEN)) != RESET)</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga9d83603386ac98f68fc5019c4065e235"> 1274</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_COMP_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_COMPLPEN)) != RESET)</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga0a89c97a19d5057d710e475ff24b71ec"> 1275</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM2LPEN)) == RESET)</span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gade73c47dc34e5841b826a0e641220801"> 1276</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM3LPEN)) == RESET)</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gaa138ce5c7fcfcfd42726b03e7de02c41"> 1277</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM4LPEN)) == RESET)</span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gaafa07cf3cfeac5be4071e52201dfcc7d"> 1278</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM6LPEN)) == RESET)</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga64c55482f4bb2cdb236796b18c28d786"> 1279</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM7LPEN)) == RESET)</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga3cbf3b3683a84bac98b6d15d921f5ec8"> 1280</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_WWDGLPEN)) == RESET)</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga38ba0cbb661739ca615881f2ecfcd1c4"> 1281</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPI2LPEN)) == RESET)</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gad83f4e02928278fc0d9373020a82f4e0"> 1282</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USART2LPEN)) == RESET)</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gad5c5c2cf7612ea68ae679de26f0bc26e"> 1283</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USART3LPEN)) == RESET)</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga133208873edc0be1774bf4f3c224a2ac"> 1284</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C1LPEN)) == RESET)</span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga901cecc03cce495d9f01a7228a3bce1c"> 1285</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C2LPEN)) == RESET)</span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gab9ea1fbdc9d23388137d087f37a42390"> 1286</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_IS_CLK_SLEEP_DISABLED()        ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USBLPEN)) == RESET)</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga13a44a1aacea32084e5bcdba69e4a636"> 1287</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED()        ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_PWRLPEN)) == RESET)</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga12790e0adb572f2cd2c1b643906aa377"> 1288</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED()        ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_DACLPEN)) == RESET)</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga4f8d0195e28b82b74518f1566bc6b9cf"> 1289</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_COMP_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_COMPLPEN)) == RESET)</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga0e518b9a088d789d700d121db458403a"> 1304</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SYSCFGLPEN)) != RESET)</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga255709a840c9a7e6f894df4f40ee6e64"> 1305</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM9LPEN)) != RESET)</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga420cca0cf8e74d769361540b398154ea"> 1306</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM10LPEN)) != RESET)</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga4eb8d9a7dcfdba9b830f54c0f19c87c4"> 1307</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM11LPEN)) != RESET)</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#gaf477ab254684bdedec1dd28ddd7585ed"> 1308</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC1LPEN)) != RESET)</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga2db4e1edb831584a39e791c16edfea28"> 1309</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI1LPEN)) != RESET)</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga1059a391a514543547809a524b4cdf0d"> 1310</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_USART1LPEN)) != RESET)</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga564fe78887dba5a7da7da1b9f2ffb372"> 1311</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SYSCFGLPEN)) == RESET)</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga8b043bd22bd1c6aa4617d37e5565f8c6"> 1312</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM9LPEN)) == RESET)</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga6fe0d52321bc2c97d649ddcc335bffc4"> 1313</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM10LPEN)) == RESET)</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#gabf2f10634fa4a6a8b4957e46611d2824"> 1314</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM11LPEN)) == RESET)</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga5b3baade56bc0603ac5b3ae3bf3b7da9"> 1315</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC1LPEN)) == RESET)</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#gab9a82b96c7950398956ee6f58c3d5dda"> 1316</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI1LPEN)) == RESET)</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga2123ed8a27c8cf060899c1e7a923b8c8"> 1317</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_USART1LPEN)) == RESET)</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42"> 1337</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_ENABLE()  (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE)</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga0c0dc8bc0ef58703782f45b4e487c031"> 1338</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE)</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e"> 1347</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_) \</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">          (MODIFY_REG(RCC-&gt;ICSCR, RCC_ICSCR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; POSITION_VAL(RCC_ICSCR_HSITRIM)))</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b"> 1363</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_ENABLE()  (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE)</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181"> 1370</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE)</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b"> 1402</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)                                     \</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">                    do{                                                     \</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">                      if ((__STATE__) == RCC_HSE_ON)                        \</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_OFF)                  \</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);                   \</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                  \</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_BYPASS)               \</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                    \</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                     \</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">                      else                                                  \</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);                   \</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);                  \</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">                    }while(0U)</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b"> 1450</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__)                                     \</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">                    do{                                                     \</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">                      if ((__STATE__) == RCC_LSE_ON)                        \</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CSR, RCC_CSR_LSEON);                   \</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_OFF)                  \</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSEON);                 \</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSEBYP);                \</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_LSE_BYPASS)               \</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CSR, RCC_CSR_LSEBYP);                  \</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CSR, RCC_CSR_LSEON);                   \</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">                      else                                                  \</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">                      {                                                     \</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSEON);                 \</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSEBYP);                \</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">                      }                                                     \</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">                    }while(0U)</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___configuration.html#gaf6797e8502d134483ba092f5d4345c70"> 1486</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MSI_ENABLE()  (*(__IO uint32_t *) RCC_CR_MSION_BB = ENABLE)</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;                                       </div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___configuration.html#ga49c15fd232bd099f020e508fe9c3cd12"> 1499</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MSI_DISABLE() (*(__IO uint32_t *) RCC_CR_MSION_BB = DISABLE)</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___configuration.html#ga6c1e051a956f43b1895e8b6c0572c45e"> 1508</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(_MSICALIBRATIONVALUE_) \</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">          (MODIFY_REG(RCC-&gt;ICSCR, RCC_ICSCR_MSITRIM, (uint32_t)(_MSICALIBRATIONVALUE_) &lt;&lt; POSITION_VAL(RCC_ICSCR_MSITRIM)))</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;          </div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">/* @brief  Macro to configures the Internal Multi Speed oscillator (MSI) clock range.</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">  * @note     After restart from Reset or wakeup from STANDBY, the MSI clock is </span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">  *           around 2.097 MHz. The MSI clock does not change after wake-up from</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">  *           STOP mode.</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">  * @note    The MSI clock range can be modified on the fly.     </span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">  * @param  _MSIRANGEVALUE_ specifies the MSI Clock range.</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">  *   This parameter must be one of the following values:</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">  *     @arg @ref RCC_MSIRANGE_0 MSI clock is around 65.536 KHz</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">  *     @arg @ref RCC_MSIRANGE_1 MSI clock is around 131.072 KHz</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">  *     @arg @ref RCC_MSIRANGE_2 MSI clock is around 262.144 KHz</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment">  *     @arg @ref RCC_MSIRANGE_3 MSI clock is around 524.288 KHz</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">  *     @arg @ref RCC_MSIRANGE_4 MSI clock is around 1.048 MHz</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">  *     @arg @ref RCC_MSIRANGE_5 MSI clock is around 2.097 MHz (default after Reset or wake-up from STANDBY)</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">  *     @arg @ref RCC_MSIRANGE_6 MSI clock is around 4.194 MHz</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">  */</span>  </div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___configuration.html#gaa68665004900d9e54d6083861c727af9"> 1526</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MSI_RANGE_CONFIG(_MSIRANGEVALUE_) (MODIFY_REG(RCC-&gt;ICSCR, \</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">          RCC_ICSCR_MSIRANGE, (uint32_t)(_MSIRANGEVALUE_)))</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___r_c_c___m_s_i___configuration.html#gaad04b0c76f81734ba4881d97321667b9"> 1540</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_MSI_RANGE() (uint32_t)(READ_BIT(RCC-&gt;ICSCR, RCC_ICSCR_MSIRANGE))</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696"> 1556</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE)</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab"> 1561</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE)</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga2145b44e05d90ad3ff43653ee98cbba7"> 1592</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__, __PLLMUL__, __PLLDIV__)\</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">          MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_PLLSRC|RCC_CFGR_PLLMUL|RCC_CFGR_PLLDIV),((__RCC_PLLSOURCE__) | (__PLLMUL__) | (__PLLDIV__)))</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53"> 1601</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PLLSRC)))</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8"> 1620</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2"> 1631</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR,RCC_CFGR_SWS)))</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e"> 1660</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">                 MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gad781a9f1f8aea8713287ca6d7d2ac683"> 1697</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CLKPRESCALER(__RTC_CLKSOURCE__) do { \</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">            if(((__RTC_CLKSOURCE__) &amp; RCC_CSR_RTCSEL_HSE) == RCC_CSR_RTCSEL_HSE)          \</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">            {                                                                             \</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">              MODIFY_REG(RCC-&gt;CR, RCC_CR_RTCPRE, ((__RTC_CLKSOURCE__) &amp; RCC_CR_RTCPRE));  \</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">            }                                                                             \</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">          } while (0U)</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;</div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4"> 1704</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) do { \</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">                                      __HAL_RCC_RTC_CLKPRESCALER(__RTC_CLKSOURCE__);      \</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">                                      RCC-&gt;CSR |= ((__RTC_CLKSOURCE__) &amp; RCC_CSR_RTCSEL); \</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">                                    } while (0U)</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;                                                   </div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44"> 1716</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC-&gt;CSR, RCC_CSR_RTCSEL))</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga85dc62f0fcb14981c47d7f7da25e26d6"> 1728</a></span>&#160;<span class="preprocessor">#define  __HAL_RCC_GET_RTC_HSE_PRESCALER() ((uint32_t)(READ_BIT(RCC-&gt;CR, RCC_CR_RTCPRE)))                                                   </span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f"> 1733</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_ENABLE()          (*(__IO uint32_t *) RCC_CSR_RTCEN_BB = ENABLE)</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855"> 1738</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_DISABLE()         (*(__IO uint32_t *) RCC_CSR_RTCEN_BB = DISABLE)</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0"> 1745</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE()   (*(__IO uint32_t *) RCC_CSR_RTCRST_BB = ENABLE)</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321"> 1749</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_CSR_RTCRST_BB = DISABLE)</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405"> 1771</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"> 1784</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &amp;= (uint8_t)(~(__INTERRUPT__)))</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;</div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139"> 1798</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;</div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d"> 1813</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0"> 1819</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC-&gt;CSR |= RCC_CSR_RMVF)</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449"> 1841</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((__FLAG__) &gt;&gt; 5U) == CR_REG_INDEX)? RCC-&gt;CR :RCC-&gt;CSR) &amp; (1U &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK)))   </span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment">/* Include RCC HAL Extension module */</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32l1xx__hal__rcc__ex_8h.html">stm32l1xx_hal_rcc_ex.h</a>&quot;</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment">/* Initialization and de-initialization functions  ******************************/</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group___r_c_c___exported___functions___group1.html#ga6b82cafd84a33caa126523b3d288f14b">HAL_RCC_DeInit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<a class="code" href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a>(<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<a class="code" href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a>(<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t FLatency);</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">/* Peripheral Control functions  ************************************************/</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a>(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment">/* CSS NMI IRQ handler */</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group___r_c_c___exported___functions___group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group___r_c_c___exported___functions___group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;uint32_t          <a class="code" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;uint32_t          <a class="code" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;uint32_t          <a class="code" href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;uint32_t          <a class="code" href="group___r_c_c___exported___functions___group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a>(<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>  *RCC_OscInitStruct);</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="keywordtype">void</span>              <a class="code" href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a>(<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>  *RCC_ClkInitStruct, uint32_t *pFLatency);</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;}</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32L1xx_HAL_RCC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;</div><div class="ttc" id="struct_r_c_c___osc_init_type_def_html_af76de5ee86798f0c3a4c83c84dfa58be"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#af76de5ee86798f0c3a4c83c84dfa58be">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:297</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a6cbaf84f6566af15e6e4f97a339d5759"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:252</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition   </div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:304</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a7c1294e9407e69e80fe034caf35fe7ea"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7c1294e9407e69e80fe034caf35fe7ea">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:276</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_ga9de46b9c4ecdb1a5e34136b051a6132c"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a></div><div class="ttdeci">void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gaa0f440ce71c18e95b12b2044cc044bea"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a></div><div class="ttdeci">void HAL_RCC_EnableCSS(void)</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a62152a6e80ade492afa6753ea2acc673"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a62152a6e80ade492afa6753ea2acc673">RCC_OscInitTypeDef::MSICalibrationValue</a></div><div class="ttdeci">uint32_t MSICalibrationValue</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:291</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_abd9bcaa8dcf4b816462ee2930ab3e993"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:312</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a351617c365fad2d58aedb7335308044b"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a351617c365fad2d58aedb7335308044b">RCC_PLLInitTypeDef::PLLMUL</a></div><div class="ttdeci">uint32_t PLLMUL</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:258</div></div>
<div class="ttc" id="stm32l1xx__hal__def_8h_html"><div class="ttname"><a href="stm32l1xx__hal__def_8h.html">stm32l1xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions. </div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a93a53676a1cfc5b55b8b990e7ff4dac5"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:306</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_ae195d3c855a814b931f7cf57e4fc3fe6"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ae195d3c855a814b931f7cf57e4fc3fe6">RCC_OscInitTypeDef::MSIState</a></div><div class="ttdeci">uint32_t MSIState</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:288</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition   </div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:250</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_af9e7bc89cab81c1705d94c74c7a81088"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:270</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group1_html_ga6b82cafd84a33caa126523b3d288f14b"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#ga6b82cafd84a33caa126523b3d288f14b">HAL_RCC_DeInit</a></div><div class="ttdeci">void HAL_RCC_DeInit(void)</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gabc95375dfca279d88b9ded9d063d2323"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a></div><div class="ttdeci">void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency)</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_aa75c110cd93855d49249f38da8cf94f7"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:318</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a4ceff1fdbf423e347c63052ca2c1d7e1"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:309</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gab3042d8ac5703ac696cabf0ee461c599"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK1Freq(void)</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a7b0ad197ffcf75b68f7fa90ce1c99103"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a7b0ad197ffcf75b68f7fa90ce1c99103">RCC_PLLInitTypeDef::PLLDIV</a></div><div class="ttdeci">uint32_t PLLDIV</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:261</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_ga887cafe88b21a059061b077a1e3fa7d8"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetSysClockFreq(void)</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a9b2e48e452d0c334f2b9473216064560"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a9b2e48e452d0c334f2b9473216064560">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:282</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group1_html_ga9c504088722e03830df6caad932ad06b"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gae2f9413fc447c2d7d6af3a8669c77b36"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a></div><div class="ttdeci">void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a955de90db8882fde02c4fb59c7c000f0"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a955de90db8882fde02c4fb59c7c000f0">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:285</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition   ...</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:268</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a72806832a179af8756b9330de7f7c6a8"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:255</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a></div><div class="ttdeci">void HAL_RCC_DisableCSS(void)</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_ga38d6c5c7a5d8758849912c9aa0a2156d"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetHCLKFreq(void)</div></div>
<div class="ttc" id="stm32l1xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition   </div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_def.h:55</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_adaab402d37223348fcc96aeaf7643045"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#adaab402d37223348fcc96aeaf7643045">RCC_OscInitTypeDef::MSIClockRange</a></div><div class="ttdeci">uint32_t MSIClockRange</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:294</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group1_html_gad0a4b5c7459219fafc15f3f867563ef3"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a39b62cae65fe7a251000354e5bba8cb6"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a39b62cae65fe7a251000354e5bba8cb6">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:279</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gaa05b9157de5a48617bd06eb6aafa68aa"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a></div><div class="ttdeci">void HAL_RCC_CSSCallback(void)</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a21ceb024102adc3c4dc7eb270cf02ebd"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:315</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a7e05d6eec98ed8cdaba00ca3d167ff72"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7e05d6eec98ed8cdaba00ca3d167ff72">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition:</b> stm32l1xx_hal_rcc.h:273</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gabbd5f8933a5ee05e4b3384e33026aca1"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK2Freq(void)</div></div>
<div class="ttc" id="stm32l1xx__hal__rcc__ex_8h_html"><div class="ttname"><a href="stm32l1xx__hal__rcc__ex_8h.html">stm32l1xx_hal_rcc_ex.h</a></div><div class="ttdoc">Header file of RCC HAL Extension module. </div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_ga0c124cf403362750513cae7fb6e6b195"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a></div><div class="ttdeci">void HAL_RCC_NMI_IRQHandler(void)</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
