#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 23 15:20:46 2024
# Process ID: 20588
# Current directory: D:/Desktop/10_final/10_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13632 D:\Desktop\10_final\10_final\10_final.xpr
# Log file: D:/Desktop/10_final/10_final/vivado.log
# Journal file: D:/Desktop/10_final/10_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/10_final/10_final/10_final.xpr
update_compile_order -fileset sources_1
reset_run synth_1
reset_run RAM_I_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.Coe_File {D:/Documents/Project/Exp10/Exp8.coe}] [get_ips RAM_I]
generate_target all [get_files  D:/Desktop/10_final/10_final/10_final.srcs/sources_1/ip/RAM_I/RAM_I.xci]
catch { config_ip_cache -export [get_ips -all RAM_I] }
export_ip_user_files -of_objects [get_files D:/Desktop/10_final/10_final/10_final.srcs/sources_1/ip/RAM_I/RAM_I.xci] -no_script -sync -force -quiet
reset_run RAM_I_synth_1
launch_runs -jobs 8 RAM_I_synth_1
export_simulation -of_objects [get_files D:/Desktop/10_final/10_final/10_final.srcs/sources_1/ip/RAM_I/RAM_I.xci] -directory D:/Desktop/10_final/10_final/10_final.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/10_final/10_final/10_final.ip_user_files -ipstatic_source_dir D:/Desktop/10_final/10_final/10_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/10_final/10_final/10_final.cache/compile_simlib/modelsim} {questa=D:/Desktop/10_final/10_final/10_final.cache/compile_simlib/questa} {riviera=D:/Desktop/10_final/10_final/10_final.cache/compile_simlib/riviera} {activehdl=D:/Desktop/10_final/10_final/10_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run RAM_D_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.Coe_File {D:/Documents/Project/Exp10/DATA.coe}] [get_ips RAM_D]
generate_target all [get_files  D:/Desktop/10_final/10_final/10_final.srcs/sources_1/ip/RAM_D/RAM_D.xci]
catch { config_ip_cache -export [get_ips -all RAM_D] }
export_ip_user_files -of_objects [get_files D:/Desktop/10_final/10_final/10_final.srcs/sources_1/ip/RAM_D/RAM_D.xci] -no_script -sync -force -quiet
reset_run RAM_D_synth_1
launch_runs -jobs 8 RAM_D_synth_1
export_simulation -of_objects [get_files D:/Desktop/10_final/10_final/10_final.srcs/sources_1/ip/RAM_D/RAM_D.xci] -directory D:/Desktop/10_final/10_final/10_final.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/10_final/10_final/10_final.ip_user_files -ipstatic_source_dir D:/Desktop/10_final/10_final/10_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/10_final/10_final/10_final.cache/compile_simlib/modelsim} {questa=D:/Desktop/10_final/10_final/10_final.cache/compile_simlib/questa} {riviera=D:/Desktop/10_final/10_final/10_final.cache/compile_simlib/riviera} {activehdl=D:/Desktop/10_final/10_final/10_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
