// Seed: 2100215101
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  always @(posedge 1 or posedge id_1) begin
    id_2[1 : 1'b0] = id_2[1 : 1'd0];
  end
endmodule
