// SPDX-License-Identifier: GPL-2.0
/*
 * RZ/V2H CPG driver
 *
 * Copyright (C) 2022 Renesas Electronics Corp.
 */

#include <linux/clk-provider.h>
#include <linux/device.h>
#include <linux/init.h>
#include <linux/kernel.h>

#include <dt-bindings/clock/r9a09g057-cpg.h>

#include "rzg2l-cpg.h"

enum clk_pll {
	PLLCM33,
	PLLCLN,
	PLLDTY,
	PLLCA55,
	PLLVDO,
	PLLETH,
	PLLDSI,
	PLLDDR0,
	PLLDDR1,
	PLLGPU,
	PLLDRP,
};

/* n is index of pll clock */
#define RZV2H_CPG_SAMPLL_CLK1(n)      (0x04 + (0x20 * n))
#define RZV2H_CPG_SAMPLL_CLK2(n)      (0x08 + (0x20 * n))

#define RZ_V2H_PLL_CONF(n)  (RZV2H_CPG_SAMPLL_CLK1(n) << 22 | \
			     RZV2H_CPG_SAMPLL_CLK2(n) << 12)

enum clk_ids {
	/* Core Clock Outputs exported to DT */
	LAST_DT_CORE_CLK = R9A09G057_MAINCLK,

	/* External Input Clocks */
	CLK_EXTAL,
	CLK_ET0_TXC_TX_CLK,
	CLK_ET0_RXC_RX_CLK,
	CLK_ET1_TXC_TX_CLK,
	CLK_ET1_RXC_RX_CLK,
	AUDIO_CLKA,
	AUDIO_CLKB,
	AUDIO_CLKC,

	/* Internal Core Clocks */
	CLK_MAIN_DIV2,
	CLK_MAIN_DIV4,
	CLK_MAIN_DIV8,
	CLK_MAIN_DIV16,
	CLK_MAIN_DIV512,
	CLK_PLLCM33,
	CLK_PLLCM33_DIV2,
	CLK_PLLCM33_DIV3,
	CLK_PLLCM33_DIV4,
	CLK_PLLCM33_DIV5,
	CLK_PLLCM33_DIV16,
	CLK_PLLCM33_DIV32,
	CLK_PLLCM33_ADC_PCLK,
	CLK_PLLCM33_ADC_PCLK_DIV2,
	CLK_PLLCM33_ADC_ADCLK,
	CLK_PLLCM33_DIV4_DDIV2,
	CLK_SMUX2_XSPI_CLK0,
	CLK_SMUX2_XSPI_CLK1,
	CLK_PLLCM33_XSPI,
	CLK_PLLCM33_XSPI_DIV2,
	CLK_PLLCLN,
	CLK_PLLCLN_DIV2,
	CLK_PLLCLN_DIV4,
	CLK_PLLCLN_DIV8,
	CLK_PLLCLN_DIV16,
	CLK_PLLCLN_DIV20,
	CLK_PLLCLN_DIV32,
	CLK_PLLCLN_DIV64,
	CLK_PLLCLN_DIV256,
	CLK_PLLCLN_DIV1024,
	CLK_PLLDTY,
	CLK_PLLDTY_ACPU,
	CLK_PLLDTY_ACPU_DIV2,
	CLK_PLLDTY_ACPU_DIV4,
	CLK_PLLDTY_ACPU_DIV8,
	CLK_PLLDTY_DIV4,
	CLK_PLLDTY_DIV8,
	CLK_PLLDTY_DIV16,
	CLK_PLLVDO,
	CLK_PLLVDO_CRU0,
	CLK_PLLVDO_CRU1,
	CLK_PLLVDO_CRU2,
	CLK_PLLVDO_CRU3,
	CLK_PLLVDO_ISU,
	CLK_PLLETH,
	CLK_PLLETH_DIV4,
	CLK_PLLETH_DIV4_DIV2,
	CLK_PLLETH_GBE0,
	CLK_PLLETH_GBE1,
	CLK_SMUX2_GBE0_TXCLK,
	CLK_SMUX2_GBE0_RXCLK,
	CLK_SMUX2_GBE1_TXCLK,
	CLK_SMUX2_GBE1_RXCLK,
	CLK_PLLETH_LPCLK,
	CLK_PLLDSI,
	CLK_PLLDSI_SDIV2,
	CLK_PLLGPU,
	CLK_PLLGPU_GEAR,

	/* Module Clocks */
	MOD_CLK_BASE,
};

static const struct clk_div_table dtable_2_4[] = {
	{0, 2},
	{1, 4},
	{0, 0},
};

static const struct clk_div_table dtable_2_16[] = {
	{0, 2},
	{1, 4},
	{2, 8},
	{3, 16},
	{0, 0},
};

static const struct clk_div_table dtable_2_32[] = {
	{ 0,  2},
	{ 1,  4},
	{ 2,  6},
	{ 3,  8},
	{ 4, 10},
	{ 5, 12},
	{ 6, 14},
	{ 7, 16},
	{ 8, 18},
	{ 9, 20},
	{10, 22},
	{11, 24},
	{12, 26},
	{13, 28},
	{14, 30},
	{15, 32},
	{ 0,  0},
};

static const struct clk_div_table dtable_2_64[] = {
	{0, 2},
	{1, 4},
	{2, 8},
	{3, 16},
	{4, 64},
	{0, 0},
};

static const struct clk_div_table dtable_2_100[] = {
	{0, 2},
	{1, 10},
	{2, 100},
	{0, 0},
};

static const struct clk_div_table dtable_8_10[] = {
	{0, 8},
	{1, 10},
	{0, 0},
};

static const struct clk_div_table dtable_16_128[] = {
	{0,  16},
	{1,  32},
	{2,  64},
	{3, 128},
	{0,   0},
};
/* Mux clock tables */
static const char * const smux2_xspi_clk0[] = { ".pllcm33_div3", ".pllcm33_div4" };
static const char * const smux2_xspi_clk1[] = { ".smux2_xspi_clk0", ".pllcm33_div5" };
static const char * const smux2_gbe0_txclk[] = { ".plleth_gbe0", "et0_txc_tx_clk" };
static const char * const smux2_gbe0_rxclk[] = { ".plleth_gbe0", "et0_rxc_rx_clk" };
static const char * const smux2_gbe1_txclk[] = { ".plleth_gbe1", "et1_txc_tx_clk" };
static const char * const smux2_gbe1_rxclk[] = { ".plleth_gbe1", "et1_rxc_rx_clk" };

static const struct cpg_core_clk r9a09g057_core_clks[] __initconst = {
	/* External Clock Inputs */
	DEF_INPUT("extal", CLK_EXTAL),
	DEF_INPUT("et0_txc_tx_clk", CLK_ET0_TXC_TX_CLK),
	DEF_INPUT("et0_rxc_rx_clk", CLK_ET0_RXC_RX_CLK),
	DEF_INPUT("et1_txc_tx_clk", CLK_ET1_TXC_TX_CLK),
	DEF_INPUT("et1_rxc_rx_clk", CLK_ET1_RXC_RX_CLK),
	DEF_INPUT("audio_clka", AUDIO_CLKA),
	DEF_INPUT("audio_clkb", AUDIO_CLKB),
	DEF_INPUT("audio_clkc", AUDIO_CLKC),

	/* Internal Core Clocks */
	DEF_FIXED(".main", R9A09G057_MAINCLK, CLK_EXTAL, 1, 1),
	DEF_FIXED(".main_fdiv2", CLK_MAIN_DIV2, CLK_EXTAL, 1, 2),
	DEF_FIXED(".main_fdiv4", CLK_MAIN_DIV4, CLK_EXTAL, 1, 4),
	DEF_FIXED(".main_fdiv8", CLK_MAIN_DIV8, CLK_EXTAL, 1, 8),
	DEF_FIXED(".main_fdiv16", CLK_MAIN_DIV16, CLK_EXTAL, 1, 16),
	DEF_FIXED(".main_fdiv512", CLK_MAIN_DIV512, CLK_EXTAL, 1, 512),
	DEF_SAMPLL(".pllcm33", CLK_PLLCM33, CLK_EXTAL, RZ_V2H_PLL_CONF(PLLCM33)),
	DEF_FIXED(".pllcm33_div2", CLK_PLLCM33_DIV2, CLK_PLLCM33, 1, 2),
	DEF_FIXED(".pllcm33_div3", CLK_PLLCM33_DIV3, CLK_PLLCM33, 1, 3),
	DEF_FIXED(".pllcm33_div4", CLK_PLLCM33_DIV4, CLK_PLLCM33, 1, 4),
	DEF_FIXED(".pllcm33_div5", CLK_PLLCM33_DIV5, CLK_PLLCM33, 1, 5),
	DEF_FIXED(".pllcm33_div16", CLK_PLLCM33_DIV16, CLK_PLLCM33, 1, 16),
	DEF_FIXED(".pllcm33_div32", CLK_PLLCM33_DIV32, CLK_PLLCM33, 1, 32),
	DEF_DIV(".pllcm33_adc_pclk", CLK_PLLCM33_ADC_PCLK, CLK_PLLCM33_DIV2,
		CSDIV1_DIVCTL0, dtable_8_10, CLK_DIVIDER_HIWORD_MASK),
	DEF_FIXED(".pllcm33_adc_pclk_div2", CLK_PLLCM33_ADC_PCLK_DIV2, CLK_PLLCM33_ADC_PCLK, 1, 2),
	DEF_DIV(".pllcm33_adc_adclk", CLK_PLLCM33_ADC_ADCLK, CLK_PLLCM33_ADC_PCLK,
		CSDIV1_DIVCTL1, dtable_2_16, CLK_DIVIDER_HIWORD_MASK),
	DEF_DIV(".pllcm33_div4_ddiv2", CLK_PLLCM33_DIV4_DDIV2, CLK_PLLCM33_DIV4,
		CDDIV0_DIVCTL1, dtable_2_64, CLK_DIVIDER_HIWORD_MASK),
	DEF_MUX(".smux2_xspi_clk0", CLK_SMUX2_XSPI_CLK0, SSEL1_SELCTL2,
		smux2_xspi_clk0, ARRAY_SIZE(smux2_xspi_clk0), 0, CLK_MUX_HIWORD_MASK),
	DEF_MUX(".smux2_xspi_clk1", CLK_SMUX2_XSPI_CLK1, SSEL1_SELCTL3,
		smux2_xspi_clk1, ARRAY_SIZE(smux2_xspi_clk1), 0, CLK_MUX_HIWORD_MASK),
	DEF_DIV(".pllcm33_xspi", CLK_PLLCM33_XSPI, CLK_SMUX2_XSPI_CLK1,
		CSDIV0_DIVCTL3, dtable_2_16, CLK_DIVIDER_HIWORD_MASK),
	DEF_FIXED(".pllcm33_xspi_div2", CLK_PLLCM33_XSPI_DIV2, CLK_PLLCM33_XSPI, 1, 2),
	DEF_SAMPLL(".pllcln", CLK_PLLCLN, CLK_EXTAL, RZ_V2H_PLL_CONF(PLLCLN)),
	DEF_FIXED(".pllcln_div2", CLK_PLLCLN_DIV2, CLK_PLLCLN, 1, 2),
	DEF_FIXED(".pllcln_div4", CLK_PLLCLN_DIV4, CLK_PLLCLN, 1, 4),
	DEF_FIXED(".pllcln_div8", CLK_PLLCLN_DIV8, CLK_PLLCLN, 1, 8),
	DEF_FIXED(".pllcln_div16", CLK_PLLCLN_DIV16, CLK_PLLCLN, 1, 16),
	DEF_FIXED(".pllcln_div20", CLK_PLLCLN_DIV20, CLK_PLLCLN, 1, 20),
	DEF_FIXED(".pllcln_div32", CLK_PLLCLN_DIV32, CLK_PLLCLN, 1, 32),
	DEF_FIXED(".pllcln_div64", CLK_PLLCLN_DIV64, CLK_PLLCLN, 1, 64),
	DEF_FIXED(".pllcln_div256", CLK_PLLCLN_DIV256, CLK_PLLCLN, 1, 256),
	DEF_FIXED(".pllcln_div1024", CLK_PLLCLN_DIV1024, CLK_PLLCLN, 1, 1024),
	DEF_SAMPLL(".plldty", CLK_PLLDTY, CLK_EXTAL, RZ_V2H_PLL_CONF(PLLDTY)),
	DEF_DIV(".plldty_acpu", CLK_PLLDTY_ACPU, CLK_PLLDTY,
		CDDIV0_DIVCTL2, dtable_2_64, CLK_DIVIDER_HIWORD_MASK),
	DEF_FIXED(".plldty_acpu_div2", CLK_PLLDTY_ACPU_DIV2, CLK_PLLDTY_ACPU, 1, 2),
	DEF_FIXED(".plldty_acpu_div4", CLK_PLLDTY_ACPU_DIV4, CLK_PLLDTY_ACPU, 1, 4),
	DEF_FIXED(".plldty_acpu_div8", CLK_PLLDTY_ACPU_DIV8, CLK_PLLDTY_ACPU, 1, 8),
	DEF_FIXED(".plldty_div4", CLK_PLLDTY_DIV4, CLK_PLLDTY, 1, 4),
	DEF_FIXED(".plldty_div8", CLK_PLLDTY_DIV8, CLK_PLLDTY, 1, 8),
	DEF_FIXED(".plldty_div16", CLK_PLLDTY_DIV16, CLK_PLLDTY, 1, 16),
	DEF_SAMPLL(".pllvdo", CLK_PLLVDO, CLK_EXTAL, RZ_V2H_PLL_CONF(PLLVDO)),
	DEF_DIV(".pllvdo_cru0", CLK_PLLVDO_CRU0, CLK_PLLVDO,
		CDDIV3_DIVCTL3, dtable_2_4, CLK_DIVIDER_HIWORD_MASK),
	DEF_DIV(".pllvdo_cru1", CLK_PLLVDO_CRU1, CLK_PLLVDO,
		CDDIV4_DIVCTL0, dtable_2_4, CLK_DIVIDER_HIWORD_MASK),
	DEF_DIV(".pllvdo_cru2", CLK_PLLVDO_CRU2, CLK_PLLVDO,
		CDDIV4_DIVCTL1, dtable_2_4, CLK_DIVIDER_HIWORD_MASK),
	DEF_DIV(".pllvdo_cru3", CLK_PLLVDO_CRU3, CLK_PLLVDO,
		CDDIV4_DIVCTL2, dtable_2_4, CLK_DIVIDER_HIWORD_MASK),
	DEF_DIV(".pllvdo_isu", CLK_PLLVDO_ISU, CLK_PLLVDO,
		CDDIV3_DIVCTL0, dtable_2_64, CLK_DIVIDER_HIWORD_MASK),
	DEF_SAMPLL(".plleth", CLK_PLLETH, CLK_EXTAL, RZ_V2H_PLL_CONF(PLLETH)),
	DEF_FIXED(".plleth_div4", CLK_PLLETH_DIV4, CLK_PLLETH, 1, 4),
	DEF_FIXED(".plleth_div4_div2", CLK_PLLETH_DIV4_DIV2, CLK_PLLETH_DIV4, 1, 2),
	DEF_DIV(".plleth_gbe0", CLK_PLLETH_GBE0, CLK_PLLETH_DIV4,
		CSDIV0_DIVCTL0, dtable_2_100, CLK_DIVIDER_HIWORD_MASK),
	DEF_DIV(".plleth_gbe1", CLK_PLLETH_GBE1, CLK_PLLETH_DIV4,
		CSDIV0_DIVCTL1, dtable_2_100, CLK_DIVIDER_HIWORD_MASK),
	DEF_MUX(".smux2_gbe0_txclk", CLK_SMUX2_GBE0_TXCLK, SSEL0_SELCTL2,
		smux2_gbe0_txclk, ARRAY_SIZE(smux2_gbe0_txclk), 0, CLK_MUX_HIWORD_MASK),
	DEF_MUX(".smux2_gbe0_rxclk", CLK_SMUX2_GBE0_RXCLK, SSEL0_SELCTL3,
		smux2_gbe0_rxclk, ARRAY_SIZE(smux2_gbe0_rxclk), 0, CLK_MUX_HIWORD_MASK),
	DEF_MUX(".smux2_gbe1_txclk", CLK_SMUX2_GBE1_TXCLK, SSEL1_SELCTL0,
		smux2_gbe1_txclk, ARRAY_SIZE(smux2_gbe0_txclk), 0, CLK_MUX_HIWORD_MASK),
	DEF_MUX(".smux2_gbe1_rxclk", CLK_SMUX2_GBE1_RXCLK, SSEL1_SELCTL1,
		smux2_gbe1_rxclk, ARRAY_SIZE(smux2_gbe0_rxclk), 0, CLK_MUX_HIWORD_MASK),
	DEF_DIV(".plleth_lpclk", CLK_PLLETH_LPCLK, CLK_PLLETH_DIV4,
		CSDIV0_DIVCTL2, dtable_16_128, CLK_DIVIDER_HIWORD_MASK),
	DEF_SAMPLL(".plldsi", CLK_PLLDSI, CLK_EXTAL, RZ_V2H_PLL_CONF(PLLDSI)),
	DEF_DIV(".plldsi_sdiv2", CLK_PLLDSI_SDIV2, CLK_PLLDSI,
		CSDIV1_DIVCTL2, dtable_2_32, CLK_DIVIDER_HIWORD_MASK),
	DEF_SAMPLL(".pllgpu", CLK_PLLGPU, CLK_EXTAL, RZ_V2H_PLL_CONF(PLLGPU)),
	DEF_DIV(".pllgpu_gear", CLK_PLLGPU_GEAR, CLK_PLLGPU,
		CDDIV3_DIVCTL1, dtable_2_64, CLK_DIVIDER_HIWORD_MASK),
};

static struct rzg2l_mod_clk r9a09g057_mod_clks[] = {
	DEF_MOD("icu",			R9A09G057_ICU_PCLK_I, CLK_PLLCM33_DIV16,
					0x600, 5, 0),
	DEF_MOD("gic",			R9A09G057_GIC_GICCLK, CLK_PLLDTY_ACPU_DIV4,
					0x604, 3, 0),
	DEF_MOD("gpt0_pclk_sfr",	R9A09G057_GPT0_PCLK_SFR, CLK_PLLCLN_DIV8,
					0x60C,	1, 0),
	DEF_MOD("gpt1_pclk_sfr",	R9A09G057_GPT1_PCLK_SFR, CLK_PLLCLN_DIV8,
					0x60C,	2, 0),
	DEF_MOD("mcpu_ostm0_pclk",	R9A09G057_MCPU_OSTM0_PCLK, CLK_PLLCM33_DIV16,
					0x610,	3, 0),
	DEF_MOD("mcpu_ostm1_pclk",	R9A09G057_MCPU_OSTM1_PCLK, CLK_PLLCM33_DIV16,
					0x610,	4, 0),
	DEF_MOD("acpu_ostm0_pclk",	R9A09G057_ACPU_OSTM0_PCLK, CLK_PLLCLN_DIV16,
					0x610,	5, 0),
	DEF_MOD("acpu_ostm1_pclk",	R9A09G057_ACPU_OSTM1_PCLK, CLK_PLLCLN_DIV16,
					0x610,	6, 0),
	DEF_MOD("rcpu_ostm0_pclk",	R9A09G057_RCPU_OSTM0_PCLK, CLK_PLLCLN_DIV16,
					0x610,	7, 0),
	DEF_MOD("rcpu_ostm1_pclk",	R9A09G057_RCPU_OSTM1_PCLK, CLK_PLLCLN_DIV16,
					0x610,	8, 0),
	DEF_MOD("rcpu_ostm2_pclk",	R9A09G057_RCPU_OSTM2_PCLK, CLK_PLLCLN_DIV16,
					0x610,	9, 0),
	DEF_MOD("rcpu_ostm3_pclk",	R9A09G057_RCPU_OSTM3_PCLK, CLK_PLLCLN_DIV16,
					0x610, 10, 0),
	DEF_MOD("mcpu_wdt0_clkp",	R9A09G057_MCPU_WDT0_CLKP, CLK_PLLCM33_DIV16,
					0x610, 11, 0),
	DEF_MOD("mcpu_wdt0_clk_lolo",	R9A09G057_MCPU_WDT0_CLK_LOCO, R9A09G057_MAINCLK,
					0x610, 12, 0),
	DEF_MOD("acpu_wdt0_clkp",	R9A09G057_ACPU_WDT0_CLKP, CLK_PLLCLN_DIV16,
					0x610, 13, 0),
	DEF_MOD("acpu_wdt0_clk_lolo",	R9A09G057_ACPU_WDT0_CLK_LOCO, R9A09G057_MAINCLK,
					0x610, 14, 0),
	DEF_MOD("rcpu_wdt0_clkp",	R9A09G057_RCPU_WDT0_CLKP, CLK_PLLCLN_DIV16,
					0x610, 15, 0),
	DEF_MOD("rcpu_wdt0_clk_lolo",	R9A09G057_RCPU_WDT0_CLK_LOCO, R9A09G057_MAINCLK,
					0x614, 0, 0),
	DEF_MOD("rcpu_wdt1_clkp",	R9A09G057_RCPU_WDT1_CLKP, CLK_PLLCLN_DIV16,
					0x614, 1, 0),
	DEF_MOD("rcpu_wdt1_clk_lolo",	R9A09G057_RCPU_WDT1_CLK_LOCO, R9A09G057_MAINCLK,
					0x614, 2, 0),
	DEF_MOD("rtc_clk_rtc",		R9A09G057_RTC_CLK_RTC, CLK_PLLCM33_DIV16,
					0x614, 3, 0),
	DEF_MOD("rspi0_pclk",		R9A09G057_RSPI0_PCLK, CLK_PLLCLN_DIV8,
					0x614, 4, 0),
	DEF_MOD("rspi0_pclk_sfr",	R9A09G057_RSPI0_PCLK_SFR, CLK_PLLCLN_DIV8,
					0x614, 5, 0),
	DEF_MOD("rspi0_tclk",		R9A09G057_RSPI0_TCLK, CLK_PLLCLN_DIV8,
					0x614, 6, 0),
	DEF_MOD("rspi1_pclk",		R9A09G057_RSPI1_PCLK, CLK_PLLCLN_DIV8,
					0x614, 7, 0),
	DEF_MOD("rspi1_pclk_sfr",	R9A09G057_RSPI1_PCLK_SFR, CLK_PLLCLN_DIV8,
					0x614, 8, 0),
	DEF_MOD("rspi1_tclk",		R9A09G057_RSPI1_TCLK, CLK_PLLCLN_DIV8,
					0x614, 9, 0),
	DEF_MOD("rspi2_pclk",		R9A09G057_RSPI2_PCLK, CLK_PLLCLN_DIV8,
					0x614, 10, 0),
	DEF_MOD("rspi2_pclk_sfr",	R9A09G057_RSPI2_PCLK_SFR, CLK_PLLCLN_DIV8,
					0x614, 11, 0),
	DEF_MOD("rspi2_tclk",		R9A09G057_RSPI2_TCLK, CLK_PLLCLN_DIV8,
					0x614, 12, 0),
	DEF_MOD("rsci0_pclk",		R9A09G057_RSCI0_PCLK, CLK_PLLCM33_DIV16,
					0x614, 13, 0),
	DEF_MOD("rsci0_tclk",		R9A09G057_RSCI0_TCLK, CLK_PLLCM33_DIV16,
					0x614, 14, 0),
	DEF_MOD("rsci0_ps_ps3_n",	R9A09G057_RSCI0_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x614, 15, 0),
	DEF_MOD("rsci0_ps_ps2_n",	R9A09G057_RSCI0_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x618, 0, 0),
	DEF_MOD("rsci0_ps_ps1_n",	R9A09G057_RSCI0_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x618, 1, 0),
	DEF_MOD("rsci1_pclk",		R9A09G057_RSCI1_PCLK, CLK_PLLCM33_DIV16,
					0x618, 2, 0),
	DEF_MOD("rsci1_tclk",		R9A09G057_RSCI1_TCLK, CLK_PLLCM33_DIV16,
					0x618, 3, 0),
	DEF_MOD("rsci1_ps_ps3_n",	R9A09G057_RSCI1_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x618, 4, 0),
	DEF_MOD("rsci1_ps_ps2_n",	R9A09G057_RSCI1_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x618, 5, 0),
	DEF_MOD("rsci1_ps_ps1_n",	R9A09G057_RSCI1_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x618, 6, 0),
	DEF_MOD("rsci2_pclk",		R9A09G057_RSCI2_PCLK, CLK_PLLCM33_DIV16,
					0x618, 7, 0),
	DEF_MOD("rsci2_tclk",		R9A09G057_RSCI2_TCLK, CLK_PLLCM33_DIV16,
					0x618, 8, 0),
	DEF_MOD("rsci2_ps_ps3_n",	R9A09G057_RSCI2_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x618, 9, 0),
	DEF_MOD("rsci2_ps_ps2_n",	R9A09G057_RSCI2_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x618, 10, 0),
	DEF_MOD("rsci2_ps_ps1_n",	R9A09G057_RSCI2_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x618, 11, 0),
	DEF_MOD("rsci3_pclk",		R9A09G057_RSCI3_PCLK, CLK_PLLCM33_DIV16,
					0x618, 12, 0),
	DEF_MOD("rsci3_tclk",		R9A09G057_RSCI3_TCLK, CLK_PLLCM33_DIV16,
					0x618, 13, 0),
	DEF_MOD("rsci3_ps_ps3_n",	R9A09G057_RSCI3_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x618, 14, 0),
	DEF_MOD("rsci3_ps_ps2_n",	R9A09G057_RSCI3_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x618, 15, 0),
	DEF_MOD("rsci3_ps_ps1_n",	R9A09G057_RSCI3_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x61C, 0, 0),
	DEF_MOD("rsci4_pclk",		R9A09G057_RSCI4_PCLK, CLK_PLLCM33_DIV16,
					0x61C, 1, 0),
	DEF_MOD("rsci4_tclk",		R9A09G057_RSCI4_TCLK, CLK_PLLCM33_DIV16,
					0x61C, 2, 0),
	DEF_MOD("rsci4_ps_ps3_n",	R9A09G057_RSCI4_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x61C, 3, 0),
	DEF_MOD("rsci4_ps_ps2_n",	R9A09G057_RSCI4_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x61C, 4, 0),
	DEF_MOD("rsci4_ps_ps1_n",	R9A09G057_RSCI4_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x61C, 5, 0),
	DEF_MOD("rsci5_pclk",		R9A09G057_RSCI5_PCLK, CLK_PLLCM33_DIV16,
					0x61C, 6, 0),
	DEF_MOD("rsci5_tclk",		R9A09G057_RSCI5_TCLK, CLK_PLLCM33_DIV16,
					0x61C, 7, 0),
	DEF_MOD("rsci5_ps_ps3_n",	R9A09G057_RSCI5_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x61C, 8, 0),
	DEF_MOD("rsci5_ps_ps2_n",	R9A09G057_RSCI5_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x61C, 9, 0),
	DEF_MOD("rsci5_ps_ps1_n",	R9A09G057_RSCI5_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x61C, 10, 0),
	DEF_MOD("rsci6_pclk",		R9A09G057_RSCI6_PCLK, CLK_PLLCM33_DIV16,
					0x61C, 11, 0),
	DEF_MOD("rsci6_tclk",		R9A09G057_RSCI6_TCLK, CLK_PLLCM33_DIV16,
					0x61C, 12, 0),
	DEF_MOD("rsci6_ps_ps3_n",	R9A09G057_RSCI6_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x61C, 13, 0),
	DEF_MOD("rsci6_ps_ps2_n",	R9A09G057_RSCI6_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x61C, 14, 0),
	DEF_MOD("rsci6_ps_ps1_n",	R9A09G057_RSCI6_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x61C, 15, 0),
	DEF_MOD("rsci7_pclk",		R9A09G057_RSCI7_PCLK, CLK_PLLCM33_DIV16,
					0x620, 0, 0),
	DEF_MOD("rsci7_tclk",		R9A09G057_RSCI7_TCLK, CLK_PLLCM33_DIV16,
					0x620, 1, 0),
	DEF_MOD("rsci7_ps_ps3_n",	R9A09G057_RSCI7_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x620, 2, 0),
	DEF_MOD("rsci7_ps_ps2_n",	R9A09G057_RSCI7_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x620, 3, 0),
	DEF_MOD("rsci7_ps_ps1_n",	R9A09G057_RSCI7_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x620, 4, 0),
	DEF_MOD("rsci8_pclk",		R9A09G057_RSCI8_PCLK, CLK_PLLCM33_DIV16,
					0x620, 5, 0),
	DEF_MOD("rsci8_tclk",		R9A09G057_RSCI8_TCLK, CLK_PLLCM33_DIV16,
					0x620, 6, 0),
	DEF_MOD("rsci8_ps_ps3_n",	R9A09G057_RSCI8_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x620, 7, 0),
	DEF_MOD("rsci8_ps_ps2_n",	R9A09G057_RSCI8_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x620, 8, 0),
	DEF_MOD("rsci8_ps_ps1_n",	R9A09G057_RSCI8_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x620, 9, 0),
	DEF_MOD("rsci9_pclk",		R9A09G057_RSCI9_PCLK, CLK_PLLCM33_DIV16,
					0x620, 10, 0),
	DEF_MOD("rsci9_tclk",		R9A09G057_RSCI9_TCLK, CLK_PLLCM33_DIV16,
					0x620, 11, 0),
	DEF_MOD("rsci9_ps_ps3_n",	R9A09G057_RSCI9_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x620, 12, 0),
	DEF_MOD("rsci9_ps_ps2_n",	R9A09G057_RSCI9_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x620, 13, 0),
	DEF_MOD("rsci9_ps_ps1_n",	R9A09G057_RSCI9_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x620, 14, 0),
	DEF_MOD("scif",			R9A09G057_SCIF_CLK_PCK, CLK_PLLCM33_DIV16,
					0x620, 15, 0),
	DEF_MOD("i3c_pclkrw",		R9A09G057_I3C_PCLKRW, CLK_PLLCLN_DIV16,
					0x624, 0, 0),
	DEF_MOD("i3c_pclk",		R9A09G057_I3C_PCLK, CLK_PLLCLN_DIV16,
					0x624, 1, 0),
	DEF_MOD("i3c_tclk",		R9A09G057_I3C_TCLK, CLK_PLLCLN_DIV8,
					0x624, 2, 0),
	DEF_MOD("iic0_ckm",		R9A09G057_ACPU_RIIC0_CKM, CLK_PLLCLN_DIV16,
					0x624, 4, 0),
	DEF_MOD("iic1_ckm",		R9A09G057_ACPU_RIIC1_CKM, CLK_PLLCLN_DIV16,
					0x624, 5, 0),
	DEF_MOD("iic2_ckm",		R9A09G057_ACPU_RIIC2_CKM, CLK_PLLCLN_DIV16,
					0x624, 6, 0),
	DEF_MOD("iic3_ckm",		R9A09G057_ACPU_RIIC3_CKM, CLK_PLLCLN_DIV16,
					0x624, 7, 0),
	DEF_MOD("iic4_ckm",		R9A09G057_ACPU_RIIC4_CKM, CLK_PLLCLN_DIV16,
					0x624, 8, 0),
	DEF_MOD("iic5_ckm",		R9A09G057_ACPU_RIIC5_CKM, CLK_PLLCLN_DIV16,
					0x624, 9, 0),
	DEF_MOD("iic6_ckm",		R9A09G057_ACPU_RIIC6_CKM, CLK_PLLCLN_DIV16,
					0x624, 10, 0),
	DEF_MOD("iic7_ckm",		R9A09G057_ACPU_RIIC7_CKM, CLK_PLLCLN_DIV16,
					0x624, 11, 0),
	DEF_MOD("canfd_pclk",		R9A09G057_CANFD_PCLK, CLK_PLLCLN_DIV16,
					0x624, 12, 0),
	DEF_MOD("canfd_clk_ram",	R9A09G057_CANFD_CLK_RAM, CLK_PLLCLN_DIV8,
					0x624, 13, 0),
	DEF_MOD("canfd_clkc",		R9A09G057_CANFD_CLKC, CLK_PLLCLN_DIV20,
					0x624, 14, 0),
	DEF_MOD("spi_hclk",		R9A09G057_SPI_HCLK, CLK_PLLCM33_DIV4_DDIV2,
					0x624, 15, 0),
	DEF_MOD("spi_aclk",		R9A09G057_SPI_ACLK, CLK_PLLCM33_DIV4_DDIV2,
					0x628, 0, 0),
	DEF_MOD("spi_clk_spi",		R9A09G057_SPI_CLK_SPI, CLK_PLLCM33_XSPI_DIV2,
					0x628, 1, 0),
	DEF_MOD("spi_clk_spix2",	R9A09G057_SPI_CLK_SPIX2, CLK_PLLCM33_XSPI,
					0x628, 2, 0),
	DEF_MOD("sdhi0_imclk",		R9A09G057_SDHI0_IMCLK, CLK_PLLCLN_DIV8,
					0x628, 3, 0),
	DEF_MOD("sdhi0_imclk2",		R9A09G057_SDHI0_IMCLK2, CLK_PLLCLN_DIV8,
					0x628, 4, 0),
	DEF_MOD("sdhi0_clk_hs",		R9A09G057_SDHI0_CLK_HS, CLK_PLLCLN_DIV2,
					0x628, 5, 0),
	DEF_MOD("sdhi0_aclk",		R9A09G057_SDHI0_ACLK, CLK_PLLDTY_ACPU_DIV4,
					0x628, 6, 0),
	DEF_MOD("sdhi1_imclk",		R9A09G057_SDHI1_IMCLK, CLK_PLLCLN_DIV8,
					0x628, 7, 0),
	DEF_MOD("sdhi1_imclk2",		R9A09G057_SDHI1_IMCLK2, CLK_PLLCLN_DIV8,
					0x628, 8, 0),
	DEF_MOD("sdhi1_clk_hs",		R9A09G057_SDHI1_CLK_HS, CLK_PLLCLN_DIV2,
					0x628, 9, 0),
	DEF_MOD("sdhi1_aclk",		R9A09G057_SDHI1_ACLK, CLK_PLLDTY_ACPU_DIV4,
					0x628, 10, 0),
	DEF_MOD("sdhi2_imclk",		R9A09G057_SDHI2_IMCLK, CLK_PLLCLN_DIV8,
					0x628, 11, 0),
	DEF_MOD("sdhi2_imclk2",		R9A09G057_SDHI2_IMCLK2, CLK_PLLCLN_DIV8,
					0x628, 12, 0),
	DEF_MOD("sdhi2_clk_hs",		R9A09G057_SDHI2_CLK_HS, CLK_PLLCLN_DIV2,
					0x628, 13, 0),
	DEF_MOD("sdhi2_aclk",		R9A09G057_SDHI2_ACLK, CLK_PLLDTY_ACPU_DIV4,
					0x628, 14, 0),
	DEF_MOD("usb30_aclk",		R9A09G057_USB30_ACLK, CLK_PLLDTY_DIV8,
					0x628, 15, 0),
	DEF_MOD("usb30_pclk_usbtst",	R9A09G057_USB30_PCLK_USBTST, CLK_PLLDTY_ACPU_DIV4,
					0x62C, 0, 0),
	DEF_MOD("usb31_aclk",		R9A09G057_USB31_ACLK, CLK_PLLDTY_DIV8,
					0x62C, 1, 0),
	DEF_MOD("usb31_pclk_usbtst",	R9A09G057_USB31_PCLK_USBTST, CLK_PLLDTY_ACPU_DIV4,
					0x62C, 2, 0),
	DEF_MOD("usb2_u2h0_hclk",	R9A09G057_USB2_U2H0_HCLK, CLK_PLLDTY_DIV8,
					0x62C, 3, 0),
	DEF_MOD("usb2_u2h1_hclk",	R9A09G057_USB2_U2H1_HCLK, CLK_PLLDTY_DIV8,
					0x62C, 4, 0),
	DEF_MOD("usb2_u2p_exr_cpuclk",	R9A09G057_USB2_U2P_EXR_CPUCLK, CLK_PLLDTY_ACPU_DIV4,
					0x62C, 5, 0),
	DEF_MOD("usb2_pclk_usbtst0",	R9A09G057_USB2_PCLK_USBTST0, CLK_PLLDTY_ACPU_DIV4,
					0x62C, 6, 0),
	DEF_MOD("usb2_pclk_usbtst1",	R9A09G057_USB2_PCLK_USBTST1, CLK_PLLDTY_ACPU_DIV4,
					0x62C, 7, 0),
	DEF_MOD("gbeth0_clk_tx_i",	R9A09G057_GBETH0_CLK_TX_I, CLK_SMUX2_GBE0_TXCLK,
					0x62C, 8, 0),
	DEF_MOD("gbeth0_clk_rx_i",	R9A09G057_GBETH0_CLK_RX_I, CLK_SMUX2_GBE0_RXCLK,
					0x62C, 9, 0),
	DEF_MOD("gbeth0_clk_tx_180_i",	R9A09G057_GBETH0_CLK_TX_180_I, CLK_SMUX2_GBE0_TXCLK,
					0x62C, 10, 0),
	DEF_MOD("gbeth0_clk_rx_180_i",	R9A09G057_GBETH0_CLK_RX_180_I, CLK_SMUX2_GBE0_RXCLK,
					0x62C, 11, 0),
	DEF_MOD("gbeth0_aclk_csr_i",	R9A09G057_GBETH0_ACLK_CSR_I, CLK_PLLDTY_DIV8,
					0x62C, 12, 0),
	DEF_MOD("gbeth0_aclk_i",	R9A09G057_GBETH0_ACLK_I, CLK_PLLDTY_DIV8,
					0x62C, 13, 0),
	DEF_MOD("gbeth1_clk_tx_i",	R9A09G057_GBETH1_CLK_TX_I, CLK_SMUX2_GBE1_TXCLK,
					0x62C, 14, 0),
	DEF_MOD("gbeth1_clk_rx_i",	R9A09G057_GBETH1_CLK_RX_I, CLK_SMUX2_GBE1_RXCLK,
					0x62C, 15, 0),
	DEF_MOD("gbeth1_clk_tx_180_i",	R9A09G057_GBETH1_CLK_TX_180_I, CLK_SMUX2_GBE1_TXCLK,
					0x630, 0, 0),
	DEF_MOD("gbeth1_clk_rx_180_i",	R9A09G057_GBETH1_CLK_RX_180_I, CLK_SMUX2_GBE1_RXCLK,
					0x630, 1, 0),
	DEF_MOD("gbeth1_aclk_csr_i",	R9A09G057_GBETH1_ACLK_CSR_I, CLK_PLLDTY_DIV8,
					0x630, 2, 0),
	DEF_MOD("gbeth1_aclk_i",	R9A09G057_GBETH1_ACLK_I, CLK_PLLDTY_DIV8,
					0x630, 3, 0),
	DEF_MOD("pcie_aclk",		R9A09G057_PCIE_ACLK, CLK_PLLDTY_ACPU_DIV2,
					0x630, 4, 0),
	DEF_MOD("pcie_clk_pmu",		R9A09G057_PCIE_CLK_PMU, CLK_PLLDTY_ACPU_DIV2,
					0x630, 5, 0),
	DEF_MOD("cru0_aclk",		R9A09G057_CRU0_ACLK, CLK_PLLDTY_ACPU_DIV2,
					0x634, 2, 0),
	DEF_MOD("cru0_vclk",		R9A09G057_CRU0_VCLK, CLK_PLLVDO_CRU0,
					0x634, 3, 0),
	DEF_MOD("cru0_pclk",		R9A09G057_CRU0_PCLK, CLK_PLLDTY_DIV16,
					0x634, 4, 0),
	DEF_MOD("cru1_aclk",		R9A09G057_CRU0_ACLK, CLK_PLLDTY_ACPU_DIV2,
					0x634, 5, 0),
	DEF_MOD("cru1_vclk",		R9A09G057_CRU0_VCLK, CLK_PLLVDO_CRU1,
					0x634, 6, 0),
	DEF_MOD("cru1_pclk",		R9A09G057_CRU0_PCLK, CLK_PLLDTY_DIV16,
					0x634, 7, 0),
	DEF_MOD("cru2_aclk",		R9A09G057_CRU0_ACLK, CLK_PLLDTY_ACPU_DIV2,
					0x634, 8, 0),
	DEF_MOD("cru2_vclk",		R9A09G057_CRU0_VCLK, CLK_PLLVDO_CRU2,
					0x634, 9, 0),
	DEF_MOD("cru2_pclk",		R9A09G057_CRU0_PCLK, CLK_PLLDTY_DIV16,
					0x634, 10, 0),
	DEF_MOD("cru3_aclk",		R9A09G057_CRU0_ACLK, CLK_PLLDTY_ACPU_DIV2,
					0x634, 11, 0),
	DEF_MOD("cru3_vclk",		R9A09G057_CRU0_VCLK, CLK_PLLVDO_CRU3,
					0x634, 12, 0),
	DEF_MOD("cru3_pclk",		R9A09G057_CRU0_PCLK, CLK_PLLDTY_DIV16,
					0x634, 13, 0),
	DEF_MOD("cru0_m_xi",		R9A09G057_CRU0_M_XI, R9A09G057_MAINCLK,
					0x634, 14, 0),
	DEF_MOD("cru1_m_xi",		R9A09G057_CRU1_M_XI, R9A09G057_MAINCLK,
					0x634, 15, 0),
	DEF_MOD("cru2_m_xi",		R9A09G057_CRU2_M_XI, R9A09G057_MAINCLK,
					0x638, 0, 0),
	DEF_MOD("cru3_m_xi",		R9A09G057_CRU3_M_XI, R9A09G057_MAINCLK,
					0x638, 1, 0),
	DEF_MOD("isu_aclk",		R9A09G057_ISU_ACLK, CLK_PLLVDO_ISU,
					0x638, 6, 0),
	DEF_MOD("isu_pclk",		R9A09G057_ISU_PCLK, CLK_PLLDTY_DIV16,
					0x638, 7, 0),
	DEF_MOD("dsi_pclk",		R9A09G057_DSI_PCLK, CLK_PLLDTY_DIV16,
					0x638, 8, 0),
	DEF_MOD("dsi_aclk",		R9A09G057_DSI_ACLK, CLK_PLLDTY_ACPU_DIV2,
					0x638, 9, 0),
	DEF_MOD("dsi_vclk",		R9A09G057_DSI_VCLK1, CLK_PLLDSI_SDIV2,
					0x638, 10, 0),
	DEF_MOD("dsi_lpclk",		R9A09G057_DSI_LPCLK, CLK_PLLETH_LPCLK,
					0x638, 11, 0),
	DEF_MOD("dsi_pllclk",		R9A09G057_DSI_PLLREFCLK, R9A09G057_MAINCLK,
					0x638, 12, 0),
	DEF_MOD("lcdc_clka",		R9A09G057_LCDC_CLK_A, CLK_PLLDTY_ACPU_DIV2,
					0x638, 13, 0),
	DEF_MOD("lcdc_clkp",		R9A09G057_LCDC_CLK_P, CLK_PLLDTY_DIV16,
					0x638, 14, 0),
	DEF_MOD("lcdc_clkd",		R9A09G057_LCDC_CLK_D, CLK_PLLDSI_SDIV2,
					0x638, 15, 0),
	DEF_MOD("ssif_clk",		R9A09G057_SSIF_CLK, CLK_PLLCLN_DIV8,
					0x63C, 5, 0),
	DEF_MOD("gpu_clk",		R9A09G057_GPU_CLK, CLK_PLLGPU_GEAR,
					0x63C, 0, 0),
	DEF_MOD("gpu_axi_clk",		R9A09G057_GPU_AXI_CLK, CLK_PLLDTY_ACPU_DIV2,
					0x63C, 1, 0),
	DEF_MOD("gpu_ace_clk",		R9A09G057_GPU_ACE_CLK, CLK_PLLDTY_ACPU_DIV2,
					0x63C, 2, 0),
	DEF_MOD("scu_clk",		R9A09G057_SCU_CLK, CLK_PLLCLN_DIV8,
					0x63C, 6, 0),
	DEF_MOD("scu_clkx2",		R9A09G057_SCU_CLKX2, CLK_PLLCLN_DIV4,
					0x63C, 7, 0),
	DEF_MOD("dmacpp_clk",		R9A09G057_DMACPP_CLK, CLK_PLLCLN_DIV8,
					0x63C, 8, 0),
	DEF_MOD("adg_clks1",		R9A09G057_ADG_CLKS1, CLK_PLLCLN_DIV8,
					0x63C, 9, 0),
	DEF_MOD("adg_clk_195m",		R9A09G057_ADG_CLK_195M, CLK_PLLCLN_DIV8,
					0x63C, 10, 0),
	DEF_MOD("adg_audio_clka",	R9A09G057_ADG_AUDIO_CLKA, AUDIO_CLKA,
					0x63C, 11, 0),
	DEF_MOD("adg_audio_clkb",	R9A09G057_ADG_AUDIO_CLKB, AUDIO_CLKB,
					0x63C, 12, 0),
	DEF_MOD("adg_audio_clkc",	R9A09G057_ADG_AUDIO_CLKC, AUDIO_CLKC,
					0x63C, 13, 0),
	DEF_MOD("spdif0_clkp",		R9A09G057_SPDIF0_CLKP, CLK_PLLDTY_DIV16,
					0x63C, 14, 0),
	DEF_MOD("spdif1_clkp",		R9A09G057_SPDIF1_CLKP, CLK_PLLDTY_DIV16,
					0x63C, 15, 0),
	DEF_MOD("spdif2_clkp",		R9A09G057_SPDIF2_CLKP, CLK_PLLDTY_DIV16,
					0x640, 0, 0),
	DEF_MOD("adc_pclk",		R9A09G057_ADC_PCLK, CLK_PLLCM33_ADC_PCLK_DIV2,
					0x640, 7, 0),
	DEF_MOD("adc_adclk",		R9A09G057_ADC_ADCLK, CLK_PLLCM33_ADC_ADCLK,
					0x640, 8, 0),
	DEF_MOD("tsu0_pclk",		R9A09G057_TSU0_PCLK, R9A09G057_MAINCLK,
					0x640, 9, 0),
	DEF_MOD("tsu1_pclk",		R9A09G057_TSU1_PCLK, R9A09G057_MAINCLK,
					0x640, 10, 0),
};

static struct rzg2l_reset r9a09g057_resets[] = {
	DEF_RST(R9A09G057_ICU_PRESETN,			0x90C,  6),
	DEF_RST(R9A09G057_GIC_GICRESET_N,		0x90C,  8),
	DEF_RST(R9A09G057_GIC_DBG_GICRESET_N,		0x90C,  9),
	DEF_RST(R9A09G057_GPT0_RST_P_REG,		0x914,	9),
	DEF_RST(R9A09G057_GPT0_RST_S_REG,		0x914, 10),
	DEF_RST(R9A09G057_GPT1_RST_P_REG,		0x914, 11),
	DEF_RST(R9A09G057_GPT1_RST_S_REG,		0x914, 12),
	DEF_RST(R9A09G057_MCPU_OSTM0_PRESETZ,		0x918, 13),
	DEF_RST(R9A09G057_MCPU_OSTM1_PRESETZ,		0x918, 14),
	DEF_RST(R9A09G057_ACPU_OSTM0_PRESETZ,		0x918, 15),
	DEF_RST(R9A09G057_ACPU_OSTM1_PRESETZ,		0x91C,  0),
	DEF_RST(R9A09G057_RCPU_OSTM0_PRESETZ,		0x91C,  1),
	DEF_RST(R9A09G057_RCPU_OSTM1_PRESETZ,		0x91C,  2),
	DEF_RST(R9A09G057_RCPU_OSTM2_PRESETZ,		0x91C,  3),
	DEF_RST(R9A09G057_RCPU_OSTM3_PRESETZ,		0x91C,  4),
	DEF_RST(R9A09G057_MCPU_WDT0_RESET,		0x91C,  5),
	DEF_RST(R9A09G057_ACPU_WDT0_RESET,		0x91C,  6),
	DEF_RST(R9A09G057_RCPU_WDT0_RESET,		0x91C,  7),
	DEF_RST(R9A09G057_RCPU_WDT1_RESET,		0x91C,  8),
	DEF_RST(R9A09G057_RTC_RST_RTC,			0x91C,  9),
	DEF_RST(R9A09G057_RTC_RST_RTC_V,		0x91C, 10),
	DEF_RST(R9A09G057_RSPI0_PRESETN,		0x91C, 11),
	DEF_RST(R9A09G057_RSPI0_TRESETN,		0x91C, 12),
	DEF_RST(R9A09G057_RSPI1_PRESETN,		0x91C, 13),
	DEF_RST(R9A09G057_RSPI1_TRESETN,		0x91C, 14),
	DEF_RST(R9A09G057_RSPI2_PRESETN,		0x91C, 15),
	DEF_RST(R9A09G057_RSPI2_TRESETN,		0x920,	0),
	DEF_RST(R9A09G057_RSCI0_PRESETN,		0x920,  1),
	DEF_RST(R9A09G057_RSCI0_TRESETN,		0x920,  2),
	DEF_RST(R9A09G057_RSCI1_PRESETN,		0x920,  3),
	DEF_RST(R9A09G057_RSCI1_TRESETN,		0x920,  4),
	DEF_RST(R9A09G057_RSCI2_PRESETN,		0x920,  5),
	DEF_RST(R9A09G057_RSCI2_TRESETN,		0x920,  6),
	DEF_RST(R9A09G057_RSCI3_PRESETN,		0x920,  7),
	DEF_RST(R9A09G057_RSCI3_TRESETN,		0x920,  8),
	DEF_RST(R9A09G057_RSCI4_PRESETN,		0x920,  9),
	DEF_RST(R9A09G057_RSCI4_TRESETN,		0x920, 10),
	DEF_RST(R9A09G057_RSCI5_PRESETN,		0x920, 11),
	DEF_RST(R9A09G057_RSCI5_TRESETN,		0x920, 12),
	DEF_RST(R9A09G057_RSCI6_PRESETN,		0x920, 13),
	DEF_RST(R9A09G057_RSCI6_TRESETN,		0x920, 14),
	DEF_RST(R9A09G057_RSCI7_PRESETN,		0x920, 15),
	DEF_RST(R9A09G057_RSCI7_TRESETN,		0x924,  0),
	DEF_RST(R9A09G057_RSCI8_PRESETN,		0x924,  1),
	DEF_RST(R9A09G057_RSCI8_TRESETN,		0x924,  2),
	DEF_RST(R9A09G057_RSCI9_PRESETN,		0x924,  3),
	DEF_RST(R9A09G057_RSCI9_TRESETN,		0x924,  4),
	DEF_RST(R9A09G057_SCIF_RST_SYSTEM_N,		0x924,  5),
	DEF_RST(R9A09G057_I3C_PRESETN,			0x924,  6),
	DEF_RST(R9A09G057_I3C_TRESETN,			0x924,  7),
	DEF_RST(R9A09G057_ACPU_RIIC0_MRST,		0x924,  8),
	DEF_RST(R9A09G057_ACPU_RIIC1_MRST,		0x924,  9),
	DEF_RST(R9A09G057_ACPU_RIIC2_MRST,		0x924, 10),
	DEF_RST(R9A09G057_ACPU_RIIC3_MRST,		0x924, 11),
	DEF_RST(R9A09G057_ACPU_RIIC4_MRST,		0x924, 12),
	DEF_RST(R9A09G057_ACPU_RIIC5_MRST,		0x924, 13),
	DEF_RST(R9A09G057_ACPU_RIIC6_MRST,		0x924, 14),
	DEF_RST(R9A09G057_ACPU_RIIC7_MRST,		0x924, 15),
	DEF_RST(R9A09G057_CANFD_RSTP_N,			0x928,  1),
	DEF_RST(R9A09G057_CANFD_RSTC_N,			0x928,  2),
	DEF_RST(R9A09G057_SPI_HRESETN,			0x928,  3),
	DEF_RST(R9A09G057_SPI_ARESETN,			0x928,  4),
	DEF_RST(R9A09G057_IOTOP_RESETN,			0x928,  5),
	DEF_RST(R9A09G057_IOTOP_ERROR_RESETN,		0x928,  6),
	DEF_RST(R9A09G057_SDHI0_IXRST,			0x928,  7),
	DEF_RST(R9A09G057_SDHI1_IXRST,			0x928,  8),
	DEF_RST(R9A09G057_SDHI2_IXRST,			0x928,  9),
	DEF_RST(R9A09G057_USB30_ARESETN,		0x928, 10),
	DEF_RST(R9A09G057_USB31_ARESETN,		0x928, 11),
	DEF_RST(R9A09G057_USB2_U2H0_HRESETN,		0x928, 12),
	DEF_RST(R9A09G057_USB2_U2H1_HRESETN,		0x928, 13),
	DEF_RST(R9A09G057_USB2_U2P_EXL_SYSRST,		0x928, 14),
	DEF_RST(R9A09G057_USB2_PRESETN,			0x928, 15),
	DEF_RST(R9A09G057_GBETH0_ARESETN_I,		0x92C,  0),
	DEF_RST(R9A09G057_GBETH1_ARESETN_I,		0x92C,  1),
	DEF_RST(R9A09G057_PCIE_ARESETN,			0x92C,  2),
	DEF_RST(R9A09G057_CRU0_PRESETN,			0x930,	5),
	DEF_RST(R9A09G057_CRU0_ARESETN,			0x930,	6),
	DEF_RST(R9A09G057_CRU0_S_RESETN,		0x930,	7),
	DEF_RST(R9A09G057_CRU1_PRESETN,			0x930,	8),
	DEF_RST(R9A09G057_CRU1_ARESETN,			0x930,	9),
	DEF_RST(R9A09G057_CRU1_S_RESETN,		0x930, 10),
	DEF_RST(R9A09G057_CRU2_PRESETN,			0x930, 11),
	DEF_RST(R9A09G057_CRU2_ARESETN,			0x930, 12),
	DEF_RST(R9A09G057_CRU2_S_RESETN,		0x930, 13),
	DEF_RST(R9A09G057_CRU3_PRESETN,			0x930, 14),
	DEF_RST(R9A09G057_CRU3_ARESETN,			0x930, 15),
	DEF_RST(R9A09G057_CRU3_S_RESETN,		0x934,	0),
	DEF_RST(R9A09G057_ISU_ARESETN,			0x934,	5),
	DEF_RST(R9A09G057_ISU_PRESETN,			0x934,	6),
	DEF_RST(R9A09G057_DSI_PRESETN,			0x934,  7),
	DEF_RST(R9A09G057_DSI_ARESETN,			0x934,  8),
	DEF_RST(R9A09G057_LCDC_RESET_N,			0x934, 12),
	DEF_RST(R9A09G057_GPU_RESETN,			0x934, 13),
	DEF_RST(R9A09G057_GPU_AXI_RESETN,		0x934, 14),
	DEF_RST(R9A09G057_GPU_ACE_RESETN,		0x934, 15),
	DEF_RST(R9A09G057_SSIF_0_ASYNC_RESET_SSI,	0x938,	1),
	DEF_RST(R9A09G057_SSIF_0_SYNC_RESET_SSI0,	0x938,	2),
	DEF_RST(R9A09G057_SSIF_0_SYNC_RESET_SSI1,	0x938,	3),
	DEF_RST(R9A09G057_SSIF_0_SYNC_RESET_SSI2,	0x938,	4),
	DEF_RST(R9A09G057_SSIF_0_SYNC_RESET_SSI3,	0x938,	5),
	DEF_RST(R9A09G057_SSIF_0_SYNC_RESET_SSI4,	0x938,	6),
	DEF_RST(R9A09G057_SSIF_0_SYNC_RESET_SSI5,	0x938,	7),
	DEF_RST(R9A09G057_SSIF_0_SYNC_RESET_SSI6,	0x938,	8),
	DEF_RST(R9A09G057_SSIF_0_SYNC_RESET_SSI7,	0x938,	9),
	DEF_RST(R9A09G057_SSIF_0_SYNC_RESET_SSI8,	0x938, 10),
	DEF_RST(R9A09G057_SSIF_0_SYNC_RESET_SSI9,	0x938, 11),
	DEF_RST(R9A09G057_SCU_RESET_SRU,		0x938, 12),
	DEF_RST(R9A09G057_DMACPP_ARST,			0x938, 13),
	DEF_RST(R9A09G057_ADG_RST_RESET_ADG,		0x938, 14),
	DEF_RST(R9A09G057_SPDIF_0_RST,			0x938, 15),
	DEF_RST(R9A09G057_SPDIF_1_RST,			0x93C,	0),
	DEF_RST(R9A09G057_SPDIF_2_RST,			0x93C,	1),
	DEF_RST(R9A09G057_ADC_ADRST_N,			0x93C,  6),
	DEF_RST(R9A09G057_TSU0_PRESETN,			0x93C,  7),
	DEF_RST(R9A09G057_TSU1_PRESETN,			0x93C,  8),
};

static const unsigned int r9a09g057_crit_mod_clks[] __initconst = {
	MOD_CLK_BASE + R9A09G057_ICU_PCLK_I,
	MOD_CLK_BASE + R9A09G057_GIC_GICCLK,
};

const struct rzg2l_cpg_info r9a09g057_cpg_info = {
	/* Core Clocks */
	.core_clks = r9a09g057_core_clks,
	.num_core_clks = ARRAY_SIZE(r9a09g057_core_clks),
	.last_dt_core_clk = LAST_DT_CORE_CLK,
	.num_total_core_clks = MOD_CLK_BASE,

	/* Critical Module Clocks */
	.crit_mod_clks = r9a09g057_crit_mod_clks,
	.num_crit_mod_clks = ARRAY_SIZE(r9a09g057_crit_mod_clks),

	/* Module Clocks */
	.mod_clks = r9a09g057_mod_clks,
	.num_mod_clks = ARRAY_SIZE(r9a09g057_mod_clks),
	.num_hw_mod_clks = R9A09G057_DRPAI_MCLK + 1,

	/* Resets */
	.resets = r9a09g057_resets,
	.num_resets = R9A09G057_DRPAI_ARESETN + 1, /* Last reset ID + 1 */
};
