{
  "DESIGN_NAME": "i2c_slave",
  "VERILOG_FILES": ["dir::../rtl/i2c_slave.v"],
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "scl_in"
}