//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21124049
// Cuda compilation tools, release 8.0, V8.0.44
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	_Z3dotPi

.visible .entry _Z3dotPi(
	.param .u64 _Z3dotPi_param_0
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [_Z3dotPi_param_0];
	cvta.to.global.u64 	%rd3, %rd2;
	mov.u32 	%r4, %tid.x;
	shr.u32 	%r5, %r4, 31;
	add.s32 	%r6, %r4, %r5;
	and.b32  	%r7, %r6, -2;
	sub.s32 	%r8, %r4, %r7;
	setp.eq.s32	%p1, %r8, 1;
	mul.wide.s32 	%rd4, %r4, 4;
	add.s64 	%rd1, %rd3, %rd4;
	@%p1 bra 	BB0_2;
	bra.uni 	BB0_1;

BB0_2:
	ld.global.u32 	%r11, [%rd1];
	ld.global.u32 	%r12, [%rd1+-4];
	add.s32 	%r13, %r11, %r12;
	bra.uni 	BB0_3;

BB0_1:
	ld.global.u32 	%r9, [%rd1];
	ld.global.u32 	%r10, [%rd1+4];
	add.s32 	%r13, %r9, %r10;

BB0_3:
	st.global.u32 	[%rd1], %r13;
	ret;
}


