Warning (10273): Verilog HDL warning at control_unit.sv(127): extended using "x" or "z" File: C:/Users/jonas/OneDrive/Documentos/GitHub/mgarro_computer_architecture_1_2024_s1/MemoyModules/control_unit.sv Line: 127
