
uart_enc.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800200  00000c8e  00000d22  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000c8e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000035  00800208  00800208  00000d2a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000d2a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000d5c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000140  00000000  00000000  00000d9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000016bb  00000000  00000000  00000edc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000104a  00000000  00000000  00002597  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000afd  00000000  00000000  000035e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000444  00000000  00000000  000040e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007eb  00000000  00000000  00004524  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000cf6  00000000  00000000  00004d0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000100  00000000  00000000  00005a05  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	2c c1       	rjmp	.+600    	; 0x25e <__vector_1>
   6:	00 00       	nop
   8:	4a c1       	rjmp	.+660    	; 0x29e <__vector_2>
   a:	00 00       	nop
   c:	65 c1       	rjmp	.+714    	; 0x2d8 <__vector_3>
   e:	00 00       	nop
  10:	80 c1       	rjmp	.+768    	; 0x312 <__vector_4>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	23 c2       	rjmp	.+1094   	; 0x484 <__vector_15>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	34 c3       	rjmp	.+1640   	; 0x6ce <__vector_25>
  66:	00 00       	nop
  68:	5c c0       	rjmp	.+184    	; 0x122 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	56 c0       	rjmp	.+172    	; 0x122 <__bad_interrupt>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	ee e8       	ldi	r30, 0x8E	; 142
  fc:	fc e0       	ldi	r31, 0x0C	; 12
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a8 30       	cpi	r26, 0x08	; 8
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	22 e0       	ldi	r18, 0x02	; 2
 110:	a8 e0       	ldi	r26, 0x08	; 8
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	ad 33       	cpi	r26, 0x3D	; 61
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	2d d2       	rcall	.+1114   	; 0x57a <main>
 120:	b4 c5       	rjmp	.+2920   	; 0xc8a <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <Tim2DcMotInit>:
uint8_t prev_state=0, current_state=0;


void Tim2DcMotInit(void){
	//вывод PH6(OC2B), PB4(OC2A) – ШИМ, вывод PH4 - направление
	TCCR2A |= (1<<COM2A1);
 124:	a0 eb       	ldi	r26, 0xB0	; 176
 126:	b0 e0       	ldi	r27, 0x00	; 0
 128:	8c 91       	ld	r24, X
 12a:	80 68       	ori	r24, 0x80	; 128
 12c:	8c 93       	st	X, r24
	TCCR2A |= (1<<COM2B1);
 12e:	8c 91       	ld	r24, X
 130:	80 62       	ori	r24, 0x20	; 32
 132:	8c 93       	st	X, r24
	TIMSK2 |=(1<<TOIE2);
 134:	e0 e7       	ldi	r30, 0x70	; 112
 136:	f0 e0       	ldi	r31, 0x00	; 0
 138:	80 81       	ld	r24, Z
 13a:	81 60       	ori	r24, 0x01	; 1
 13c:	80 83       	st	Z, r24
	//вывод PH3(OC4A), PH5(OC4C) – ШИМ
	TCCR4A |= (1<<COM4A1);
 13e:	e0 ea       	ldi	r30, 0xA0	; 160
 140:	f0 e0       	ldi	r31, 0x00	; 0
 142:	80 81       	ld	r24, Z
 144:	80 68       	ori	r24, 0x80	; 128
 146:	80 83       	st	Z, r24
	TCCR4A |= (1<<COM4C1);
 148:	80 81       	ld	r24, Z
 14a:	88 60       	ori	r24, 0x08	; 8
 14c:	80 83       	st	Z, r24
	/* TIMER2 - настройка таймера: быстрый ШИМ,
	неинвертированный режим, предделитель на 256 244hz */
	TCCR2A |= (1<<WGM20) | (1<<WGM21);
 14e:	8c 91       	ld	r24, X
 150:	83 60       	ori	r24, 0x03	; 3
 152:	8c 93       	st	X, r24
	//phase correct
	//TCCR2A |= (1<<WGM20);
	TCCR2B |= (1<<CS22) | (1<<CS21);
 154:	a1 eb       	ldi	r26, 0xB1	; 177
 156:	b0 e0       	ldi	r27, 0x00	; 0
 158:	8c 91       	ld	r24, X
 15a:	86 60       	ori	r24, 0x06	; 6
 15c:	8c 93       	st	X, r24
	/* TIMER4 - настройка таймера: быстрый ШИМ,
	неинвертированный режим, 8 bit, TOP = 0xFF, предделитель на 256*/
	TCCR4A |= (1 << WGM40);
 15e:	80 81       	ld	r24, Z
 160:	81 60       	ori	r24, 0x01	; 1
 162:	80 83       	st	Z, r24
	TCCR4B |= (1 << WGM42);
 164:	e1 ea       	ldi	r30, 0xA1	; 161
 166:	f0 e0       	ldi	r31, 0x00	; 0
 168:	80 81       	ld	r24, Z
 16a:	88 60       	ori	r24, 0x08	; 8
 16c:	80 83       	st	Z, r24
	TCCR4B |= (1<<CS42);
 16e:	80 81       	ld	r24, Z
 170:	84 60       	ori	r24, 0x04	; 4
 172:	80 83       	st	Z, r24
 174:	08 95       	ret

00000176 <GetSpeed>:
}


uint16_t* GetSpeed(void){
	return(enc_result);
}
 176:	80 e2       	ldi	r24, 0x20	; 32
 178:	92 e0       	ldi	r25, 0x02	; 2
 17a:	08 95       	ret

0000017c <SetSpeed>:

void SetSpeed(float desired_speed){
 17c:	cf 92       	push	r12
 17e:	df 92       	push	r13
 180:	ef 92       	push	r14
 182:	ff 92       	push	r15
 184:	6b 01       	movw	r12, r22
 186:	7c 01       	movw	r14, r24
	if(desired_speed>=0) DC_MOT_FOR;
 188:	20 e0       	ldi	r18, 0x00	; 0
 18a:	30 e0       	ldi	r19, 0x00	; 0
 18c:	a9 01       	movw	r20, r18
 18e:	e5 d4       	rcall	.+2506   	; 0xb5a <__gesf2>
 190:	88 23       	and	r24, r24
 192:	34 f0       	brlt	.+12     	; 0x1a0 <SetSpeed+0x24>
 194:	e2 e0       	ldi	r30, 0x02	; 2
 196:	f1 e0       	ldi	r31, 0x01	; 1
 198:	80 81       	ld	r24, Z
 19a:	8f 7e       	andi	r24, 0xEF	; 239
 19c:	80 83       	st	Z, r24
 19e:	05 c0       	rjmp	.+10     	; 0x1aa <SetSpeed+0x2e>
	else DC_MOT_REV;
 1a0:	e2 e0       	ldi	r30, 0x02	; 2
 1a2:	f1 e0       	ldi	r31, 0x01	; 1
 1a4:	80 81       	ld	r24, Z
 1a6:	80 61       	ori	r24, 0x10	; 16
 1a8:	80 83       	st	Z, r24
	
	set_speed = abs(desired_speed);
 1aa:	c7 01       	movw	r24, r14
 1ac:	b6 01       	movw	r22, r12
 1ae:	f2 d3       	rcall	.+2020   	; 0x994 <__fixsfsi>
 1b0:	9b 01       	movw	r18, r22
 1b2:	77 23       	and	r23, r23
 1b4:	24 f4       	brge	.+8      	; 0x1be <SetSpeed+0x42>
 1b6:	22 27       	eor	r18, r18
 1b8:	33 27       	eor	r19, r19
 1ba:	26 1b       	sub	r18, r22
 1bc:	37 0b       	sbc	r19, r23
 1be:	b9 01       	movw	r22, r18
 1c0:	33 0f       	add	r19, r19
 1c2:	88 0b       	sbc	r24, r24
 1c4:	99 0b       	sbc	r25, r25
 1c6:	19 d4       	rcall	.+2098   	; 0x9fa <__floatsisf>
 1c8:	60 93 0c 02 	sts	0x020C, r22	; 0x80020c <set_speed>
 1cc:	70 93 0d 02 	sts	0x020D, r23	; 0x80020d <set_speed+0x1>
 1d0:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <set_speed+0x2>
 1d4:	90 93 0f 02 	sts	0x020F, r25	; 0x80020f <set_speed+0x3>
}
 1d8:	ff 90       	pop	r15
 1da:	ef 90       	pop	r14
 1dc:	df 90       	pop	r13
 1de:	cf 90       	pop	r12
 1e0:	08 95       	ret

000001e2 <DcMotGo>:


void DcMotGo(float* speed){
 1e2:	cf 93       	push	r28
 1e4:	df 93       	push	r29
 1e6:	ec 01       	movw	r28, r24

	OCR2A = speed[3];
 1e8:	6c 85       	ldd	r22, Y+12	; 0x0c
 1ea:	7d 85       	ldd	r23, Y+13	; 0x0d
 1ec:	8e 85       	ldd	r24, Y+14	; 0x0e
 1ee:	9f 85       	ldd	r25, Y+15	; 0x0f
 1f0:	d6 d3       	rcall	.+1964   	; 0x99e <__fixunssfsi>
 1f2:	60 93 b3 00 	sts	0x00B3, r22	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7c00b3>
	OCR2B = speed[2];
 1f6:	68 85       	ldd	r22, Y+8	; 0x08
 1f8:	79 85       	ldd	r23, Y+9	; 0x09
 1fa:	8a 85       	ldd	r24, Y+10	; 0x0a
 1fc:	9b 85       	ldd	r25, Y+11	; 0x0b
 1fe:	cf d3       	rcall	.+1950   	; 0x99e <__fixunssfsi>
 200:	60 93 b4 00 	sts	0x00B4, r22	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7c00b4>
	OCR4A = speed[1];
 204:	6c 81       	ldd	r22, Y+4	; 0x04
 206:	7d 81       	ldd	r23, Y+5	; 0x05
 208:	8e 81       	ldd	r24, Y+6	; 0x06
 20a:	9f 81       	ldd	r25, Y+7	; 0x07
 20c:	c8 d3       	rcall	.+1936   	; 0x99e <__fixunssfsi>
 20e:	70 93 a9 00 	sts	0x00A9, r23	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7c00a9>
 212:	60 93 a8 00 	sts	0x00A8, r22	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7c00a8>
	OCR4C = speed[0];
 216:	68 81       	ld	r22, Y
 218:	79 81       	ldd	r23, Y+1	; 0x01
 21a:	8a 81       	ldd	r24, Y+2	; 0x02
 21c:	9b 81       	ldd	r25, Y+3	; 0x03
 21e:	bf d3       	rcall	.+1918   	; 0x99e <__fixunssfsi>
 220:	70 93 ad 00 	sts	0x00AD, r23	; 0x8000ad <__TEXT_REGION_LENGTH__+0x7c00ad>
 224:	60 93 ac 00 	sts	0x00AC, r22	; 0x8000ac <__TEXT_REGION_LENGTH__+0x7c00ac>
}
 228:	df 91       	pop	r29
 22a:	cf 91       	pop	r28
 22c:	08 95       	ret

0000022e <IntDcMotEcoderInit>:
	}
	DcMotGo(reg_speed);
}

void IntDcMotEcoderInit(void){
	EICRA=(1<<ISC01) | (1<<ISC11) | (1<<ISC21) | (1<<ISC31);
 22e:	8a ea       	ldi	r24, 0xAA	; 170
 230:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7c0069>
	EIMSK=(1<<INT0) | (1<<INT1) | (1<<INT2) | (1<<INT3);
 234:	8f e0       	ldi	r24, 0x0F	; 15
 236:	8d bb       	out	0x1d, r24	; 29
 238:	08 95       	ret

0000023a <DcMotInit>:
	TCCR4B |= (1 << WGM42);
	TCCR4B |= (1<<CS42);
}

void DcMotInit(void){
	Tim2DcMotInit();
 23a:	74 df       	rcall	.-280    	; 0x124 <Tim2DcMotInit>
	IntDcMotEcoderInit();
 23c:	f8 df       	rcall	.-16     	; 0x22e <IntDcMotEcoderInit>
 23e:	e1 e0       	ldi	r30, 0x01	; 1
	DC_MOT1_SPEED_DDR|=(1<<DC_MOT1_SPEED_DDR_PIN);
 240:	f1 e0       	ldi	r31, 0x01	; 1
 242:	80 81       	ld	r24, Z
 244:	80 62       	ori	r24, 0x20	; 32
 246:	80 83       	st	Z, r24
 248:	80 81       	ld	r24, Z
	DC_MOT2_SPEED_DDR|=(1<<DC_MOT2_SPEED_DDR_PIN);
 24a:	88 60       	ori	r24, 0x08	; 8
 24c:	80 83       	st	Z, r24
 24e:	24 9a       	sbi	0x04, 4	; 4
	DC_MOT3_SPEED_DDR|=(1<<DC_MOT3_SPEED_DDR_PIN);
 250:	80 81       	ld	r24, Z
	DC_MOT4_SPEED_DDR|=(1<<DC_MOT4_SPEED_DDR_PIN);
 252:	80 64       	ori	r24, 0x40	; 64
 254:	80 83       	st	Z, r24
 256:	80 81       	ld	r24, Z
	
	DC_MOT_DIR_DDR|=(1<<DC_MOT_DIR_DDR_PIN);
 258:	80 61       	ori	r24, 0x10	; 16
 25a:	80 83       	st	Z, r24
 25c:	08 95       	ret

0000025e <__vector_1>:
 25e:	1f 92       	push	r1


//

ISR (INT0_vect)
{
 260:	0f 92       	push	r0
 262:	0f b6       	in	r0, 0x3f	; 63
 264:	0f 92       	push	r0
 266:	11 24       	eor	r1, r1
 268:	0b b6       	in	r0, 0x3b	; 59
 26a:	0f 92       	push	r0
 26c:	8f 93       	push	r24
 26e:	9f 93       	push	r25
 270:	ef 93       	push	r30
 272:	ff 93       	push	r31
	PORTB^=(1<<7);
 274:	85 b1       	in	r24, 0x05	; 5
 276:	80 58       	subi	r24, 0x80	; 128
 278:	85 b9       	out	0x05, r24	; 5
	dc_mot_enc_count[0]+=1;
 27a:	e8 e2       	ldi	r30, 0x28	; 40
 27c:	f2 e0       	ldi	r31, 0x02	; 2
 27e:	80 81       	ld	r24, Z
 280:	91 81       	ldd	r25, Z+1	; 0x01
 282:	01 96       	adiw	r24, 0x01	; 1
 284:	91 83       	std	Z+1, r25	; 0x01
 286:	80 83       	st	Z, r24
}
 288:	ff 91       	pop	r31
 28a:	ef 91       	pop	r30
 28c:	9f 91       	pop	r25
 28e:	8f 91       	pop	r24
 290:	0f 90       	pop	r0
 292:	0b be       	out	0x3b, r0	; 59
 294:	0f 90       	pop	r0
 296:	0f be       	out	0x3f, r0	; 63
 298:	0f 90       	pop	r0
 29a:	1f 90       	pop	r1
 29c:	18 95       	reti

0000029e <__vector_2>:

ISR (INT1_vect)
{
 29e:	1f 92       	push	r1
 2a0:	0f 92       	push	r0
 2a2:	0f b6       	in	r0, 0x3f	; 63
 2a4:	0f 92       	push	r0
 2a6:	11 24       	eor	r1, r1
 2a8:	0b b6       	in	r0, 0x3b	; 59
 2aa:	0f 92       	push	r0
 2ac:	8f 93       	push	r24
 2ae:	9f 93       	push	r25
 2b0:	ef 93       	push	r30
 2b2:	ff 93       	push	r31
	//PORTB^=(1<<7);
	dc_mot_enc_count[1]+=1;
 2b4:	e8 e2       	ldi	r30, 0x28	; 40
 2b6:	f2 e0       	ldi	r31, 0x02	; 2
 2b8:	82 81       	ldd	r24, Z+2	; 0x02
 2ba:	93 81       	ldd	r25, Z+3	; 0x03
 2bc:	01 96       	adiw	r24, 0x01	; 1
 2be:	93 83       	std	Z+3, r25	; 0x03
 2c0:	82 83       	std	Z+2, r24	; 0x02
}
 2c2:	ff 91       	pop	r31
 2c4:	ef 91       	pop	r30
 2c6:	9f 91       	pop	r25
 2c8:	8f 91       	pop	r24
 2ca:	0f 90       	pop	r0
 2cc:	0b be       	out	0x3b, r0	; 59
 2ce:	0f 90       	pop	r0
 2d0:	0f be       	out	0x3f, r0	; 63
 2d2:	0f 90       	pop	r0
 2d4:	1f 90       	pop	r1
 2d6:	18 95       	reti

000002d8 <__vector_3>:

ISR (INT2_vect)
{
 2d8:	1f 92       	push	r1
 2da:	0f 92       	push	r0
 2dc:	0f b6       	in	r0, 0x3f	; 63
 2de:	0f 92       	push	r0
 2e0:	11 24       	eor	r1, r1
 2e2:	0b b6       	in	r0, 0x3b	; 59
 2e4:	0f 92       	push	r0
 2e6:	8f 93       	push	r24
 2e8:	9f 93       	push	r25
 2ea:	ef 93       	push	r30
 2ec:	ff 93       	push	r31
	//PORTB^=(1<<7);
	dc_mot_enc_count[2]+=1;
 2ee:	e8 e2       	ldi	r30, 0x28	; 40
 2f0:	f2 e0       	ldi	r31, 0x02	; 2
 2f2:	84 81       	ldd	r24, Z+4	; 0x04
 2f4:	95 81       	ldd	r25, Z+5	; 0x05
 2f6:	01 96       	adiw	r24, 0x01	; 1
 2f8:	95 83       	std	Z+5, r25	; 0x05
 2fa:	84 83       	std	Z+4, r24	; 0x04
}
 2fc:	ff 91       	pop	r31
 2fe:	ef 91       	pop	r30
 300:	9f 91       	pop	r25
 302:	8f 91       	pop	r24
 304:	0f 90       	pop	r0
 306:	0b be       	out	0x3b, r0	; 59
 308:	0f 90       	pop	r0
 30a:	0f be       	out	0x3f, r0	; 63
 30c:	0f 90       	pop	r0
 30e:	1f 90       	pop	r1
 310:	18 95       	reti

00000312 <__vector_4>:

ISR (INT3_vect)
{
 312:	1f 92       	push	r1
 314:	0f 92       	push	r0
 316:	0f b6       	in	r0, 0x3f	; 63
 318:	0f 92       	push	r0
 31a:	11 24       	eor	r1, r1
 31c:	0b b6       	in	r0, 0x3b	; 59
 31e:	0f 92       	push	r0
 320:	8f 93       	push	r24
 322:	9f 93       	push	r25
 324:	ef 93       	push	r30
 326:	ff 93       	push	r31
	//PORTB^=(1<<7);
	dc_mot_enc_count[3]+=1;
 328:	e8 e2       	ldi	r30, 0x28	; 40
 32a:	f2 e0       	ldi	r31, 0x02	; 2
 32c:	86 81       	ldd	r24, Z+6	; 0x06
 32e:	97 81       	ldd	r25, Z+7	; 0x07
 330:	01 96       	adiw	r24, 0x01	; 1
 332:	97 83       	std	Z+7, r25	; 0x07
 334:	86 83       	std	Z+6, r24	; 0x06
}
 336:	ff 91       	pop	r31
 338:	ef 91       	pop	r30
 33a:	9f 91       	pop	r25
 33c:	8f 91       	pop	r24
 33e:	0f 90       	pop	r0
 340:	0b be       	out	0x3b, r0	; 59
 342:	0f 90       	pop	r0
 344:	0f be       	out	0x3f, r0	; 63
 346:	0f 90       	pop	r0
 348:	1f 90       	pop	r1
 34a:	18 95       	reti

0000034c <ComputePI>:
		tim2_count=0;
	}
}


float ComputePI(uint16_t input, float setpoint){
 34c:	8f 92       	push	r8
 34e:	9f 92       	push	r9
 350:	af 92       	push	r10
 352:	bf 92       	push	r11
 354:	cf 92       	push	r12
 356:	df 92       	push	r13
 358:	ef 92       	push	r14
 35a:	ff 92       	push	r15
 35c:	6a 01       	movw	r12, r20
 35e:	7b 01       	movw	r14, r22
	float kp = 0.6;
	float ki = 0.3;
	float dt = 0.2;
	float error = setpoint - input;
 360:	bc 01       	movw	r22, r24
 362:	80 e0       	ldi	r24, 0x00	; 0
 364:	90 e0       	ldi	r25, 0x00	; 0
 366:	47 d3       	rcall	.+1678   	; 0x9f6 <__floatunsisf>
 368:	9b 01       	movw	r18, r22
 36a:	ac 01       	movw	r20, r24
 36c:	c7 01       	movw	r24, r14
 36e:	b6 01       	movw	r22, r12
 370:	a8 d2       	rcall	.+1360   	; 0x8c2 <__subsf3>
 372:	4b 01       	movw	r8, r22
 374:	5c 01       	movw	r10, r24
	integral = integral + (error*dt);
 376:	2d ec       	ldi	r18, 0xCD	; 205
 378:	3c ec       	ldi	r19, 0xCC	; 204
 37a:	4c e4       	ldi	r20, 0x4C	; 76
 37c:	5e e3       	ldi	r21, 0x3E	; 62
 37e:	f1 d3       	rcall	.+2018   	; 0xb62 <__mulsf3>
 380:	20 91 08 02 	lds	r18, 0x0208	; 0x800208 <__data_end>
 384:	30 91 09 02 	lds	r19, 0x0209	; 0x800209 <__data_end+0x1>
 388:	40 91 0a 02 	lds	r20, 0x020A	; 0x80020a <__data_end+0x2>
 38c:	50 91 0b 02 	lds	r21, 0x020B	; 0x80020b <__data_end+0x3>
 390:	99 d2       	rcall	.+1330   	; 0x8c4 <__addsf3>
 392:	6b 01       	movw	r12, r22
 394:	7c 01       	movw	r14, r24
 396:	60 93 08 02 	sts	0x0208, r22	; 0x800208 <__data_end>
 39a:	70 93 09 02 	sts	0x0209, r23	; 0x800209 <__data_end+0x1>
 39e:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end+0x2>
 3a2:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x3>
	float control = (error * kp) + (integral * ki);
 3a6:	2a e9       	ldi	r18, 0x9A	; 154
 3a8:	39 e9       	ldi	r19, 0x99	; 153
 3aa:	49 e1       	ldi	r20, 0x19	; 25
 3ac:	5f e3       	ldi	r21, 0x3F	; 63
 3ae:	c5 01       	movw	r24, r10
 3b0:	b4 01       	movw	r22, r8
 3b2:	d7 d3       	rcall	.+1966   	; 0xb62 <__mulsf3>
 3b4:	4b 01       	movw	r8, r22
 3b6:	5c 01       	movw	r10, r24
 3b8:	2a e9       	ldi	r18, 0x9A	; 154
 3ba:	39 e9       	ldi	r19, 0x99	; 153
 3bc:	49 e9       	ldi	r20, 0x99	; 153
 3be:	5e e3       	ldi	r21, 0x3E	; 62
 3c0:	c7 01       	movw	r24, r14
 3c2:	b6 01       	movw	r22, r12
 3c4:	ce d3       	rcall	.+1948   	; 0xb62 <__mulsf3>
 3c6:	9b 01       	movw	r18, r22
 3c8:	ac 01       	movw	r20, r24
 3ca:	c5 01       	movw	r24, r10
 3cc:	b4 01       	movw	r22, r8
 3ce:	7a d2       	rcall	.+1268   	; 0x8c4 <__addsf3>
 3d0:	6b 01       	movw	r12, r22
 3d2:	7c 01       	movw	r14, r24
	if(control > 255) //ограничение сигнала управления сверху
 3d4:	20 e0       	ldi	r18, 0x00	; 0
 3d6:	30 e0       	ldi	r19, 0x00	; 0
 3d8:	4f e7       	ldi	r20, 0x7F	; 127
 3da:	53 e4       	ldi	r21, 0x43	; 67
 3dc:	be d3       	rcall	.+1916   	; 0xb5a <__gesf2>
 3de:	18 16       	cp	r1, r24
 3e0:	64 f0       	brlt	.+24     	; 0x3fa <ComputePI+0xae>
	control = 255;
	if(control < 0) //ограничение сигнала управления снизу
 3e2:	20 e0       	ldi	r18, 0x00	; 0
 3e4:	30 e0       	ldi	r19, 0x00	; 0
 3e6:	a9 01       	movw	r20, r18
 3e8:	c7 01       	movw	r24, r14
 3ea:	b6 01       	movw	r22, r12
 3ec:	cf d2       	rcall	.+1438   	; 0x98c <__cmpsf2>
 3ee:	88 23       	and	r24, r24
 3f0:	64 f4       	brge	.+24     	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
 3f2:	c1 2c       	mov	r12, r1
	control = 0;
 3f4:	d1 2c       	mov	r13, r1
 3f6:	76 01       	movw	r14, r12
 3f8:	08 c0       	rjmp	.+16     	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
 3fa:	0f 2e       	mov	r0, r31
	float dt = 0.2;
	float error = setpoint - input;
	integral = integral + (error*dt);
	float control = (error * kp) + (integral * ki);
	if(control > 255) //ограничение сигнала управления сверху
	control = 255;
 3fc:	c1 2c       	mov	r12, r1
 3fe:	d1 2c       	mov	r13, r1
 400:	ff e7       	ldi	r31, 0x7F	; 127
 402:	ef 2e       	mov	r14, r31
 404:	f3 e4       	ldi	r31, 0x43	; 67
 406:	ff 2e       	mov	r15, r31
 408:	f0 2d       	mov	r31, r0
 40a:	c7 01       	movw	r24, r14
	if(control < 0) //ограничение сигнала управления снизу
	control = 0;
	return(control);
}
 40c:	b6 01       	movw	r22, r12
 40e:	ff 90       	pop	r15
 410:	ef 90       	pop	r14
 412:	df 90       	pop	r13
 414:	cf 90       	pop	r12
 416:	bf 90       	pop	r11
 418:	af 90       	pop	r10
 41a:	9f 90       	pop	r9
 41c:	8f 90       	pop	r8
 41e:	08 95       	ret

00000420 <DcMotPIDGo>:
 420:	8f 92       	push	r8
	OCR2B = speed[2];
	OCR4A = speed[1];
	OCR4C = speed[0];
}

void DcMotPIDGo(float set_speed){
 422:	9f 92       	push	r9
 424:	af 92       	push	r10
 426:	bf 92       	push	r11
 428:	ef 92       	push	r14
 42a:	ff 92       	push	r15
 42c:	0f 93       	push	r16
 42e:	1f 93       	push	r17
 430:	cf 93       	push	r28
 432:	df 93       	push	r29
 434:	4b 01       	movw	r8, r22
 436:	5c 01       	movw	r10, r24
 438:	00 e2       	ldi	r16, 0x20	; 32
 43a:	12 e0       	ldi	r17, 0x02	; 2
 43c:	c0 e1       	ldi	r28, 0x10	; 16
 43e:	d2 e0       	ldi	r29, 0x02	; 2
 440:	0f 2e       	mov	r0, r31
 442:	f0 e2       	ldi	r31, 0x20	; 32
 444:	ef 2e       	mov	r14, r31
 446:	f2 e0       	ldi	r31, 0x02	; 2
 448:	ff 2e       	mov	r15, r31
 44a:	f0 2d       	mov	r31, r0
	float speed_test[4]={0,0,0,0};
	for(uint8_t i=0; i<4; i++){
		//reg_speed[i] = ComputePI(GetSpeed()[i], input_speed);
		reg_speed[i] = ComputePI(GetSpeed()[i], set_speed);
 44c:	b5 01       	movw	r22, r10
 44e:	a4 01       	movw	r20, r8
 450:	f8 01       	movw	r30, r16
 452:	81 91       	ld	r24, Z+
 454:	91 91       	ld	r25, Z+
 456:	8f 01       	movw	r16, r30
 458:	79 df       	rcall	.-270    	; 0x34c <ComputePI>
 45a:	69 93       	st	Y+, r22
 45c:	79 93       	st	Y+, r23
 45e:	89 93       	st	Y+, r24
 460:	99 93       	st	Y+, r25
	OCR4C = speed[0];
}

void DcMotPIDGo(float set_speed){
	float speed_test[4]={0,0,0,0};
	for(uint8_t i=0; i<4; i++){
 462:	ce 15       	cp	r28, r14
 464:	df 05       	cpc	r29, r15
 466:	91 f7       	brne	.-28     	; 0x44c <DcMotPIDGo+0x2c>
		//reg_speed[i] = ComputePI(GetSpeed()[i], input_speed);
		reg_speed[i] = ComputePI(GetSpeed()[i], set_speed);
	}
	DcMotGo(reg_speed);
 468:	80 e1       	ldi	r24, 0x10	; 16
 46a:	92 e0       	ldi	r25, 0x02	; 2
 46c:	ba de       	rcall	.-652    	; 0x1e2 <DcMotGo>
}
 46e:	df 91       	pop	r29
 470:	cf 91       	pop	r28
 472:	1f 91       	pop	r17
 474:	0f 91       	pop	r16
 476:	ff 90       	pop	r15
 478:	ef 90       	pop	r14
 47a:	bf 90       	pop	r11
 47c:	af 90       	pop	r10
 47e:	9f 90       	pop	r9
 480:	8f 90       	pop	r8
 482:	08 95       	ret

00000484 <__vector_15>:
{
	//PORTB^=(1<<7);
	dc_mot_enc_count[3]+=1;
}

ISR(TIMER2_OVF_vect){ //isr executes every 4 ms
 484:	1f 92       	push	r1
 486:	0f 92       	push	r0
 488:	0f b6       	in	r0, 0x3f	; 63
 48a:	0f 92       	push	r0
 48c:	11 24       	eor	r1, r1
 48e:	0b b6       	in	r0, 0x3b	; 59
 490:	0f 92       	push	r0
 492:	8f 92       	push	r8
 494:	9f 92       	push	r9
 496:	af 92       	push	r10
 498:	bf 92       	push	r11
 49a:	ef 92       	push	r14
 49c:	ff 92       	push	r15
 49e:	0f 93       	push	r16
 4a0:	1f 93       	push	r17
 4a2:	2f 93       	push	r18
 4a4:	3f 93       	push	r19
 4a6:	4f 93       	push	r20
 4a8:	5f 93       	push	r21
 4aa:	6f 93       	push	r22
 4ac:	7f 93       	push	r23
 4ae:	8f 93       	push	r24
 4b0:	9f 93       	push	r25
 4b2:	af 93       	push	r26
 4b4:	bf 93       	push	r27
 4b6:	cf 93       	push	r28
 4b8:	df 93       	push	r29
 4ba:	ef 93       	push	r30
 4bc:	ff 93       	push	r31
	if(tim2_count<50) tim2_count++; //every 200 ms
 4be:	80 91 30 02 	lds	r24, 0x0230	; 0x800230 <tim2_count>
 4c2:	90 91 31 02 	lds	r25, 0x0231	; 0x800231 <tim2_count+0x1>
 4c6:	82 33       	cpi	r24, 0x32	; 50
 4c8:	91 05       	cpc	r25, r1
 4ca:	30 f4       	brcc	.+12     	; 0x4d8 <__vector_15+0x54>
 4cc:	01 96       	adiw	r24, 0x01	; 1
 4ce:	90 93 31 02 	sts	0x0231, r25	; 0x800231 <tim2_count+0x1>
 4d2:	80 93 30 02 	sts	0x0230, r24	; 0x800230 <tim2_count>
 4d6:	2f c0       	rjmp	.+94     	; 0x536 <__vector_15+0xb2>
 4d8:	00 e2       	ldi	r16, 0x20	; 32
 4da:	12 e0       	ldi	r17, 0x02	; 2
 4dc:	c8 e2       	ldi	r28, 0x28	; 40
 4de:	d2 e0       	ldi	r29, 0x02	; 2
 4e0:	0f 2e       	mov	r0, r31
 4e2:	f0 e3       	ldi	r31, 0x30	; 48
 4e4:	ef 2e       	mov	r14, r31
 4e6:	f2 e0       	ldi	r31, 0x02	; 2
 4e8:	ff 2e       	mov	r15, r31
 4ea:	f0 2d       	mov	r31, r0
	else{
		for(uint8_t i=0; i<4; i++){
			enc_result[i]=((uint32_t)dc_mot_enc_count[i]*5*60)/115; //rev per minute
 4ec:	0f 2e       	mov	r0, r31
 4ee:	f3 e7       	ldi	r31, 0x73	; 115
 4f0:	8f 2e       	mov	r8, r31
 4f2:	91 2c       	mov	r9, r1
 4f4:	a1 2c       	mov	r10, r1
 4f6:	b1 2c       	mov	r11, r1
 4f8:	f0 2d       	mov	r31, r0
 4fa:	28 81       	ld	r18, Y
 4fc:	39 81       	ldd	r19, Y+1	; 0x01
 4fe:	ac e2       	ldi	r26, 0x2C	; 44
 500:	b1 e0       	ldi	r27, 0x01	; 1
 502:	b4 d3       	rcall	.+1896   	; 0xc6c <__umulhisi3>
 504:	a5 01       	movw	r20, r10
 506:	94 01       	movw	r18, r8
 508:	8f d3       	rcall	.+1822   	; 0xc28 <__udivmodsi4>
 50a:	f8 01       	movw	r30, r16
 50c:	21 93       	st	Z+, r18
 50e:	31 93       	st	Z+, r19
 510:	8f 01       	movw	r16, r30
			dc_mot_enc_count[i]=0;
 512:	19 92       	st	Y+, r1
 514:	19 92       	st	Y+, r1
}

ISR(TIMER2_OVF_vect){ //isr executes every 4 ms
	if(tim2_count<50) tim2_count++; //every 200 ms
	else{
		for(uint8_t i=0; i<4; i++){
 516:	ce 15       	cp	r28, r14
 518:	df 05       	cpc	r29, r15
 51a:	79 f7       	brne	.-34     	; 0x4fa <__vector_15+0x76>
			enc_result[i]=((uint32_t)dc_mot_enc_count[i]*5*60)/115; //rev per minute
			dc_mot_enc_count[i]=0;
		}
		DcMotPIDGo(set_speed);
 51c:	60 91 0c 02 	lds	r22, 0x020C	; 0x80020c <set_speed>
 520:	70 91 0d 02 	lds	r23, 0x020D	; 0x80020d <set_speed+0x1>
 524:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <set_speed+0x2>
 528:	90 91 0f 02 	lds	r25, 0x020F	; 0x80020f <set_speed+0x3>
 52c:	79 df       	rcall	.-270    	; 0x420 <DcMotPIDGo>
		//PORTB^=(1<<7);
		tim2_count=0;
 52e:	10 92 31 02 	sts	0x0231, r1	; 0x800231 <tim2_count+0x1>
 532:	10 92 30 02 	sts	0x0230, r1	; 0x800230 <tim2_count>
	}
}
 536:	ff 91       	pop	r31
 538:	ef 91       	pop	r30
 53a:	df 91       	pop	r29
 53c:	cf 91       	pop	r28
 53e:	bf 91       	pop	r27
 540:	af 91       	pop	r26
 542:	9f 91       	pop	r25
 544:	8f 91       	pop	r24
 546:	7f 91       	pop	r23
 548:	6f 91       	pop	r22
 54a:	5f 91       	pop	r21
 54c:	4f 91       	pop	r20
 54e:	3f 91       	pop	r19
 550:	2f 91       	pop	r18
 552:	1f 91       	pop	r17
 554:	0f 91       	pop	r16
 556:	ff 90       	pop	r15
 558:	ef 90       	pop	r14
 55a:	bf 90       	pop	r11
 55c:	af 90       	pop	r10
 55e:	9f 90       	pop	r9
 560:	8f 90       	pop	r8
 562:	0f 90       	pop	r0
 564:	0b be       	out	0x3b, r0	; 59
 566:	0f 90       	pop	r0
 568:	0f be       	out	0x3f, r0	; 63
 56a:	0f 90       	pop	r0
 56c:	1f 90       	pop	r1
 56e:	18 95       	reti

00000570 <InitAll>:
		
	}
}

void InitAll(void){
	UartInit();
 570:	75 d0       	rcall	.+234    	; 0x65c <UartInit>
	//ExpInit(EXP_DEF_ADDR);
	//AdcInit();
	DcMotInit();
 572:	63 de       	rcall	.-826    	; 0x23a <DcMotInit>
 574:	27 9a       	sbi	0x04, 7	; 4
	DDRB|=(1<<7);
 576:	78 94       	sei
	//StMotInit();
	//StMotGo(0);
	//_delay_ms(100);
	sei();
 578:	08 95       	ret

0000057a <main>:
 57a:	fa df       	rcall	.-12     	; 0x570 <InitAll>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 57c:	2f ef       	ldi	r18, 0xFF	; 255
 57e:	80 e7       	ldi	r24, 0x70	; 112
 580:	92 e0       	ldi	r25, 0x02	; 2
 582:	21 50       	subi	r18, 0x01	; 1
 584:	80 40       	sbci	r24, 0x00	; 0
 586:	90 40       	sbci	r25, 0x00	; 0
 588:	e1 f7       	brne	.-8      	; 0x582 <main+0x8>
 58a:	00 c0       	rjmp	.+0      	; 0x58c <main+0x12>
	float data;
	data = 0;
	while (1)
	{
		//получаем данные с терминала 0…100 – скважность ШИМ
		data = UartReceiveData();
 58c:	00 00       	nop
 58e:	96 d0       	rcall	.+300    	; 0x6bc <UartReceiveData>
 590:	6b 01       	movw	r12, r22
		// выставляем скорость вращения двигателя
		SetSpeed(data);
 592:	7c 01       	movw	r14, r24
		
		// табуляция положения курсора в терминале
		UartTransmitByte('\t');
 594:	f3 dd       	rcall	.-1050   	; 0x17c <SetSpeed>
 596:	89 e0       	ldi	r24, 0x09	; 9
		// выводим только что переданное значение
		UartSendDec(data);
 598:	17 d0       	rcall	.+46     	; 0x5c8 <UartTransmitByte>
 59a:	c7 01       	movw	r24, r14
 59c:	b6 01       	movw	r22, r12
 59e:	fa d1       	rcall	.+1012   	; 0x994 <__fixsfsi>
 5a0:	cb 01       	movw	r24, r22
 5a2:	1a d0       	rcall	.+52     	; 0x5d8 <UartSendDec>
		for (int i = 0; i < 4; i++){
			UartTransmitByte('\t');
 5a4:	c0 e0       	ldi	r28, 0x00	; 0
 5a6:	d0 e0       	ldi	r29, 0x00	; 0
			UartSendDec(GetSpeed()[i]);
 5a8:	89 e0       	ldi	r24, 0x09	; 9
 5aa:	0e d0       	rcall	.+28     	; 0x5c8 <UartTransmitByte>
 5ac:	e4 dd       	rcall	.-1080   	; 0x176 <GetSpeed>
 5ae:	8c 0f       	add	r24, r28
 5b0:	9d 1f       	adc	r25, r29
 5b2:	fc 01       	movw	r30, r24
 5b4:	80 81       	ld	r24, Z
 5b6:	91 81       	ldd	r25, Z+1	; 0x01
 5b8:	0f d0       	rcall	.+30     	; 0x5d8 <UartSendDec>
		
		// табуляция положения курсора в терминале
		UartTransmitByte('\t');
		// выводим только что переданное значение
		UartSendDec(data);
		for (int i = 0; i < 4; i++){
 5ba:	22 96       	adiw	r28, 0x02	; 2
 5bc:	c8 30       	cpi	r28, 0x08	; 8
 5be:	d1 05       	cpc	r29, r1
			UartSendDec(GetSpeed()[i]);
			//UartSendDec(data - GetSpeed()[i]);
			
		}
	
		UartTransmitByte('\r');
 5c0:	99 f7       	brne	.-26     	; 0x5a8 <main+0x2e>
 5c2:	8d e0       	ldi	r24, 0x0D	; 13
 5c4:	01 d0       	rcall	.+2      	; 0x5c8 <UartTransmitByte>
		
	}
 5c6:	e3 cf       	rjmp	.-58     	; 0x58e <main+0x14>

000005c8 <UartTransmitByte>:
	}
	while(1);
	if(negative_flag==1) data=-data;
	// заканчиваем, когда увидели признак \r\n
	return(data);
}
 5c8:	e0 ec       	ldi	r30, 0xC0	; 192
 5ca:	f0 e0       	ldi	r31, 0x00	; 0
 5cc:	90 81       	ld	r25, Z
 5ce:	95 ff       	sbrs	r25, 5
 5d0:	fd cf       	rjmp	.-6      	; 0x5cc <UartTransmitByte+0x4>
 5d2:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
 5d6:	08 95       	ret

000005d8 <UartSendDec>:
 5d8:	ef 92       	push	r14
 5da:	ff 92       	push	r15
 5dc:	0f 93       	push	r16
 5de:	1f 93       	push	r17
 5e0:	cf 93       	push	r28
 5e2:	df 93       	push	r29
 5e4:	7c 01       	movw	r14, r24
 5e6:	00 97       	sbiw	r24, 0x00	; 0
 5e8:	11 f1       	breq	.+68     	; 0x62e <UartSendDec+0x56>
 5ea:	2c f4       	brge	.+10     	; 0x5f6 <UartSendDec+0x1e>
 5ec:	f1 94       	neg	r15
 5ee:	e1 94       	neg	r14
 5f0:	f1 08       	sbc	r15, r1
 5f2:	8d e2       	ldi	r24, 0x2D	; 45
 5f4:	e9 df       	rcall	.-46     	; 0x5c8 <UartTransmitByte>
 5f6:	c1 e0       	ldi	r28, 0x01	; 1
 5f8:	1e 2d       	mov	r17, r14
 5fa:	df 2d       	mov	r29, r15
 5fc:	01 c0       	rjmp	.+2      	; 0x600 <UartSendDec+0x28>
 5fe:	ce 2d       	mov	r28, r14
 600:	ee 24       	eor	r14, r14
 602:	e3 94       	inc	r14
 604:	ec 0e       	add	r14, r28
 606:	01 2f       	mov	r16, r17
 608:	fd 2e       	mov	r15, r29
 60a:	6c 2f       	mov	r22, r28
 60c:	81 2f       	mov	r24, r17
 60e:	9d 2f       	mov	r25, r29
 610:	04 d1       	rcall	.+520    	; 0x81a <Digit>
 612:	88 23       	and	r24, r24
 614:	a1 f3       	breq	.-24     	; 0x5fe <UartSendDec+0x26>
 616:	c6 30       	cpi	r28, 0x06	; 6
 618:	60 f4       	brcc	.+24     	; 0x632 <UartSendDec+0x5a>
 61a:	6c 2f       	mov	r22, r28
 61c:	80 2f       	mov	r24, r16
 61e:	9f 2d       	mov	r25, r15
 620:	fc d0       	rcall	.+504    	; 0x81a <Digit>
 622:	80 5d       	subi	r24, 0xD0	; 208
 624:	d1 df       	rcall	.-94     	; 0x5c8 <UartTransmitByte>
 626:	cf 5f       	subi	r28, 0xFF	; 255
 628:	c6 30       	cpi	r28, 0x06	; 6
 62a:	b9 f7       	brne	.-18     	; 0x61a <UartSendDec+0x42>
 62c:	02 c0       	rjmp	.+4      	; 0x632 <UartSendDec+0x5a>
 62e:	80 e3       	ldi	r24, 0x30	; 48
 630:	cb df       	rcall	.-106    	; 0x5c8 <UartTransmitByte>
 632:	df 91       	pop	r29
 634:	cf 91       	pop	r28
 636:	1f 91       	pop	r17
 638:	0f 91       	pop	r16
 63a:	ff 90       	pop	r15
 63c:	ef 90       	pop	r14
 63e:	08 95       	ret

00000640 <UartSendStr>:
 640:	cf 93       	push	r28
 642:	df 93       	push	r29
 644:	ec 01       	movw	r28, r24
 646:	88 81       	ld	r24, Y
 648:	88 23       	and	r24, r24
 64a:	29 f0       	breq	.+10     	; 0x656 <UartSendStr+0x16>
 64c:	21 96       	adiw	r28, 0x01	; 1
 64e:	bc df       	rcall	.-136    	; 0x5c8 <UartTransmitByte>
 650:	89 91       	ld	r24, Y+
 652:	81 11       	cpse	r24, r1
 654:	fc cf       	rjmp	.-8      	; 0x64e <UartSendStr+0xe>
 656:	df 91       	pop	r29
 658:	cf 91       	pop	r28
 65a:	08 95       	ret

0000065c <UartInit>:

#define INTERRUPTS
/* функция инициализации: настройка МК на приём и передачу данных, 
длина сообщения – 8 бит, один СТОП бит, без паритета, скорость обмена – 19200 бод */
void UartInit(void){
 65c:	cf 93       	push	r28
 65e:	df 93       	push	r29
 660:	cd b7       	in	r28, 0x3d	; 61
 662:	de b7       	in	r29, 0x3e	; 62
 664:	28 97       	sbiw	r28, 0x08	; 8
 666:	0f b6       	in	r0, 0x3f	; 63
 668:	f8 94       	cli
 66a:	de bf       	out	0x3e, r29	; 62
 66c:	0f be       	out	0x3f, r0	; 63
 66e:	cd bf       	out	0x3d, r28	; 61
	uint8_t word[]={"UART_OK"};
 670:	88 e0       	ldi	r24, 0x08	; 8
 672:	e0 e0       	ldi	r30, 0x00	; 0
 674:	f2 e0       	ldi	r31, 0x02	; 2
 676:	de 01       	movw	r26, r28
 678:	11 96       	adiw	r26, 0x01	; 1
 67a:	01 90       	ld	r0, Z+
 67c:	0d 92       	st	X+, r0
 67e:	8a 95       	dec	r24
 680:	e1 f7       	brne	.-8      	; 0x67a <UartInit+0x1e>
	#ifdef INTERRUPTS
		UCSR0B|=(1<<RXCIE0)|(1<<RXEN0)|(1<<TXEN0);
 682:	e1 ec       	ldi	r30, 0xC1	; 193
 684:	f0 e0       	ldi	r31, 0x00	; 0
 686:	80 81       	ld	r24, Z
 688:	88 69       	ori	r24, 0x98	; 152
 68a:	80 83       	st	Z, r24
	#endif
	#ifdef NO_INTERRUPTS
		UCSR0B|=(1<<RXEN0)|(1<<TXEN0);	
	#endif
	UCSR0C|=(1<<UCSZ01)|(1<<UCSZ00);
 68c:	e2 ec       	ldi	r30, 0xC2	; 194
 68e:	f0 e0       	ldi	r31, 0x00	; 0
 690:	80 81       	ld	r24, Z
 692:	86 60       	ori	r24, 0x06	; 6
 694:	80 83       	st	Z, r24
	//скорость передачи 19200 бод
	UBRR0H=0;
 696:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7c00c5>
	//для значения UBRR0L = 51 = 0x33	UBRR0L=0x33;
	UBRR0L=0x33;
 69a:	83 e3       	ldi	r24, 0x33	; 51
 69c:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7c00c4>
	// выводим в терминал слово TEST_OK
	UartSendStr(word);
 6a0:	ce 01       	movw	r24, r28
 6a2:	01 96       	adiw	r24, 0x01	; 1
 6a4:	cd df       	rcall	.-102    	; 0x640 <UartSendStr>
	// переходим в начало следующей строки
	UartTransmitByte('\r');
 6a6:	8d e0       	ldi	r24, 0x0D	; 13
 6a8:	8f df       	rcall	.-226    	; 0x5c8 <UartTransmitByte>
}
 6aa:	28 96       	adiw	r28, 0x08	; 8
 6ac:	0f b6       	in	r0, 0x3f	; 63
 6ae:	f8 94       	cli
 6b0:	de bf       	out	0x3e, r29	; 62
 6b2:	0f be       	out	0x3f, r0	; 63
 6b4:	cd bf       	out	0x3d, r28	; 61
 6b6:	df 91       	pop	r29
 6b8:	cf 91       	pop	r28
 6ba:	08 95       	ret

000006bc <UartReceiveData>:

//чтобы работали прерывания, нужно в UCSR0B в UartInit() выставить бит RXCIE0
float UartReceiveData(void){
	return(angle_received);
 6bc:	60 91 35 02 	lds	r22, 0x0235	; 0x800235 <angle_received>
 6c0:	70 91 36 02 	lds	r23, 0x0236	; 0x800236 <angle_received+0x1>
 6c4:	80 91 37 02 	lds	r24, 0x0237	; 0x800237 <angle_received+0x2>
 6c8:	90 91 38 02 	lds	r25, 0x0238	; 0x800238 <angle_received+0x3>
}
 6cc:	08 95       	ret

000006ce <__vector_25>:

ISR(USART0_RX_vect){
 6ce:	1f 92       	push	r1
 6d0:	0f 92       	push	r0
 6d2:	0f b6       	in	r0, 0x3f	; 63
 6d4:	0f 92       	push	r0
 6d6:	11 24       	eor	r1, r1
 6d8:	0b b6       	in	r0, 0x3b	; 59
 6da:	0f 92       	push	r0
 6dc:	cf 92       	push	r12
 6de:	df 92       	push	r13
 6e0:	ef 92       	push	r14
 6e2:	ff 92       	push	r15
 6e4:	2f 93       	push	r18
 6e6:	3f 93       	push	r19
 6e8:	4f 93       	push	r20
 6ea:	5f 93       	push	r21
 6ec:	6f 93       	push	r22
 6ee:	7f 93       	push	r23
 6f0:	8f 93       	push	r24
 6f2:	9f 93       	push	r25
 6f4:	af 93       	push	r26
 6f6:	bf 93       	push	r27
 6f8:	cf 93       	push	r28
 6fa:	ef 93       	push	r30
 6fc:	ff 93       	push	r31
	digit_received=UDR0;
 6fe:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
 702:	60 93 34 02 	sts	0x0234, r22	; 0x800234 <digit_received>
	if(digit_received=='\r') complete_flag=0;
 706:	6d 30       	cpi	r22, 0x0D	; 13
 708:	19 f4       	brne	.+6      	; 0x710 <__vector_25+0x42>
 70a:	10 92 32 02 	sts	0x0232, r1	; 0x800232 <complete_flag>
 70e:	11 c0       	rjmp	.+34     	; 0x732 <__vector_25+0x64>
	if(digit_received=='\n') complete_flag=1;
 710:	6a 30       	cpi	r22, 0x0A	; 10
 712:	21 f4       	brne	.+8      	; 0x71c <__vector_25+0x4e>
 714:	81 e0       	ldi	r24, 0x01	; 1
 716:	80 93 32 02 	sts	0x0232, r24	; 0x800232 <complete_flag>
 71a:	32 c0       	rjmp	.+100    	; 0x780 <__vector_25+0xb2>
	if(digit_received=='-') negative_flag=1;
 71c:	6d 32       	cpi	r22, 0x2D	; 45
 71e:	49 f4       	brne	.+18     	; 0x732 <__vector_25+0x64>
 720:	81 e0       	ldi	r24, 0x01	; 1
 722:	80 93 33 02 	sts	0x0233, r24	; 0x800233 <negative_flag>
	if((digit_received>='0') && (digit_received<='9')){
		digit_received-='0';
		data_received*=10;
		data_received+=digit_received;
	}
	if(complete_flag==1){
 726:	80 91 32 02 	lds	r24, 0x0232	; 0x800232 <complete_flag>
 72a:	81 30       	cpi	r24, 0x01	; 1
 72c:	09 f0       	breq	.+2      	; 0x730 <__vector_25+0x62>
 72e:	5d c0       	rjmp	.+186    	; 0x7ea <__vector_25+0x11c>
 730:	2f c0       	rjmp	.+94     	; 0x790 <__vector_25+0xc2>
ISR(USART0_RX_vect){
	digit_received=UDR0;
	if(digit_received=='\r') complete_flag=0;
	if(digit_received=='\n') complete_flag=1;
	if(digit_received=='-') negative_flag=1;
	if((digit_received>='0') && (digit_received<='9')){
 732:	c0 ed       	ldi	r28, 0xD0	; 208
 734:	c6 0f       	add	r28, r22
 736:	ca 30       	cpi	r28, 0x0A	; 10
 738:	18 f5       	brcc	.+70     	; 0x780 <__vector_25+0xb2>
		digit_received-='0';
 73a:	c0 93 34 02 	sts	0x0234, r28	; 0x800234 <digit_received>
		data_received*=10;
		data_received+=digit_received;
 73e:	20 e0       	ldi	r18, 0x00	; 0
 740:	30 e0       	ldi	r19, 0x00	; 0
 742:	40 e2       	ldi	r20, 0x20	; 32
 744:	51 e4       	ldi	r21, 0x41	; 65
 746:	60 91 39 02 	lds	r22, 0x0239	; 0x800239 <data_received>
 74a:	70 91 3a 02 	lds	r23, 0x023A	; 0x80023a <data_received+0x1>
 74e:	80 91 3b 02 	lds	r24, 0x023B	; 0x80023b <data_received+0x2>
 752:	90 91 3c 02 	lds	r25, 0x023C	; 0x80023c <data_received+0x3>
 756:	05 d2       	rcall	.+1034   	; 0xb62 <__mulsf3>
 758:	6b 01       	movw	r12, r22
 75a:	7c 01       	movw	r14, r24
 75c:	6c 2f       	mov	r22, r28
 75e:	70 e0       	ldi	r23, 0x00	; 0
 760:	80 e0       	ldi	r24, 0x00	; 0
 762:	90 e0       	ldi	r25, 0x00	; 0
 764:	4a d1       	rcall	.+660    	; 0x9fa <__floatsisf>
 766:	9b 01       	movw	r18, r22
 768:	ac 01       	movw	r20, r24
 76a:	c7 01       	movw	r24, r14
 76c:	b6 01       	movw	r22, r12
 76e:	aa d0       	rcall	.+340    	; 0x8c4 <__addsf3>
 770:	60 93 39 02 	sts	0x0239, r22	; 0x800239 <data_received>
 774:	70 93 3a 02 	sts	0x023A, r23	; 0x80023a <data_received+0x1>
 778:	80 93 3b 02 	sts	0x023B, r24	; 0x80023b <data_received+0x2>
 77c:	90 93 3c 02 	sts	0x023C, r25	; 0x80023c <data_received+0x3>
	}
	if(complete_flag==1){
 780:	80 91 32 02 	lds	r24, 0x0232	; 0x800232 <complete_flag>
 784:	81 30       	cpi	r24, 0x01	; 1
 786:	89 f5       	brne	.+98     	; 0x7ea <__vector_25+0x11c>
		if(negative_flag==1) data_received=-data_received;
 788:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <negative_flag>
 78c:	81 30       	cpi	r24, 0x01	; 1
 78e:	89 f4       	brne	.+34     	; 0x7b2 <__vector_25+0xe4>
 790:	80 91 39 02 	lds	r24, 0x0239	; 0x800239 <data_received>
 794:	90 91 3a 02 	lds	r25, 0x023A	; 0x80023a <data_received+0x1>
 798:	a0 91 3b 02 	lds	r26, 0x023B	; 0x80023b <data_received+0x2>
 79c:	b0 91 3c 02 	lds	r27, 0x023C	; 0x80023c <data_received+0x3>
 7a0:	b0 58       	subi	r27, 0x80	; 128
 7a2:	80 93 39 02 	sts	0x0239, r24	; 0x800239 <data_received>
 7a6:	90 93 3a 02 	sts	0x023A, r25	; 0x80023a <data_received+0x1>
 7aa:	a0 93 3b 02 	sts	0x023B, r26	; 0x80023b <data_received+0x2>
 7ae:	b0 93 3c 02 	sts	0x023C, r27	; 0x80023c <data_received+0x3>
		angle_received=data_received;
 7b2:	80 91 39 02 	lds	r24, 0x0239	; 0x800239 <data_received>
 7b6:	90 91 3a 02 	lds	r25, 0x023A	; 0x80023a <data_received+0x1>
 7ba:	a0 91 3b 02 	lds	r26, 0x023B	; 0x80023b <data_received+0x2>
 7be:	b0 91 3c 02 	lds	r27, 0x023C	; 0x80023c <data_received+0x3>
 7c2:	80 93 35 02 	sts	0x0235, r24	; 0x800235 <angle_received>
 7c6:	90 93 36 02 	sts	0x0236, r25	; 0x800236 <angle_received+0x1>
 7ca:	a0 93 37 02 	sts	0x0237, r26	; 0x800237 <angle_received+0x2>
 7ce:	b0 93 38 02 	sts	0x0238, r27	; 0x800238 <angle_received+0x3>
		complete_flag=0;
 7d2:	10 92 32 02 	sts	0x0232, r1	; 0x800232 <complete_flag>
		negative_flag=0;
 7d6:	10 92 33 02 	sts	0x0233, r1	; 0x800233 <negative_flag>
		data_received=0;
 7da:	10 92 39 02 	sts	0x0239, r1	; 0x800239 <data_received>
 7de:	10 92 3a 02 	sts	0x023A, r1	; 0x80023a <data_received+0x1>
 7e2:	10 92 3b 02 	sts	0x023B, r1	; 0x80023b <data_received+0x2>
 7e6:	10 92 3c 02 	sts	0x023C, r1	; 0x80023c <data_received+0x3>
	}
}
 7ea:	ff 91       	pop	r31
 7ec:	ef 91       	pop	r30
 7ee:	cf 91       	pop	r28
 7f0:	bf 91       	pop	r27
 7f2:	af 91       	pop	r26
 7f4:	9f 91       	pop	r25
 7f6:	8f 91       	pop	r24
 7f8:	7f 91       	pop	r23
 7fa:	6f 91       	pop	r22
 7fc:	5f 91       	pop	r21
 7fe:	4f 91       	pop	r20
 800:	3f 91       	pop	r19
 802:	2f 91       	pop	r18
 804:	ff 90       	pop	r15
 806:	ef 90       	pop	r14
 808:	df 90       	pop	r13
 80a:	cf 90       	pop	r12
 80c:	0f 90       	pop	r0
 80e:	0b be       	out	0x3b, r0	; 59
 810:	0f 90       	pop	r0
 812:	0f be       	out	0x3f, r0	; 63
 814:	0f 90       	pop	r0
 816:	1f 90       	pop	r1
 818:	18 95       	reti

0000081a <Digit>:
#include "utils.h"

uint8_t Digit(uint16_t d, uint8_t m){
 81a:	cf 93       	push	r28
 81c:	f8 2f       	mov	r31, r24
 81e:	c6 2f       	mov	r28, r22
	uint8_t i=5, a;
	while(i){ //цикл по разрядам числа
		a=d%10; //выделяем очередной разряд
		//выделен заданный разряд - уходим
		if(i-- == m) break;
 820:	65 30       	cpi	r22, 0x05	; 5
 822:	09 f0       	breq	.+2      	; 0x826 <Digit+0xc>
 824:	3d c0       	rjmp	.+122    	; 0x8a0 <Digit+0x86>
#include "utils.h"

uint8_t Digit(uint16_t d, uint8_t m){
	uint8_t i=5, a;
	while(i){ //цикл по разрядам числа
		a=d%10; //выделяем очередной разряд
 826:	28 2f       	mov	r18, r24
 828:	39 2f       	mov	r19, r25
 82a:	ad ec       	ldi	r26, 0xCD	; 205
 82c:	bc ec       	ldi	r27, 0xCC	; 204
 82e:	1e d2       	rcall	.+1084   	; 0xc6c <__umulhisi3>
 830:	96 95       	lsr	r25
 832:	87 95       	ror	r24
 834:	96 95       	lsr	r25
 836:	87 95       	ror	r24
 838:	96 95       	lsr	r25
 83a:	87 95       	ror	r24
 83c:	9c 01       	movw	r18, r24
 83e:	22 0f       	add	r18, r18
 840:	33 1f       	adc	r19, r19
 842:	88 0f       	add	r24, r24
 844:	99 1f       	adc	r25, r25
 846:	88 0f       	add	r24, r24
 848:	99 1f       	adc	r25, r25
 84a:	88 0f       	add	r24, r24
 84c:	99 1f       	adc	r25, r25
 84e:	82 0f       	add	r24, r18
 850:	93 1f       	adc	r25, r19
 852:	f8 1b       	sub	r31, r24
 854:	33 c0       	rjmp	.+102    	; 0x8bc <Digit+0xa2>
 856:	9a 01       	movw	r18, r20
 858:	ad ec       	ldi	r26, 0xCD	; 205
 85a:	bc ec       	ldi	r27, 0xCC	; 204
 85c:	07 d2       	rcall	.+1038   	; 0xc6c <__umulhisi3>
 85e:	96 95       	lsr	r25
 860:	87 95       	ror	r24
 862:	96 95       	lsr	r25
 864:	87 95       	ror	r24
 866:	96 95       	lsr	r25
 868:	87 95       	ror	r24
 86a:	9c 01       	movw	r18, r24
 86c:	22 0f       	add	r18, r18
 86e:	33 1f       	adc	r19, r19
 870:	88 0f       	add	r24, r24
 872:	99 1f       	adc	r25, r25
 874:	88 0f       	add	r24, r24
 876:	99 1f       	adc	r25, r25
 878:	88 0f       	add	r24, r24
 87a:	99 1f       	adc	r25, r25
 87c:	82 0f       	add	r24, r18
 87e:	93 1f       	adc	r25, r19
 880:	f4 2f       	mov	r31, r20
 882:	f8 1b       	sub	r31, r24
		//выделен заданный разряд - уходим
		if(i-- == m) break;
 884:	ce 17       	cp	r28, r30
		d /= 10; //уменьшаем число в 10 раз
 886:	d1 f0       	breq	.+52     	; 0x8bc <Digit+0xa2>
 888:	9a 01       	movw	r18, r20
 88a:	f0 d1       	rcall	.+992    	; 0xc6c <__umulhisi3>
 88c:	ac 01       	movw	r20, r24
 88e:	56 95       	lsr	r21
 890:	47 95       	ror	r20
 892:	56 95       	lsr	r21
 894:	47 95       	ror	r20
 896:	56 95       	lsr	r21
 898:	47 95       	ror	r20
 89a:	e1 50       	subi	r30, 0x01	; 1
#include "utils.h"

uint8_t Digit(uint16_t d, uint8_t m){
	uint8_t i=5, a;
	while(i){ //цикл по разрядам числа
 89c:	e1 f6       	brne	.-72     	; 0x856 <Digit+0x3c>
 89e:	0e c0       	rjmp	.+28     	; 0x8bc <Digit+0xa2>
		a=d%10; //выделяем очередной разряд
		//выделен заданный разряд - уходим
		if(i-- == m) break;
		d /= 10; //уменьшаем число в 10 раз
 8a0:	28 2f       	mov	r18, r24
 8a2:	39 2f       	mov	r19, r25
 8a4:	ad ec       	ldi	r26, 0xCD	; 205
 8a6:	bc ec       	ldi	r27, 0xCC	; 204
 8a8:	e1 d1       	rcall	.+962    	; 0xc6c <__umulhisi3>
 8aa:	ac 01       	movw	r20, r24
 8ac:	56 95       	lsr	r21
 8ae:	47 95       	ror	r20
 8b0:	56 95       	lsr	r21
 8b2:	47 95       	ror	r20
 8b4:	56 95       	lsr	r21
 8b6:	47 95       	ror	r20
 8b8:	e4 e0       	ldi	r30, 0x04	; 4
 8ba:	cd cf       	rjmp	.-102    	; 0x856 <Digit+0x3c>
	}
	return(a);
}
 8bc:	8f 2f       	mov	r24, r31
 8be:	cf 91       	pop	r28
 8c0:	08 95       	ret

000008c2 <__subsf3>:
 8c2:	50 58       	subi	r21, 0x80	; 128

000008c4 <__addsf3>:
 8c4:	bb 27       	eor	r27, r27
 8c6:	aa 27       	eor	r26, r26
 8c8:	0e d0       	rcall	.+28     	; 0x8e6 <__addsf3x>
 8ca:	0d c1       	rjmp	.+538    	; 0xae6 <__fp_round>
 8cc:	fe d0       	rcall	.+508    	; 0xaca <__fp_pscA>
 8ce:	30 f0       	brcs	.+12     	; 0x8dc <__addsf3+0x18>
 8d0:	03 d1       	rcall	.+518    	; 0xad8 <__fp_pscB>
 8d2:	20 f0       	brcs	.+8      	; 0x8dc <__addsf3+0x18>
 8d4:	31 f4       	brne	.+12     	; 0x8e2 <__addsf3+0x1e>
 8d6:	9f 3f       	cpi	r25, 0xFF	; 255
 8d8:	11 f4       	brne	.+4      	; 0x8de <__addsf3+0x1a>
 8da:	1e f4       	brtc	.+6      	; 0x8e2 <__addsf3+0x1e>
 8dc:	f3 c0       	rjmp	.+486    	; 0xac4 <__fp_nan>
 8de:	0e f4       	brtc	.+2      	; 0x8e2 <__addsf3+0x1e>
 8e0:	e0 95       	com	r30
 8e2:	e7 fb       	bst	r30, 7
 8e4:	e9 c0       	rjmp	.+466    	; 0xab8 <__fp_inf>

000008e6 <__addsf3x>:
 8e6:	e9 2f       	mov	r30, r25
 8e8:	0f d1       	rcall	.+542    	; 0xb08 <__fp_split3>
 8ea:	80 f3       	brcs	.-32     	; 0x8cc <__addsf3+0x8>
 8ec:	ba 17       	cp	r27, r26
 8ee:	62 07       	cpc	r22, r18
 8f0:	73 07       	cpc	r23, r19
 8f2:	84 07       	cpc	r24, r20
 8f4:	95 07       	cpc	r25, r21
 8f6:	18 f0       	brcs	.+6      	; 0x8fe <__addsf3x+0x18>
 8f8:	71 f4       	brne	.+28     	; 0x916 <__addsf3x+0x30>
 8fa:	9e f5       	brtc	.+102    	; 0x962 <__addsf3x+0x7c>
 8fc:	27 c1       	rjmp	.+590    	; 0xb4c <__fp_zero>
 8fe:	0e f4       	brtc	.+2      	; 0x902 <__addsf3x+0x1c>
 900:	e0 95       	com	r30
 902:	0b 2e       	mov	r0, r27
 904:	ba 2f       	mov	r27, r26
 906:	a0 2d       	mov	r26, r0
 908:	0b 01       	movw	r0, r22
 90a:	b9 01       	movw	r22, r18
 90c:	90 01       	movw	r18, r0
 90e:	0c 01       	movw	r0, r24
 910:	ca 01       	movw	r24, r20
 912:	a0 01       	movw	r20, r0
 914:	11 24       	eor	r1, r1
 916:	ff 27       	eor	r31, r31
 918:	59 1b       	sub	r21, r25
 91a:	99 f0       	breq	.+38     	; 0x942 <__addsf3x+0x5c>
 91c:	59 3f       	cpi	r21, 0xF9	; 249
 91e:	50 f4       	brcc	.+20     	; 0x934 <__addsf3x+0x4e>
 920:	50 3e       	cpi	r21, 0xE0	; 224
 922:	68 f1       	brcs	.+90     	; 0x97e <__addsf3x+0x98>
 924:	1a 16       	cp	r1, r26
 926:	f0 40       	sbci	r31, 0x00	; 0
 928:	a2 2f       	mov	r26, r18
 92a:	23 2f       	mov	r18, r19
 92c:	34 2f       	mov	r19, r20
 92e:	44 27       	eor	r20, r20
 930:	58 5f       	subi	r21, 0xF8	; 248
 932:	f3 cf       	rjmp	.-26     	; 0x91a <__addsf3x+0x34>
 934:	46 95       	lsr	r20
 936:	37 95       	ror	r19
 938:	27 95       	ror	r18
 93a:	a7 95       	ror	r26
 93c:	f0 40       	sbci	r31, 0x00	; 0
 93e:	53 95       	inc	r21
 940:	c9 f7       	brne	.-14     	; 0x934 <__addsf3x+0x4e>
 942:	7e f4       	brtc	.+30     	; 0x962 <__addsf3x+0x7c>
 944:	1f 16       	cp	r1, r31
 946:	ba 0b       	sbc	r27, r26
 948:	62 0b       	sbc	r22, r18
 94a:	73 0b       	sbc	r23, r19
 94c:	84 0b       	sbc	r24, r20
 94e:	ba f0       	brmi	.+46     	; 0x97e <__addsf3x+0x98>
 950:	91 50       	subi	r25, 0x01	; 1
 952:	a1 f0       	breq	.+40     	; 0x97c <__addsf3x+0x96>
 954:	ff 0f       	add	r31, r31
 956:	bb 1f       	adc	r27, r27
 958:	66 1f       	adc	r22, r22
 95a:	77 1f       	adc	r23, r23
 95c:	88 1f       	adc	r24, r24
 95e:	c2 f7       	brpl	.-16     	; 0x950 <__addsf3x+0x6a>
 960:	0e c0       	rjmp	.+28     	; 0x97e <__addsf3x+0x98>
 962:	ba 0f       	add	r27, r26
 964:	62 1f       	adc	r22, r18
 966:	73 1f       	adc	r23, r19
 968:	84 1f       	adc	r24, r20
 96a:	48 f4       	brcc	.+18     	; 0x97e <__addsf3x+0x98>
 96c:	87 95       	ror	r24
 96e:	77 95       	ror	r23
 970:	67 95       	ror	r22
 972:	b7 95       	ror	r27
 974:	f7 95       	ror	r31
 976:	9e 3f       	cpi	r25, 0xFE	; 254
 978:	08 f0       	brcs	.+2      	; 0x97c <__addsf3x+0x96>
 97a:	b3 cf       	rjmp	.-154    	; 0x8e2 <__addsf3+0x1e>
 97c:	93 95       	inc	r25
 97e:	88 0f       	add	r24, r24
 980:	08 f0       	brcs	.+2      	; 0x984 <__addsf3x+0x9e>
 982:	99 27       	eor	r25, r25
 984:	ee 0f       	add	r30, r30
 986:	97 95       	ror	r25
 988:	87 95       	ror	r24
 98a:	08 95       	ret

0000098c <__cmpsf2>:
 98c:	71 d0       	rcall	.+226    	; 0xa70 <__fp_cmp>
 98e:	08 f4       	brcc	.+2      	; 0x992 <__cmpsf2+0x6>
 990:	81 e0       	ldi	r24, 0x01	; 1
 992:	08 95       	ret

00000994 <__fixsfsi>:
 994:	04 d0       	rcall	.+8      	; 0x99e <__fixunssfsi>
 996:	68 94       	set
 998:	b1 11       	cpse	r27, r1
 99a:	d9 c0       	rjmp	.+434    	; 0xb4e <__fp_szero>
 99c:	08 95       	ret

0000099e <__fixunssfsi>:
 99e:	bc d0       	rcall	.+376    	; 0xb18 <__fp_splitA>
 9a0:	88 f0       	brcs	.+34     	; 0x9c4 <__fixunssfsi+0x26>
 9a2:	9f 57       	subi	r25, 0x7F	; 127
 9a4:	90 f0       	brcs	.+36     	; 0x9ca <__fixunssfsi+0x2c>
 9a6:	b9 2f       	mov	r27, r25
 9a8:	99 27       	eor	r25, r25
 9aa:	b7 51       	subi	r27, 0x17	; 23
 9ac:	a0 f0       	brcs	.+40     	; 0x9d6 <__fixunssfsi+0x38>
 9ae:	d1 f0       	breq	.+52     	; 0x9e4 <__fixunssfsi+0x46>
 9b0:	66 0f       	add	r22, r22
 9b2:	77 1f       	adc	r23, r23
 9b4:	88 1f       	adc	r24, r24
 9b6:	99 1f       	adc	r25, r25
 9b8:	1a f0       	brmi	.+6      	; 0x9c0 <__fixunssfsi+0x22>
 9ba:	ba 95       	dec	r27
 9bc:	c9 f7       	brne	.-14     	; 0x9b0 <__fixunssfsi+0x12>
 9be:	12 c0       	rjmp	.+36     	; 0x9e4 <__fixunssfsi+0x46>
 9c0:	b1 30       	cpi	r27, 0x01	; 1
 9c2:	81 f0       	breq	.+32     	; 0x9e4 <__fixunssfsi+0x46>
 9c4:	c3 d0       	rcall	.+390    	; 0xb4c <__fp_zero>
 9c6:	b1 e0       	ldi	r27, 0x01	; 1
 9c8:	08 95       	ret
 9ca:	c0 c0       	rjmp	.+384    	; 0xb4c <__fp_zero>
 9cc:	67 2f       	mov	r22, r23
 9ce:	78 2f       	mov	r23, r24
 9d0:	88 27       	eor	r24, r24
 9d2:	b8 5f       	subi	r27, 0xF8	; 248
 9d4:	39 f0       	breq	.+14     	; 0x9e4 <__fixunssfsi+0x46>
 9d6:	b9 3f       	cpi	r27, 0xF9	; 249
 9d8:	cc f3       	brlt	.-14     	; 0x9cc <__fixunssfsi+0x2e>
 9da:	86 95       	lsr	r24
 9dc:	77 95       	ror	r23
 9de:	67 95       	ror	r22
 9e0:	b3 95       	inc	r27
 9e2:	d9 f7       	brne	.-10     	; 0x9da <__fixunssfsi+0x3c>
 9e4:	3e f4       	brtc	.+14     	; 0x9f4 <__fixunssfsi+0x56>
 9e6:	90 95       	com	r25
 9e8:	80 95       	com	r24
 9ea:	70 95       	com	r23
 9ec:	61 95       	neg	r22
 9ee:	7f 4f       	sbci	r23, 0xFF	; 255
 9f0:	8f 4f       	sbci	r24, 0xFF	; 255
 9f2:	9f 4f       	sbci	r25, 0xFF	; 255
 9f4:	08 95       	ret

000009f6 <__floatunsisf>:
 9f6:	e8 94       	clt
 9f8:	09 c0       	rjmp	.+18     	; 0xa0c <__floatsisf+0x12>

000009fa <__floatsisf>:
 9fa:	97 fb       	bst	r25, 7
 9fc:	3e f4       	brtc	.+14     	; 0xa0c <__floatsisf+0x12>
 9fe:	90 95       	com	r25
 a00:	80 95       	com	r24
 a02:	70 95       	com	r23
 a04:	61 95       	neg	r22
 a06:	7f 4f       	sbci	r23, 0xFF	; 255
 a08:	8f 4f       	sbci	r24, 0xFF	; 255
 a0a:	9f 4f       	sbci	r25, 0xFF	; 255
 a0c:	99 23       	and	r25, r25
 a0e:	a9 f0       	breq	.+42     	; 0xa3a <__floatsisf+0x40>
 a10:	f9 2f       	mov	r31, r25
 a12:	96 e9       	ldi	r25, 0x96	; 150
 a14:	bb 27       	eor	r27, r27
 a16:	93 95       	inc	r25
 a18:	f6 95       	lsr	r31
 a1a:	87 95       	ror	r24
 a1c:	77 95       	ror	r23
 a1e:	67 95       	ror	r22
 a20:	b7 95       	ror	r27
 a22:	f1 11       	cpse	r31, r1
 a24:	f8 cf       	rjmp	.-16     	; 0xa16 <__floatsisf+0x1c>
 a26:	fa f4       	brpl	.+62     	; 0xa66 <__floatsisf+0x6c>
 a28:	bb 0f       	add	r27, r27
 a2a:	11 f4       	brne	.+4      	; 0xa30 <__floatsisf+0x36>
 a2c:	60 ff       	sbrs	r22, 0
 a2e:	1b c0       	rjmp	.+54     	; 0xa66 <__floatsisf+0x6c>
 a30:	6f 5f       	subi	r22, 0xFF	; 255
 a32:	7f 4f       	sbci	r23, 0xFF	; 255
 a34:	8f 4f       	sbci	r24, 0xFF	; 255
 a36:	9f 4f       	sbci	r25, 0xFF	; 255
 a38:	16 c0       	rjmp	.+44     	; 0xa66 <__floatsisf+0x6c>
 a3a:	88 23       	and	r24, r24
 a3c:	11 f0       	breq	.+4      	; 0xa42 <__floatsisf+0x48>
 a3e:	96 e9       	ldi	r25, 0x96	; 150
 a40:	11 c0       	rjmp	.+34     	; 0xa64 <__floatsisf+0x6a>
 a42:	77 23       	and	r23, r23
 a44:	21 f0       	breq	.+8      	; 0xa4e <__floatsisf+0x54>
 a46:	9e e8       	ldi	r25, 0x8E	; 142
 a48:	87 2f       	mov	r24, r23
 a4a:	76 2f       	mov	r23, r22
 a4c:	05 c0       	rjmp	.+10     	; 0xa58 <__floatsisf+0x5e>
 a4e:	66 23       	and	r22, r22
 a50:	71 f0       	breq	.+28     	; 0xa6e <__floatsisf+0x74>
 a52:	96 e8       	ldi	r25, 0x86	; 134
 a54:	86 2f       	mov	r24, r22
 a56:	70 e0       	ldi	r23, 0x00	; 0
 a58:	60 e0       	ldi	r22, 0x00	; 0
 a5a:	2a f0       	brmi	.+10     	; 0xa66 <__floatsisf+0x6c>
 a5c:	9a 95       	dec	r25
 a5e:	66 0f       	add	r22, r22
 a60:	77 1f       	adc	r23, r23
 a62:	88 1f       	adc	r24, r24
 a64:	da f7       	brpl	.-10     	; 0xa5c <__floatsisf+0x62>
 a66:	88 0f       	add	r24, r24
 a68:	96 95       	lsr	r25
 a6a:	87 95       	ror	r24
 a6c:	97 f9       	bld	r25, 7
 a6e:	08 95       	ret

00000a70 <__fp_cmp>:
 a70:	99 0f       	add	r25, r25
 a72:	00 08       	sbc	r0, r0
 a74:	55 0f       	add	r21, r21
 a76:	aa 0b       	sbc	r26, r26
 a78:	e0 e8       	ldi	r30, 0x80	; 128
 a7a:	fe ef       	ldi	r31, 0xFE	; 254
 a7c:	16 16       	cp	r1, r22
 a7e:	17 06       	cpc	r1, r23
 a80:	e8 07       	cpc	r30, r24
 a82:	f9 07       	cpc	r31, r25
 a84:	c0 f0       	brcs	.+48     	; 0xab6 <__fp_cmp+0x46>
 a86:	12 16       	cp	r1, r18
 a88:	13 06       	cpc	r1, r19
 a8a:	e4 07       	cpc	r30, r20
 a8c:	f5 07       	cpc	r31, r21
 a8e:	98 f0       	brcs	.+38     	; 0xab6 <__fp_cmp+0x46>
 a90:	62 1b       	sub	r22, r18
 a92:	73 0b       	sbc	r23, r19
 a94:	84 0b       	sbc	r24, r20
 a96:	95 0b       	sbc	r25, r21
 a98:	39 f4       	brne	.+14     	; 0xaa8 <__fp_cmp+0x38>
 a9a:	0a 26       	eor	r0, r26
 a9c:	61 f0       	breq	.+24     	; 0xab6 <__fp_cmp+0x46>
 a9e:	23 2b       	or	r18, r19
 aa0:	24 2b       	or	r18, r20
 aa2:	25 2b       	or	r18, r21
 aa4:	21 f4       	brne	.+8      	; 0xaae <__fp_cmp+0x3e>
 aa6:	08 95       	ret
 aa8:	0a 26       	eor	r0, r26
 aaa:	09 f4       	brne	.+2      	; 0xaae <__fp_cmp+0x3e>
 aac:	a1 40       	sbci	r26, 0x01	; 1
 aae:	a6 95       	lsr	r26
 ab0:	8f ef       	ldi	r24, 0xFF	; 255
 ab2:	81 1d       	adc	r24, r1
 ab4:	81 1d       	adc	r24, r1
 ab6:	08 95       	ret

00000ab8 <__fp_inf>:
 ab8:	97 f9       	bld	r25, 7
 aba:	9f 67       	ori	r25, 0x7F	; 127
 abc:	80 e8       	ldi	r24, 0x80	; 128
 abe:	70 e0       	ldi	r23, 0x00	; 0
 ac0:	60 e0       	ldi	r22, 0x00	; 0
 ac2:	08 95       	ret

00000ac4 <__fp_nan>:
 ac4:	9f ef       	ldi	r25, 0xFF	; 255
 ac6:	80 ec       	ldi	r24, 0xC0	; 192
 ac8:	08 95       	ret

00000aca <__fp_pscA>:
 aca:	00 24       	eor	r0, r0
 acc:	0a 94       	dec	r0
 ace:	16 16       	cp	r1, r22
 ad0:	17 06       	cpc	r1, r23
 ad2:	18 06       	cpc	r1, r24
 ad4:	09 06       	cpc	r0, r25
 ad6:	08 95       	ret

00000ad8 <__fp_pscB>:
 ad8:	00 24       	eor	r0, r0
 ada:	0a 94       	dec	r0
 adc:	12 16       	cp	r1, r18
 ade:	13 06       	cpc	r1, r19
 ae0:	14 06       	cpc	r1, r20
 ae2:	05 06       	cpc	r0, r21
 ae4:	08 95       	ret

00000ae6 <__fp_round>:
 ae6:	09 2e       	mov	r0, r25
 ae8:	03 94       	inc	r0
 aea:	00 0c       	add	r0, r0
 aec:	11 f4       	brne	.+4      	; 0xaf2 <__fp_round+0xc>
 aee:	88 23       	and	r24, r24
 af0:	52 f0       	brmi	.+20     	; 0xb06 <__fp_round+0x20>
 af2:	bb 0f       	add	r27, r27
 af4:	40 f4       	brcc	.+16     	; 0xb06 <__fp_round+0x20>
 af6:	bf 2b       	or	r27, r31
 af8:	11 f4       	brne	.+4      	; 0xafe <__fp_round+0x18>
 afa:	60 ff       	sbrs	r22, 0
 afc:	04 c0       	rjmp	.+8      	; 0xb06 <__fp_round+0x20>
 afe:	6f 5f       	subi	r22, 0xFF	; 255
 b00:	7f 4f       	sbci	r23, 0xFF	; 255
 b02:	8f 4f       	sbci	r24, 0xFF	; 255
 b04:	9f 4f       	sbci	r25, 0xFF	; 255
 b06:	08 95       	ret

00000b08 <__fp_split3>:
 b08:	57 fd       	sbrc	r21, 7
 b0a:	90 58       	subi	r25, 0x80	; 128
 b0c:	44 0f       	add	r20, r20
 b0e:	55 1f       	adc	r21, r21
 b10:	59 f0       	breq	.+22     	; 0xb28 <__fp_splitA+0x10>
 b12:	5f 3f       	cpi	r21, 0xFF	; 255
 b14:	71 f0       	breq	.+28     	; 0xb32 <__fp_splitA+0x1a>
 b16:	47 95       	ror	r20

00000b18 <__fp_splitA>:
 b18:	88 0f       	add	r24, r24
 b1a:	97 fb       	bst	r25, 7
 b1c:	99 1f       	adc	r25, r25
 b1e:	61 f0       	breq	.+24     	; 0xb38 <__fp_splitA+0x20>
 b20:	9f 3f       	cpi	r25, 0xFF	; 255
 b22:	79 f0       	breq	.+30     	; 0xb42 <__fp_splitA+0x2a>
 b24:	87 95       	ror	r24
 b26:	08 95       	ret
 b28:	12 16       	cp	r1, r18
 b2a:	13 06       	cpc	r1, r19
 b2c:	14 06       	cpc	r1, r20
 b2e:	55 1f       	adc	r21, r21
 b30:	f2 cf       	rjmp	.-28     	; 0xb16 <__fp_split3+0xe>
 b32:	46 95       	lsr	r20
 b34:	f1 df       	rcall	.-30     	; 0xb18 <__fp_splitA>
 b36:	08 c0       	rjmp	.+16     	; 0xb48 <__fp_splitA+0x30>
 b38:	16 16       	cp	r1, r22
 b3a:	17 06       	cpc	r1, r23
 b3c:	18 06       	cpc	r1, r24
 b3e:	99 1f       	adc	r25, r25
 b40:	f1 cf       	rjmp	.-30     	; 0xb24 <__fp_splitA+0xc>
 b42:	86 95       	lsr	r24
 b44:	71 05       	cpc	r23, r1
 b46:	61 05       	cpc	r22, r1
 b48:	08 94       	sec
 b4a:	08 95       	ret

00000b4c <__fp_zero>:
 b4c:	e8 94       	clt

00000b4e <__fp_szero>:
 b4e:	bb 27       	eor	r27, r27
 b50:	66 27       	eor	r22, r22
 b52:	77 27       	eor	r23, r23
 b54:	cb 01       	movw	r24, r22
 b56:	97 f9       	bld	r25, 7
 b58:	08 95       	ret

00000b5a <__gesf2>:
 b5a:	8a df       	rcall	.-236    	; 0xa70 <__fp_cmp>
 b5c:	08 f4       	brcc	.+2      	; 0xb60 <__gesf2+0x6>
 b5e:	8f ef       	ldi	r24, 0xFF	; 255
 b60:	08 95       	ret

00000b62 <__mulsf3>:
 b62:	0b d0       	rcall	.+22     	; 0xb7a <__mulsf3x>
 b64:	c0 cf       	rjmp	.-128    	; 0xae6 <__fp_round>
 b66:	b1 df       	rcall	.-158    	; 0xaca <__fp_pscA>
 b68:	28 f0       	brcs	.+10     	; 0xb74 <__mulsf3+0x12>
 b6a:	b6 df       	rcall	.-148    	; 0xad8 <__fp_pscB>
 b6c:	18 f0       	brcs	.+6      	; 0xb74 <__mulsf3+0x12>
 b6e:	95 23       	and	r25, r21
 b70:	09 f0       	breq	.+2      	; 0xb74 <__mulsf3+0x12>
 b72:	a2 cf       	rjmp	.-188    	; 0xab8 <__fp_inf>
 b74:	a7 cf       	rjmp	.-178    	; 0xac4 <__fp_nan>
 b76:	11 24       	eor	r1, r1
 b78:	ea cf       	rjmp	.-44     	; 0xb4e <__fp_szero>

00000b7a <__mulsf3x>:
 b7a:	c6 df       	rcall	.-116    	; 0xb08 <__fp_split3>
 b7c:	a0 f3       	brcs	.-24     	; 0xb66 <__mulsf3+0x4>

00000b7e <__mulsf3_pse>:
 b7e:	95 9f       	mul	r25, r21
 b80:	d1 f3       	breq	.-12     	; 0xb76 <__mulsf3+0x14>
 b82:	95 0f       	add	r25, r21
 b84:	50 e0       	ldi	r21, 0x00	; 0
 b86:	55 1f       	adc	r21, r21
 b88:	62 9f       	mul	r22, r18
 b8a:	f0 01       	movw	r30, r0
 b8c:	72 9f       	mul	r23, r18
 b8e:	bb 27       	eor	r27, r27
 b90:	f0 0d       	add	r31, r0
 b92:	b1 1d       	adc	r27, r1
 b94:	63 9f       	mul	r22, r19
 b96:	aa 27       	eor	r26, r26
 b98:	f0 0d       	add	r31, r0
 b9a:	b1 1d       	adc	r27, r1
 b9c:	aa 1f       	adc	r26, r26
 b9e:	64 9f       	mul	r22, r20
 ba0:	66 27       	eor	r22, r22
 ba2:	b0 0d       	add	r27, r0
 ba4:	a1 1d       	adc	r26, r1
 ba6:	66 1f       	adc	r22, r22
 ba8:	82 9f       	mul	r24, r18
 baa:	22 27       	eor	r18, r18
 bac:	b0 0d       	add	r27, r0
 bae:	a1 1d       	adc	r26, r1
 bb0:	62 1f       	adc	r22, r18
 bb2:	73 9f       	mul	r23, r19
 bb4:	b0 0d       	add	r27, r0
 bb6:	a1 1d       	adc	r26, r1
 bb8:	62 1f       	adc	r22, r18
 bba:	83 9f       	mul	r24, r19
 bbc:	a0 0d       	add	r26, r0
 bbe:	61 1d       	adc	r22, r1
 bc0:	22 1f       	adc	r18, r18
 bc2:	74 9f       	mul	r23, r20
 bc4:	33 27       	eor	r19, r19
 bc6:	a0 0d       	add	r26, r0
 bc8:	61 1d       	adc	r22, r1
 bca:	23 1f       	adc	r18, r19
 bcc:	84 9f       	mul	r24, r20
 bce:	60 0d       	add	r22, r0
 bd0:	21 1d       	adc	r18, r1
 bd2:	82 2f       	mov	r24, r18
 bd4:	76 2f       	mov	r23, r22
 bd6:	6a 2f       	mov	r22, r26
 bd8:	11 24       	eor	r1, r1
 bda:	9f 57       	subi	r25, 0x7F	; 127
 bdc:	50 40       	sbci	r21, 0x00	; 0
 bde:	8a f0       	brmi	.+34     	; 0xc02 <__mulsf3_pse+0x84>
 be0:	e1 f0       	breq	.+56     	; 0xc1a <__mulsf3_pse+0x9c>
 be2:	88 23       	and	r24, r24
 be4:	4a f0       	brmi	.+18     	; 0xbf8 <__mulsf3_pse+0x7a>
 be6:	ee 0f       	add	r30, r30
 be8:	ff 1f       	adc	r31, r31
 bea:	bb 1f       	adc	r27, r27
 bec:	66 1f       	adc	r22, r22
 bee:	77 1f       	adc	r23, r23
 bf0:	88 1f       	adc	r24, r24
 bf2:	91 50       	subi	r25, 0x01	; 1
 bf4:	50 40       	sbci	r21, 0x00	; 0
 bf6:	a9 f7       	brne	.-22     	; 0xbe2 <__mulsf3_pse+0x64>
 bf8:	9e 3f       	cpi	r25, 0xFE	; 254
 bfa:	51 05       	cpc	r21, r1
 bfc:	70 f0       	brcs	.+28     	; 0xc1a <__mulsf3_pse+0x9c>
 bfe:	5c cf       	rjmp	.-328    	; 0xab8 <__fp_inf>
 c00:	a6 cf       	rjmp	.-180    	; 0xb4e <__fp_szero>
 c02:	5f 3f       	cpi	r21, 0xFF	; 255
 c04:	ec f3       	brlt	.-6      	; 0xc00 <__mulsf3_pse+0x82>
 c06:	98 3e       	cpi	r25, 0xE8	; 232
 c08:	dc f3       	brlt	.-10     	; 0xc00 <__mulsf3_pse+0x82>
 c0a:	86 95       	lsr	r24
 c0c:	77 95       	ror	r23
 c0e:	67 95       	ror	r22
 c10:	b7 95       	ror	r27
 c12:	f7 95       	ror	r31
 c14:	e7 95       	ror	r30
 c16:	9f 5f       	subi	r25, 0xFF	; 255
 c18:	c1 f7       	brne	.-16     	; 0xc0a <__mulsf3_pse+0x8c>
 c1a:	fe 2b       	or	r31, r30
 c1c:	88 0f       	add	r24, r24
 c1e:	91 1d       	adc	r25, r1
 c20:	96 95       	lsr	r25
 c22:	87 95       	ror	r24
 c24:	97 f9       	bld	r25, 7
 c26:	08 95       	ret

00000c28 <__udivmodsi4>:
 c28:	a1 e2       	ldi	r26, 0x21	; 33
 c2a:	1a 2e       	mov	r1, r26
 c2c:	aa 1b       	sub	r26, r26
 c2e:	bb 1b       	sub	r27, r27
 c30:	fd 01       	movw	r30, r26
 c32:	0d c0       	rjmp	.+26     	; 0xc4e <__udivmodsi4_ep>

00000c34 <__udivmodsi4_loop>:
 c34:	aa 1f       	adc	r26, r26
 c36:	bb 1f       	adc	r27, r27
 c38:	ee 1f       	adc	r30, r30
 c3a:	ff 1f       	adc	r31, r31
 c3c:	a2 17       	cp	r26, r18
 c3e:	b3 07       	cpc	r27, r19
 c40:	e4 07       	cpc	r30, r20
 c42:	f5 07       	cpc	r31, r21
 c44:	20 f0       	brcs	.+8      	; 0xc4e <__udivmodsi4_ep>
 c46:	a2 1b       	sub	r26, r18
 c48:	b3 0b       	sbc	r27, r19
 c4a:	e4 0b       	sbc	r30, r20
 c4c:	f5 0b       	sbc	r31, r21

00000c4e <__udivmodsi4_ep>:
 c4e:	66 1f       	adc	r22, r22
 c50:	77 1f       	adc	r23, r23
 c52:	88 1f       	adc	r24, r24
 c54:	99 1f       	adc	r25, r25
 c56:	1a 94       	dec	r1
 c58:	69 f7       	brne	.-38     	; 0xc34 <__udivmodsi4_loop>
 c5a:	60 95       	com	r22
 c5c:	70 95       	com	r23
 c5e:	80 95       	com	r24
 c60:	90 95       	com	r25
 c62:	9b 01       	movw	r18, r22
 c64:	ac 01       	movw	r20, r24
 c66:	bd 01       	movw	r22, r26
 c68:	cf 01       	movw	r24, r30
 c6a:	08 95       	ret

00000c6c <__umulhisi3>:
 c6c:	a2 9f       	mul	r26, r18
 c6e:	b0 01       	movw	r22, r0
 c70:	b3 9f       	mul	r27, r19
 c72:	c0 01       	movw	r24, r0
 c74:	a3 9f       	mul	r26, r19
 c76:	70 0d       	add	r23, r0
 c78:	81 1d       	adc	r24, r1
 c7a:	11 24       	eor	r1, r1
 c7c:	91 1d       	adc	r25, r1
 c7e:	b2 9f       	mul	r27, r18
 c80:	70 0d       	add	r23, r0
 c82:	81 1d       	adc	r24, r1
 c84:	11 24       	eor	r1, r1
 c86:	91 1d       	adc	r25, r1
 c88:	08 95       	ret

00000c8a <_exit>:
 c8a:	f8 94       	cli

00000c8c <__stop_program>:
 c8c:	ff cf       	rjmp	.-2      	; 0xc8c <__stop_program>
