// Seed: 3606052333
module module_0;
  assign id_1 = id_1;
  always_comb id_1 <= (1);
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input tri id_2,
    input uwire id_3,
    output tri0 id_4,
    output wire id_5,
    input logic id_6,
    input tri1 id_7,
    input wand id_8,
    output uwire id_9,
    output uwire id_10,
    input wire id_11,
    output wand id_12,
    output tri id_13
    , id_17,
    input uwire id_14,
    output logic id_15
);
  assign id_5  = 1;
  assign id_12 = id_7;
  final begin : LABEL_0
    #1 id_15 <= id_6;
  end
  module_0 modCall_1 ();
  wire id_18;
endmodule
