
# config :  # default
#     clock  : clk
#     reset_name : rst
#     reset_edge : True  # for posedge
#     reset_mode : True  # for sync.
#     enable     : ""    # No enable input
#     state_name : state
#     next_name  : next_st

param :
    P : 8

input :
    i : 1   # width


output :
    y :
        -   1           # width
        #-   wire        # trig(default)/hold/wire
        -   S2 : 1      # State assignment
        -   S4 : 0


var :  # internal variable
    x :     # trig is default
        -   P
        #-   wire
        -   S2+S3 : 2   # S4 -> S3, Jump assignment
        -   S4++  : x + 1   # S4 -> S4, Jump assignment

    f : [1,  wire, ~i]


fsm :
    S0 : {S1 : f}

    S1 : # Order is priority if multi-condition
        S2 : i==1'b1    # Jump condition
        S3 : i==1'b0

    S2 : # Unconditional must be at the end
        S3 : i==1'b1
        S4 : +      # Unconditional jump

    S3 :  S4        # Unconditional jump

    S4 :
        S0 : x >= 7

