// Seed: 3219908244
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wor   id_3
);
  assign id_0 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    input  uwire id_7
);
  wire id_9;
  wire id_10;
  module_0(
      id_1, id_5, id_4, id_6
  );
  wire id_11;
  wire id_12;
  wire id_13;
  wor  id_14 = id_6;
endmodule
