
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v
# synth_design -part xc7z020clg484-3 -top sv_chip0_hierarchy_no_mem -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top sv_chip0_hierarchy_no_mem -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 273559 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1502.266 ; gain = 55.895 ; free physical = 247087 ; free virtual = 315625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sv_chip0_hierarchy_no_mem' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:9]
INFO: [Synth 8-6157] synthesizing module 'scaler' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1395]
INFO: [Synth 8-6157] synthesizing module 'scl_v_fltr' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1471]
INFO: [Synth 8-6157] synthesizing module 'my_fifo_496' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3735]
INFO: [Synth 8-6155] done synthesizing module 'my_fifo_496' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3735]
INFO: [Synth 8-6155] done synthesizing module 'scl_v_fltr' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1471]
INFO: [Synth 8-6157] synthesizing module 'scl_h_fltr' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1555]
INFO: [Synth 8-6157] synthesizing module 'sh_reg_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1655]
INFO: [Synth 8-6155] done synthesizing module 'sh_reg_1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1655]
INFO: [Synth 8-6155] done synthesizing module 'scl_h_fltr' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1555]
INFO: [Synth 8-6155] done synthesizing module 'scaler' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1395]
INFO: [Synth 8-6157] synthesizing module 'v_fltr_496' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1212]
INFO: [Synth 8-6155] done synthesizing module 'v_fltr_496' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1212]
INFO: [Synth 8-6157] synthesizing module 'v_fltr_316' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1258]
INFO: [Synth 8-6157] synthesizing module 'my_fifo_316' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3760]
INFO: [Synth 8-6155] done synthesizing module 'my_fifo_316' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3760]
INFO: [Synth 8-6155] done synthesizing module 'v_fltr_316' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1258]
INFO: [Synth 8-6157] synthesizing module 'port_bus_1to0_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3374]
INFO: [Synth 8-6155] done synthesizing module 'port_bus_1to0_1' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3374]
INFO: [Synth 8-6157] synthesizing module 'lp_fltr' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'lp_fltr' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3336]
INFO: [Synth 8-6157] synthesizing module 'lp_fltr_v1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1281]
INFO: [Synth 8-6157] synthesizing module 'my_fifo_359' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3882]
INFO: [Synth 8-6155] done synthesizing module 'my_fifo_359' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3882]
INFO: [Synth 8-6155] done synthesizing module 'lp_fltr_v1' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1281]
INFO: [Synth 8-6157] synthesizing module 'lp_fltr_v2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1321]
INFO: [Synth 8-6157] synthesizing module 'my_fifo_179' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3858]
INFO: [Synth 8-6155] done synthesizing module 'my_fifo_179' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3858]
INFO: [Synth 8-6155] done synthesizing module 'lp_fltr_v2' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1321]
INFO: [Synth 8-6157] synthesizing module 'lp_fltr_v4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1359]
INFO: [Synth 8-6157] synthesizing module 'my_fifo_89' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3834]
INFO: [Synth 8-6155] done synthesizing module 'my_fifo_89' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3834]
INFO: [Synth 8-6155] done synthesizing module 'lp_fltr_v4' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1359]
INFO: [Synth 8-6157] synthesizing module 'wrapper_qs_intr_5_20' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1943]
INFO: [Synth 8-6157] synthesizing module 'quadintr_5_20' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2546]
INFO: [Synth 8-4471] merging register 'tmp_19_reg[7:0]' into 'tmp_33_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2883]
INFO: [Synth 8-4471] merging register 'tmp_1_1019_reg[8:0]' into 'tmp_3_1013_reg[8:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2960]
INFO: [Synth 8-4471] merging register 'tmp_29_reg[7:0]' into 'tmp_27_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2885]
INFO: [Synth 8-4471] merging register 'tmp_2_1019_reg[8:0]' into 'tmp_2_1017_reg[8:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2962]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2883]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2885]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_1019_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2960]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_1019_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2962]
INFO: [Synth 8-6155] done synthesizing module 'quadintr_5_20' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2546]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_qs_intr_5_20' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1943]
INFO: [Synth 8-6157] synthesizing module 'wrapper_qs_intr_10_20' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1671]
INFO: [Synth 8-6157] synthesizing module 'quadintr_10_20' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2200]
INFO: [Synth 8-4471] merging register 'tmp_119_reg[7:0]' into 'tmp_313_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2530]
INFO: [Synth 8-4471] merging register 'tmp_219_reg[7:0]' into 'tmp_217_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2532]
WARNING: [Synth 8-6014] Unused sequential element tmp_119_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2530]
WARNING: [Synth 8-6014] Unused sequential element tmp_219_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2532]
INFO: [Synth 8-6155] done synthesizing module 'quadintr_10_20' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2200]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_qs_intr_10_20' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1671]
INFO: [Synth 8-6157] synthesizing module 'my_fifo_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3809]
INFO: [Synth 8-6155] done synthesizing module 'my_fifo_1' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3809]
INFO: [Synth 8-6157] synthesizing module 'my_fifo_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3784]
INFO: [Synth 8-6155] done synthesizing module 'my_fifo_2' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3784]
INFO: [Synth 8-6157] synthesizing module 'combine_res' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1176]
INFO: [Synth 8-6155] done synthesizing module 'combine_res' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1176]
INFO: [Synth 8-6157] synthesizing module 'find_max' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2978]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3101]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3102]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3103]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3104]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp4_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3105]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp5_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3106]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp6_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3107]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp7_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3108]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp8_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3109]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp9_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3110]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp10_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3111]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp11_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3112]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp12_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3113]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp13_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3114]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp14_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3115]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp15_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3116]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp16_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3117]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp17_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3118]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp18_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3119]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp19_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3120]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp20_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3121]
INFO: [Synth 8-6155] done synthesizing module 'find_max' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:2978]
WARNING: [Synth 8-6014] Unused sequential element vidin_new_data_scld_2_2to3_left_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:785]
WARNING: [Synth 8-6014] Unused sequential element vidin_new_data_scld_4_2to3_left_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:786]
WARNING: [Synth 8-6014] Unused sequential element tm3_sram_adsp_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:880]
WARNING: [Synth 8-3936] Found unconnected internal register 'vidin_addr_reg_2to3_reg_reg' and it is trimmed from '19' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:796]
INFO: [Synth 8-6155] done synthesizing module 'sv_chip0_hierarchy_no_mem' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:9]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[18]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[17]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[16]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[15]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[14]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[13]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[12]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[11]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[10]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[9]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[8]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[7]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[6]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[5]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[4]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[3]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[2]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[1]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[0]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[18]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[17]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[16]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[15]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[14]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[13]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[12]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[11]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[10]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[9]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[8]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[7]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[6]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[5]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[4]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[3]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[2]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[1]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1560.031 ; gain = 113.660 ; free physical = 246908 ; free virtual = 315445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1560.031 ; gain = 113.660 ; free physical = 246908 ; free virtual = 315446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.027 ; gain = 121.656 ; free physical = 246911 ; free virtual = 315449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "vidin_addr_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vidin_new_data_scld_1_1to0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dout_1_reg[7:0]' into 'din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1309]
INFO: [Synth 8-4471] merging register 'dout_1_reg[7:0]' into 'din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1351]
INFO: [Synth 8-4471] merging register 'dout_1_reg[7:0]' into 'din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1387]
INFO: [Synth 8-4471] merging register 'tm3_vidout_blue_reg[9:0]' into 'tm3_vidout_green_reg[9:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:891]
INFO: [Synth 8-5546] ROM "vert" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1612.082 ; gain = 165.711 ; free physical = 246595 ; free virtual = 315135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 42    
	   2 Input     10 Bit       Adders := 166   
	   2 Input      9 Bit       Adders := 100   
	   3 Input      9 Bit       Adders := 50    
	   2 Input      8 Bit       Adders := 56    
+---Registers : 
	               64 Bit    Registers := 5     
	               56 Bit    Registers := 3     
	               19 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 172   
	               12 Bit    Registers := 20    
	               11 Bit    Registers := 86    
	               10 Bit    Registers := 210   
	                9 Bit    Registers := 354   
	                8 Bit    Registers := 1175  
	                5 Bit    Registers := 24    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	  16 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 1     
	  16 Input     56 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 20    
	   2 Input     10 Bit        Muxes := 16    
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sv_chip0_hierarchy_no_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	               56 Bit    Registers := 3     
	               19 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	  16 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 1     
	  16 Input     56 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 16    
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module my_fifo_496 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module scl_v_fltr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 10    
Module sh_reg_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module scl_h_fltr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 13    
Module scaler 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_fifo_316 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module port_bus_1to0_1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
	                8 Bit    Registers := 82    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 7     
Module lp_fltr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 6     
Module my_fifo_359 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module lp_fltr_v1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
Module my_fifo_179 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module lp_fltr_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
Module my_fifo_89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module lp_fltr_v4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
Module quadintr_5_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 34    
	   3 Input      9 Bit       Adders := 15    
	   2 Input      8 Bit       Adders := 9     
+---Registers : 
	                9 Bit    Registers := 78    
	                8 Bit    Registers := 37    
Module wrapper_qs_intr_5_20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 42    
Module quadintr_10_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 10    
	   3 Input      9 Bit       Adders := 10    
	   2 Input      8 Bit       Adders := 19    
+---Registers : 
	                9 Bit    Registers := 30    
	                8 Bit    Registers := 61    
Module wrapper_qs_intr_10_20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 42    
Module my_fifo_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module my_fifo_2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
Module combine_res 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 3     
Module find_max 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 23    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 24    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 20    
	   2 Input      5 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'scl_v_fltr_inst/ints_fifo_gen_1/buff1_reg[7:0]' into 'scl_v_fltr_inst/buff_out_reg1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3752]
INFO: [Synth 8-4471] merging register 'scl_v_fltr_inst/ints_fifo_gen_2/buff1_reg[7:0]' into 'scl_v_fltr_inst/buff_out_reg2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3752]
INFO: [Synth 8-4471] merging register 'scl_v_fltr_inst/ints_fifo_gen_3/buff1_reg[7:0]' into 'scl_v_fltr_inst/buff_out_reg3_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3752]
INFO: [Synth 8-4471] merging register 'scl_v_fltr_inst/buff_out_reg6_reg[7:0]' into 'scl_v_fltr_inst/ints_fifo_gen_6/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1535]
INFO: [Synth 8-4471] merging register 'scl_v_fltr_inst/buff_out_reg4_reg[7:0]' into 'scl_v_fltr_inst/ints_fifo_gen_4/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1533]
INFO: [Synth 8-4471] merging register 'scl_v_fltr_inst/ints_fifo_gen_5/buff1_reg[7:0]' into 'scl_v_fltr_inst/buff_out_reg5_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3752]
INFO: [Synth 8-4471] merging register 'scl_h_fltr_inst/buff_out_reg_22_reg[7:0]' into 'scl_h_fltr_inst/ints_sh_reg_2_2/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1630]
INFO: [Synth 8-4471] merging register 'scl_h_fltr_inst/buff_out_reg_21_reg[7:0]' into 'scl_h_fltr_inst/ints_sh_reg_2_1/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1629]
INFO: [Synth 8-4471] merging register 'scl_h_fltr_inst/buff_out_reg_46_reg[7:0]' into 'scl_h_fltr_inst/ints_sh_reg_4_6/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1627]
INFO: [Synth 8-4471] merging register 'scl_h_fltr_inst/buff_out_reg_42_reg[7:0]' into 'scl_h_fltr_inst/ints_sh_reg_4_2/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1623]
INFO: [Synth 8-4471] merging register 'scl_h_fltr_inst/buff_out_reg_41_reg[7:0]' into 'scl_h_fltr_inst/ints_sh_reg_4_1/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1622]
INFO: [Synth 8-4471] merging register 'scl_h_fltr_inst/buff_out_reg_44_reg[7:0]' into 'scl_h_fltr_inst/ints_sh_reg_4_4/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1625]
INFO: [Synth 8-4471] merging register 'scl_h_fltr_inst/buff_out_reg_45_reg[7:0]' into 'scl_h_fltr_inst/ints_sh_reg_4_5/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1626]
INFO: [Synth 8-4471] merging register 'scl_h_fltr_inst/buff_out_reg_43_reg[7:0]' into 'scl_h_fltr_inst/ints_sh_reg_4_3/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1624]
INFO: [Synth 8-4471] merging register 'scl_v_fltr_inst/ints_fifo_gen_1/buff2_reg[7:0]' into 'scl_v_fltr_inst/d_out_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3753]
INFO: [Synth 8-4471] merging register 'scl_h_fltr_inst/d_out_1_reg[7:0]' into 'scl_v_fltr_inst/ints_fifo_gen_1/dout_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1632]
INFO: [Synth 8-4471] merging register 'vidin_gray_scld_1_reg[7:0]' into 'scl_v_fltr_inst/buff_out_reg2_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1439]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_0/din_1_reg_reg[7:0]' into 'inst_fir_v1_0/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_0/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_0/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_1/din_1_reg_reg[7:0]' into 'inst_fir_v1_1/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_1/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_1/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_2/din_1_reg_reg[7:0]' into 'inst_fir_v1_2/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_2/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_2/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_3/din_1_reg_reg[7:0]' into 'inst_fir_v1_3/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_3/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_3/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_4/din_1_reg_reg[7:0]' into 'inst_fir_v1_4/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_4/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_4/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_5/din_1_reg_reg[7:0]' into 'inst_fir_v1_5/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_5/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_5/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_6/din_1_reg_reg[7:0]' into 'inst_fir_v1_6/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_6/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_6/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_7/din_1_reg_reg[7:0]' into 'inst_fir_v1_7/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_7/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_7/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_8/din_1_reg_reg[7:0]' into 'inst_fir_v1_8/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_8/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_8/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_9/din_1_reg_reg[7:0]' into 'inst_fir_v1_9/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_9/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_9/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_10/din_1_reg_reg[7:0]' into 'inst_fir_v1_10/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_10/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_10/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_11/din_1_reg_reg[7:0]' into 'inst_fir_v1_11/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_11/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_11/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_12/din_1_reg_reg[7:0]' into 'inst_fir_v1_12/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_12/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_12/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_13/din_1_reg_reg[7:0]' into 'inst_fir_v1_13/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_13/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_13/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_14/din_1_reg_reg[7:0]' into 'inst_fir_v1_14/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_14/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_14/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_15/din_1_reg_reg[7:0]' into 'inst_fir_v1_15/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_15/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_15/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_16/din_1_reg_reg[7:0]' into 'inst_fir_v1_16/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_16/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_16/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_17/din_1_reg_reg[7:0]' into 'inst_fir_v1_17/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_17/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_17/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_18/din_1_reg_reg[7:0]' into 'inst_fir_v1_18/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_18/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_18/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_19/din_1_reg_reg[7:0]' into 'inst_fir_v1_19/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_19/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_19/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_20/din_1_reg_reg[7:0]' into 'inst_fir_v1_20/ints_fifo_1/buff1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:1306]
INFO: [Synth 8-4471] merging register 'inst_fir_v1_20/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v1_20/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3899]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_0/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v2_0/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_0/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v2_0/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_1/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v2_1/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_1/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v2_1/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_2/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v2_2/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_2/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v2_2/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_3/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v2_3/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_3/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v2_3/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_4/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v2_4/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_4/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v2_4/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_5/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v2_5/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_5/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v2_5/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_6/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v2_6/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_6/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v2_6/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_7/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v2_7/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_7/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v2_7/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_8/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v2_8/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_8/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v2_8/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_9/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v2_9/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_9/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v2_9/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_10/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v2_10/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v2_10/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v2_10/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3874]
INFO: [Synth 8-4471] merging register 'inst_fir_v4_0/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v4_0/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3850]
INFO: [Synth 8-4471] merging register 'inst_fir_v4_0/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v4_0/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3850]
INFO: [Synth 8-4471] merging register 'inst_fir_v4_1/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v4_1/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3850]
INFO: [Synth 8-4471] merging register 'inst_fir_v4_1/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v4_1/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3850]
INFO: [Synth 8-4471] merging register 'inst_fir_v4_2/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v4_2/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3850]
INFO: [Synth 8-4471] merging register 'inst_fir_v4_2/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v4_2/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3850]
INFO: [Synth 8-4471] merging register 'inst_fir_v4_3/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v4_3/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3850]
INFO: [Synth 8-4471] merging register 'inst_fir_v4_3/ints_fifo_2/buff1_reg[7:0]' into 'inst_fir_v4_3/din_2_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3850]
INFO: [Synth 8-4471] merging register 'inst_fir_v4_4/ints_fifo_1/buff1_reg[7:0]' into 'inst_fir_v4_4/din_1_reg_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v:3850]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "vert" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design sv_chip0_hierarchy_no_mem has port depth_out[15] driven by constant 0
WARNING: [Synth 8-3917] design sv_chip0_hierarchy_no_mem has port depth_out[14] driven by constant 0
WARNING: [Synth 8-3917] design sv_chip0_hierarchy_no_mem has port depth_out[13] driven by constant 0
WARNING: [Synth 8-3917] design sv_chip0_hierarchy_no_mem has port depth_out[12] driven by constant 0
WARNING: [Synth 8-3917] design sv_chip0_hierarchy_no_mem has port depth_out[11] driven by constant 0
WARNING: [Synth 8-3917] design sv_chip0_hierarchy_no_mem has port depth_out[10] driven by constant 0
WARNING: [Synth 8-3917] design sv_chip0_hierarchy_no_mem has port depth_out[9] driven by constant 0
WARNING: [Synth 8-3917] design sv_chip0_hierarchy_no_mem has port depth_out[8] driven by constant 0
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[18]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[17]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[16]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[15]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[14]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[13]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[12]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[11]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[10]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[9]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[8]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[7]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[6]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[5]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[4]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[3]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[2]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[1]
WARNING: [Synth 8-3331] design wrapper_qs_intr_10_20 has unconnected port addrin[0]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[18]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[17]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[16]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[15]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[14]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[13]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[12]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[11]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[10]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[9]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[8]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[7]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[6]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[5]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[4]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[3]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[2]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[1]
WARNING: [Synth 8-3331] design wrapper_qs_intr_5_20 has unconnected port addrin[0]
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_16/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_16/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_17/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_17/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_18/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_18/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_19/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_19/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_20/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_20/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_1/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_1/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_2/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_2/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_3/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_3/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_5/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_5/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_6/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_6/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_7/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_7/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_8/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_8/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_9/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_9/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_10/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_10/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_11/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_11/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_12/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_12/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_13/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_13/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_14/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_14/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v1_15/add_tmp_1_reg[8]' (FD) to 'inst_fir_v1_15/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'scaler:/scl_v_fltr_inst/add_4_tmp_5_reg[0]' (FDR) to 'scaler:/scl_h_fltr_inst/add_4_tmp_5_reg[11]'
INFO: [Synth 8-3886] merging instance 'scaler:/scl_v_fltr_inst/add_4_tmp_5_reg[1]' (FDR) to 'scaler:/scl_h_fltr_inst/add_4_tmp_5_reg[11]'
INFO: [Synth 8-3886] merging instance 'scaler:/scl_v_fltr_inst/add_4_tmp_5_reg[10]' (FDR) to 'scaler:/scl_h_fltr_inst/add_4_tmp_5_reg[11]'
INFO: [Synth 8-3886] merging instance 'scaler:/scl_v_fltr_inst/add_4_tmp_5_reg[11]' (FDR) to 'scaler:/scl_h_fltr_inst/add_4_tmp_5_reg[11]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_317_reg[0]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr20_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_315_reg[0]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr18_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_313_reg[0]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr16_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_311_reg[0]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr14_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_39_reg[0]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr12_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_37_reg[0]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr10_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_35_reg[0]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr8_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_33_reg[0]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr6_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_31_reg[0]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr4_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lp_fltr:/\sum_tmp_2_reg[0] )
INFO: [Synth 8-3886] merging instance 'lp_fltr:/sum_tmp_2_reg[8]' (FD) to 'lp_fltr:/sum_tmp_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_317_reg[1]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr20_reg[4]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_317_reg[2]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr20_reg[5]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_317_reg[3]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr20_reg[6]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_317_reg[4]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr20_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_317_reg[5]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr20_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_317_reg[6]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr20_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_317_reg[7]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr20_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_315_reg[1]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr18_reg[4]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_315_reg[2]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr18_reg[5]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_315_reg[3]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr18_reg[6]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_315_reg[4]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr18_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_315_reg[5]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr18_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_315_reg[6]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr18_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_315_reg[7]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr18_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_313_reg[1]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr16_reg[4]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_313_reg[2]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr16_reg[5]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_313_reg[3]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr16_reg[6]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_313_reg[4]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr16_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_313_reg[5]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr16_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_313_reg[6]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr16_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_313_reg[7]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr16_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_311_reg[1]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr14_reg[4]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_311_reg[2]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr14_reg[5]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_311_reg[3]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr14_reg[6]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_311_reg[4]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr14_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_311_reg[5]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr14_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_311_reg[6]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr14_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_311_reg[7]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr14_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_39_reg[1]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr12_reg[4]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_39_reg[2]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr12_reg[5]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_39_reg[3]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr12_reg[6]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_39_reg[4]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr12_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_39_reg[5]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr12_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_39_reg[6]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr12_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_39_reg[7]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr12_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_37_reg[1]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr10_reg[4]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_37_reg[2]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr10_reg[5]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_37_reg[3]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr10_reg[6]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_37_reg[4]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr10_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_37_reg[5]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr10_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_37_reg[6]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr10_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_37_reg[7]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr10_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_35_reg[1]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr8_reg[4]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_35_reg[2]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr8_reg[5]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_35_reg[3]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr8_reg[6]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_35_reg[4]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr8_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_35_reg[5]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr8_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_35_reg[6]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr8_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_35_reg[7]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr8_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_33_reg[1]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr6_reg[4]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_33_reg[2]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr6_reg[5]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_33_reg[3]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr6_reg[6]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_33_reg[4]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr6_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_33_reg[5]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr6_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_33_reg[6]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr6_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_33_reg[7]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr6_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_31_reg[1]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr4_reg[4]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_31_reg[2]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr4_reg[5]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_31_reg[3]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr4_reg[6]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_31_reg[4]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr4_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_31_reg[5]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr4_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_31_reg[6]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr4_reg[7]'
INFO: [Synth 8-3886] merging instance 'wrapper_qs_intr_10_20:/my_inst_quadintr/tmp_31_reg[7]' (FD) to 'wrapper_qs_intr_10_20:/my_inst_quadintr/doutr4_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v2_10/add_tmp_1_reg[8]' (FD) to 'inst_fir_v2_10/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v2_9/add_tmp_1_reg[8]' (FD) to 'inst_fir_v2_9/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v2_8/add_tmp_1_reg[8]' (FD) to 'inst_fir_v2_8/add_tmp_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_fir_v2_7/add_tmp_1_reg[8]' (FD) to 'inst_fir_v2_7/add_tmp_1_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (find_max_inst/\indx_1_11_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (find_max_inst/\indx_1_8_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (find_max_inst/\indx_1_10_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (find_max_inst/\indx_1_11_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scaler:/\scl_h_fltr_inst/add_2_tmp_2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vidin_data_reg_scld_4_2to3_right_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vidin_data_reg_scld_4_2to3_right_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vidin_data_reg_scld_4_2to3_right_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (vidin_new_data_scld_1_2to3_left_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vidin_addr_buf_sc_4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vidin_addr_buf_sc_2_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tm3_sram_oe_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tm3_vidout_green_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (find_max_inst/\indx_2_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (find_max_inst/\indx_1_11_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tm3_sram_addr_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (find_max_inst/\indx_3_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (find_max_inst/\indx_3_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (find_max_inst/\indx_4_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (find_max_inst/\indx_3_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (scaler:/\scl_h_fltr_inst/add_4_tmp_3_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1748.410 ; gain = 302.039 ; free physical = 245447 ; free virtual = 313995
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1748.410 ; gain = 302.039 ; free physical = 245282 ; free virtual = 313830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1753.465 ; gain = 307.094 ; free physical = 244904 ; free virtual = 313452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1753.469 ; gain = 307.098 ; free physical = 244881 ; free virtual = 313429
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1753.469 ; gain = 307.098 ; free physical = 244883 ; free virtual = 313431
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1753.469 ; gain = 307.098 ; free physical = 244876 ; free virtual = 313425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1753.469 ; gain = 307.098 ; free physical = 244875 ; free virtual = 313423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1753.469 ; gain = 307.098 ; free physical = 244877 ; free virtual = 313425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1753.469 ; gain = 307.098 ; free physical = 244875 ; free virtual = 313424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sv_chip0_hierarchy_no_mem | scaler_inst_left/scl_v_fltr_inst/buff_out_reg1_reg[7]           | 4      | 8     | NO           | YES                | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_left/scl_v_fltr_inst/buff_out_reg2_reg[7]           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_left/scl_v_fltr_inst/buff_out_reg3_reg[7]           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_left/scl_h_fltr_inst/ints_sh_reg_2_1/dout_1_reg[7]  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_4/buff1_reg[7]   | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_left/scl_v_fltr_inst/buff_out_reg5_reg[7]           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_left/scl_v_fltr_inst/ints_fifo_gen_6/buff1_reg[7]   | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_left/scl_v_fltr_inst/buff_out_reg7_reg[7]           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_left/scl_h_fltr_inst/ints_sh_reg_4_1/dout_1_reg[7]  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_right/scl_v_fltr_inst/buff_out_reg1_reg[7]          | 4      | 8     | NO           | YES                | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_right/scl_v_fltr_inst/buff_out_reg2_reg[7]          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_right/scl_v_fltr_inst/buff_out_reg3_reg[7]          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_right/scl_h_fltr_inst/ints_sh_reg_2_1/dout_1_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_right/scl_v_fltr_inst/ints_fifo_gen_4/buff1_reg[7]  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_right/scl_v_fltr_inst/buff_out_reg5_reg[7]          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_right/scl_v_fltr_inst/ints_fifo_gen_6/buff1_reg[7]  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_right/scl_v_fltr_inst/buff_out_reg7_reg[7]          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | scaler_inst_right/scl_h_fltr_inst/ints_sh_reg_4_1/dout_1_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_5/my_ram0_reg[7]                           | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_5/my_ram0_reg[0]                           | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram0_reg[7]                          | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram1_reg[8]                          | 3      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram2_reg[7]                          | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram3_reg[8]                          | 3      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram4_reg[7]                          | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram5_reg[8]                          | 3      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram6_reg[7]                          | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram7_reg[8]                          | 3      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram8_reg[7]                          | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram9_reg[8]                          | 3      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram10_reg[7]                         | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram11_reg[8]                         | 3      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram12_reg[7]                         | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram13_reg[8]                         | 3      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram14_reg[7]                         | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram15_reg[8]                         | 3      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram16_reg[7]                         | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram17_reg[8]                         | 3      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram18_reg[7]                         | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram19_reg[8]                         | 3      | 9     | NO           | NO                 | NO                | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | wrapper_qs_intr_inst_10/my_ram20_reg[7]                         | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_0/din_2_reg_reg[0]                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_1/din_2_reg_reg[8]                             | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_1/din_1_reg_reg[8]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_2/din_2_reg_reg[8]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_2/din_1_reg_reg[8]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_3/din_2_reg_reg[8]                             | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_3/din_1_reg_reg[8]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_4/din_2_reg_reg[8]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_4/din_1_reg_reg[8]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_5/din_2_reg_reg[8]                             | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_5/din_1_reg_reg[8]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_6/din_2_reg_reg[8]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_6/din_1_reg_reg[8]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_7/din_2_reg_reg[8]                             | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_7/din_1_reg_reg[8]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_8/din_2_reg_reg[8]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_8/din_1_reg_reg[8]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_9/din_2_reg_reg[8]                             | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_9/din_1_reg_reg[8]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_10/din_2_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_10/din_1_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_11/din_2_reg_reg[8]                            | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_11/din_1_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_12/din_2_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_12/din_1_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_13/din_2_reg_reg[8]                            | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_13/din_1_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_14/din_2_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_14/din_1_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_15/din_2_reg_reg[8]                            | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_15/din_1_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_16/din_2_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_16/din_1_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_17/din_2_reg_reg[8]                            | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_17/din_1_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_18/din_2_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_18/din_1_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_19/din_2_reg_reg[8]                            | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_19/din_1_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_20/din_2_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | combine_res_inst_20/din_1_reg_reg[8]                            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | find_max_inst/res_2_6_reg[10]                                   | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|sv_chip0_hierarchy_no_mem | v_d_reg_s1_left_2to0_reg[7]                                     | 37     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|sv_chip0_hierarchy_no_mem | v_d_reg_s2_left_2to0_reg[7]                                     | 13     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | v_d_reg_s1_right_2to0_reg[7]                                    | 37     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|sv_chip0_hierarchy_no_mem | v_d_reg_s2_right_2to0_reg[7]                                    | 13     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | ints_fifo_2_gen_1_0/dout_reg[8]                                 | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_0/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_0/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | ints_fifo_1_gen_1_0/dout_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | vidin_data_reg_scld_4_2to3_right_reg_reg[7]                     | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_0/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_0/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_1/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_1/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_2/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_2/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_3/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_3/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_4/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_4/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_5/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_5/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_6/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_6/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_7/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_7/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_8/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_8/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_9/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_9/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_10/din_2_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v2_10/din_3_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v4_0/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v4_0/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_1/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_1/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_2/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_2/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_3/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_3/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_4/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_4/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_5/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_5/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_6/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_6/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_7/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_7/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_8/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_8/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_9/din_2_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_9/din_3_reg_reg[7]                                  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_10/din_2_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_10/din_3_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_11/din_2_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_11/din_3_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_12/din_2_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_12/din_3_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_13/din_2_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_13/din_3_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_14/din_2_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_14/din_3_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_15/din_2_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_15/din_3_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_16/din_2_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_16/din_3_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_17/din_2_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_17/din_3_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_18/din_2_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_18/din_3_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_19/din_2_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_19/din_3_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_20/din_2_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|sv_chip0_hierarchy_no_mem | inst_fir_v1_20/din_3_reg_reg[7]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+--------------------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   800|
|2     |LUT1    |   176|
|3     |LUT2    |  2321|
|4     |LUT3    |   310|
|5     |LUT4    |   253|
|6     |LUT5    |    32|
|7     |LUT6    |    99|
|8     |MUXF7   |     8|
|9     |SRL16E  |  1236|
|10    |SRLC32E |    32|
|11    |FDRE    |  8049|
|12    |FDSE    |     9|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------+----------------------+------+
|      |Instance                  |Module                |Cells |
+------+--------------------------+----------------------+------+
|1     |top                       |                      | 13325|
|2     |  combine_res_inst_0      |combine_res           |   147|
|3     |  combine_res_inst_1      |combine_res_0         |    75|
|4     |  combine_res_inst_10     |combine_res_1         |    97|
|5     |  combine_res_inst_11     |combine_res_2         |    75|
|6     |  combine_res_inst_12     |combine_res_3         |    97|
|7     |  combine_res_inst_13     |combine_res_4         |    75|
|8     |  combine_res_inst_14     |combine_res_5         |    97|
|9     |  combine_res_inst_15     |combine_res_6         |    75|
|10    |  combine_res_inst_16     |combine_res_7         |    97|
|11    |  combine_res_inst_17     |combine_res_8         |    75|
|12    |  combine_res_inst_18     |combine_res_9         |    97|
|13    |  combine_res_inst_19     |combine_res_10        |    75|
|14    |  combine_res_inst_2      |combine_res_11        |    97|
|15    |  combine_res_inst_20     |combine_res_12        |    62|
|16    |  combine_res_inst_3      |combine_res_13        |    75|
|17    |  combine_res_inst_4      |combine_res_14        |    97|
|18    |  combine_res_inst_5      |combine_res_15        |    75|
|19    |  combine_res_inst_6      |combine_res_16        |    97|
|20    |  combine_res_inst_7      |combine_res_17        |    75|
|21    |  combine_res_inst_8      |combine_res_18        |    97|
|22    |  combine_res_inst_9      |combine_res_19        |    75|
|23    |  find_max_inst           |find_max              |   560|
|24    |  inst_fir_1_0            |lp_fltr               |   101|
|25    |  inst_fir_1_1            |lp_fltr_20            |   101|
|26    |  inst_fir_1_10           |lp_fltr_21            |   101|
|27    |  inst_fir_1_11           |lp_fltr_22            |   101|
|28    |  inst_fir_1_12           |lp_fltr_23            |   101|
|29    |  inst_fir_1_13           |lp_fltr_24            |   101|
|30    |  inst_fir_1_14           |lp_fltr_25            |   101|
|31    |  inst_fir_1_15           |lp_fltr_26            |   101|
|32    |  inst_fir_1_16           |lp_fltr_27            |   101|
|33    |  inst_fir_1_17           |lp_fltr_28            |   101|
|34    |  inst_fir_1_18           |lp_fltr_29            |   101|
|35    |  inst_fir_1_19           |lp_fltr_30            |   101|
|36    |  inst_fir_1_2            |lp_fltr_31            |   101|
|37    |  inst_fir_1_20           |lp_fltr_32            |   101|
|38    |  inst_fir_1_3            |lp_fltr_33            |   101|
|39    |  inst_fir_1_4            |lp_fltr_34            |   101|
|40    |  inst_fir_1_5            |lp_fltr_35            |   101|
|41    |  inst_fir_1_6            |lp_fltr_36            |   101|
|42    |  inst_fir_1_7            |lp_fltr_37            |   101|
|43    |  inst_fir_1_8            |lp_fltr_38            |   101|
|44    |  inst_fir_1_9            |lp_fltr_39            |   101|
|45    |  inst_fir_2_0            |lp_fltr_40            |   101|
|46    |  inst_fir_2_1            |lp_fltr_41            |   101|
|47    |  inst_fir_2_10           |lp_fltr_42            |   101|
|48    |  inst_fir_2_2            |lp_fltr_43            |   101|
|49    |  inst_fir_2_3            |lp_fltr_44            |   101|
|50    |  inst_fir_2_4            |lp_fltr_45            |   101|
|51    |  inst_fir_2_5            |lp_fltr_46            |   101|
|52    |  inst_fir_2_6            |lp_fltr_47            |   101|
|53    |  inst_fir_2_7            |lp_fltr_48            |   101|
|54    |  inst_fir_2_8            |lp_fltr_49            |   101|
|55    |  inst_fir_2_9            |lp_fltr_50            |   101|
|56    |  inst_fir_4_0            |lp_fltr_51            |   101|
|57    |  inst_fir_v1_0           |lp_fltr_v1            |    89|
|58    |    ints_fifo_1           |my_fifo_359_225       |    17|
|59    |    ints_fifo_2           |my_fifo_359_226       |     8|
|60    |  inst_fir_v1_1           |lp_fltr_v1_52         |    89|
|61    |    ints_fifo_1           |my_fifo_359_223       |    17|
|62    |    ints_fifo_2           |my_fifo_359_224       |     8|
|63    |  inst_fir_v1_10          |lp_fltr_v1_53         |    89|
|64    |    ints_fifo_1           |my_fifo_359_221       |    17|
|65    |    ints_fifo_2           |my_fifo_359_222       |     8|
|66    |  inst_fir_v1_11          |lp_fltr_v1_54         |    89|
|67    |    ints_fifo_1           |my_fifo_359_219       |    17|
|68    |    ints_fifo_2           |my_fifo_359_220       |     8|
|69    |  inst_fir_v1_12          |lp_fltr_v1_55         |    89|
|70    |    ints_fifo_1           |my_fifo_359_217       |    17|
|71    |    ints_fifo_2           |my_fifo_359_218       |     8|
|72    |  inst_fir_v1_13          |lp_fltr_v1_56         |    89|
|73    |    ints_fifo_1           |my_fifo_359_215       |    17|
|74    |    ints_fifo_2           |my_fifo_359_216       |     8|
|75    |  inst_fir_v1_14          |lp_fltr_v1_57         |    89|
|76    |    ints_fifo_1           |my_fifo_359_213       |    17|
|77    |    ints_fifo_2           |my_fifo_359_214       |     8|
|78    |  inst_fir_v1_15          |lp_fltr_v1_58         |    89|
|79    |    ints_fifo_1           |my_fifo_359_211       |    17|
|80    |    ints_fifo_2           |my_fifo_359_212       |     8|
|81    |  inst_fir_v1_16          |lp_fltr_v1_59         |    89|
|82    |    ints_fifo_1           |my_fifo_359_209       |    17|
|83    |    ints_fifo_2           |my_fifo_359_210       |     8|
|84    |  inst_fir_v1_17          |lp_fltr_v1_60         |    89|
|85    |    ints_fifo_1           |my_fifo_359_207       |    17|
|86    |    ints_fifo_2           |my_fifo_359_208       |     8|
|87    |  inst_fir_v1_18          |lp_fltr_v1_61         |    89|
|88    |    ints_fifo_1           |my_fifo_359_205       |    17|
|89    |    ints_fifo_2           |my_fifo_359_206       |     8|
|90    |  inst_fir_v1_19          |lp_fltr_v1_62         |    89|
|91    |    ints_fifo_1           |my_fifo_359_203       |    17|
|92    |    ints_fifo_2           |my_fifo_359_204       |     8|
|93    |  inst_fir_v1_2           |lp_fltr_v1_63         |    89|
|94    |    ints_fifo_1           |my_fifo_359_201       |    17|
|95    |    ints_fifo_2           |my_fifo_359_202       |     8|
|96    |  inst_fir_v1_20          |lp_fltr_v1_64         |    89|
|97    |    ints_fifo_1           |my_fifo_359_199       |    17|
|98    |    ints_fifo_2           |my_fifo_359_200       |     8|
|99    |  inst_fir_v1_3           |lp_fltr_v1_65         |    89|
|100   |    ints_fifo_1           |my_fifo_359_197       |    17|
|101   |    ints_fifo_2           |my_fifo_359_198       |     8|
|102   |  inst_fir_v1_4           |lp_fltr_v1_66         |    89|
|103   |    ints_fifo_1           |my_fifo_359_195       |    17|
|104   |    ints_fifo_2           |my_fifo_359_196       |     8|
|105   |  inst_fir_v1_5           |lp_fltr_v1_67         |    89|
|106   |    ints_fifo_1           |my_fifo_359_193       |    17|
|107   |    ints_fifo_2           |my_fifo_359_194       |     8|
|108   |  inst_fir_v1_6           |lp_fltr_v1_68         |    89|
|109   |    ints_fifo_1           |my_fifo_359_191       |    17|
|110   |    ints_fifo_2           |my_fifo_359_192       |     8|
|111   |  inst_fir_v1_7           |lp_fltr_v1_69         |    89|
|112   |    ints_fifo_1           |my_fifo_359_189       |    17|
|113   |    ints_fifo_2           |my_fifo_359_190       |     8|
|114   |  inst_fir_v1_8           |lp_fltr_v1_70         |    89|
|115   |    ints_fifo_1           |my_fifo_359_187       |    17|
|116   |    ints_fifo_2           |my_fifo_359_188       |     8|
|117   |  inst_fir_v1_9           |lp_fltr_v1_71         |    89|
|118   |    ints_fifo_1           |my_fifo_359           |    17|
|119   |    ints_fifo_2           |my_fifo_359_186       |     8|
|120   |  inst_fir_v2_0           |lp_fltr_v2            |    89|
|121   |    ints_fifo_1           |my_fifo_179_184       |     8|
|122   |    ints_fifo_2           |my_fifo_179_185       |     8|
|123   |  inst_fir_v2_1           |lp_fltr_v2_72         |    89|
|124   |    ints_fifo_1           |my_fifo_179_182       |     8|
|125   |    ints_fifo_2           |my_fifo_179_183       |     8|
|126   |  inst_fir_v2_10          |lp_fltr_v2_73         |    89|
|127   |    ints_fifo_1           |my_fifo_179_180       |     8|
|128   |    ints_fifo_2           |my_fifo_179_181       |     8|
|129   |  inst_fir_v2_2           |lp_fltr_v2_74         |    89|
|130   |    ints_fifo_1           |my_fifo_179_178       |     8|
|131   |    ints_fifo_2           |my_fifo_179_179       |     8|
|132   |  inst_fir_v2_3           |lp_fltr_v2_75         |    89|
|133   |    ints_fifo_1           |my_fifo_179_176       |     8|
|134   |    ints_fifo_2           |my_fifo_179_177       |     8|
|135   |  inst_fir_v2_4           |lp_fltr_v2_76         |    89|
|136   |    ints_fifo_1           |my_fifo_179_174       |     8|
|137   |    ints_fifo_2           |my_fifo_179_175       |     8|
|138   |  inst_fir_v2_5           |lp_fltr_v2_77         |    89|
|139   |    ints_fifo_1           |my_fifo_179_172       |     8|
|140   |    ints_fifo_2           |my_fifo_179_173       |     8|
|141   |  inst_fir_v2_6           |lp_fltr_v2_78         |    89|
|142   |    ints_fifo_1           |my_fifo_179_170       |     8|
|143   |    ints_fifo_2           |my_fifo_179_171       |     8|
|144   |  inst_fir_v2_7           |lp_fltr_v2_79         |    89|
|145   |    ints_fifo_1           |my_fifo_179_168       |     8|
|146   |    ints_fifo_2           |my_fifo_179_169       |     8|
|147   |  inst_fir_v2_8           |lp_fltr_v2_80         |    89|
|148   |    ints_fifo_1           |my_fifo_179_166       |     8|
|149   |    ints_fifo_2           |my_fifo_179_167       |     8|
|150   |  inst_fir_v2_9           |lp_fltr_v2_81         |    89|
|151   |    ints_fifo_1           |my_fifo_179           |     8|
|152   |    ints_fifo_2           |my_fifo_179_165       |     8|
|153   |  inst_fir_v4_0           |lp_fltr_v4            |    89|
|154   |    ints_fifo_1           |my_fifo_89            |     8|
|155   |    ints_fifo_2           |my_fifo_89_164        |     8|
|156   |  ints_fifo_1_gen_1_0     |my_fifo_1             |    16|
|157   |  ints_fifo_1_gen_1_1     |my_fifo_1_82          |     8|
|158   |  ints_fifo_1_gen_1_10    |my_fifo_1_83          |     8|
|159   |  ints_fifo_1_gen_1_11    |my_fifo_1_84          |     8|
|160   |  ints_fifo_1_gen_1_12    |my_fifo_1_85          |     8|
|161   |  ints_fifo_1_gen_1_13    |my_fifo_1_86          |     8|
|162   |  ints_fifo_1_gen_1_14    |my_fifo_1_87          |     8|
|163   |  ints_fifo_1_gen_1_15    |my_fifo_1_88          |     8|
|164   |  ints_fifo_1_gen_1_16    |my_fifo_1_89          |     8|
|165   |  ints_fifo_1_gen_1_17    |my_fifo_1_90          |     8|
|166   |  ints_fifo_1_gen_1_18    |my_fifo_1_91          |     8|
|167   |  ints_fifo_1_gen_1_19    |my_fifo_1_92          |     8|
|168   |  ints_fifo_1_gen_1_2     |my_fifo_1_93          |     8|
|169   |  ints_fifo_1_gen_1_20    |my_fifo_1_94          |     8|
|170   |  ints_fifo_1_gen_1_3     |my_fifo_1_95          |     8|
|171   |  ints_fifo_1_gen_1_4     |my_fifo_1_96          |     8|
|172   |  ints_fifo_1_gen_1_5     |my_fifo_1_97          |     8|
|173   |  ints_fifo_1_gen_1_6     |my_fifo_1_98          |     8|
|174   |  ints_fifo_1_gen_1_7     |my_fifo_1_99          |     8|
|175   |  ints_fifo_1_gen_1_8     |my_fifo_1_100         |     8|
|176   |  ints_fifo_1_gen_1_9     |my_fifo_1_101         |     8|
|177   |  ints_fifo_2_gen_1_0     |my_fifo_2             |    15|
|178   |  ints_fifo_2_gen_1_1     |my_fifo_2_102         |     9|
|179   |  ints_fifo_2_gen_1_10    |my_fifo_2_103         |     8|
|180   |  ints_fifo_2_gen_1_11    |my_fifo_2_104         |     9|
|181   |  ints_fifo_2_gen_1_12    |my_fifo_2_105         |     8|
|182   |  ints_fifo_2_gen_1_13    |my_fifo_2_106         |     9|
|183   |  ints_fifo_2_gen_1_14    |my_fifo_2_107         |     8|
|184   |  ints_fifo_2_gen_1_15    |my_fifo_2_108         |     9|
|185   |  ints_fifo_2_gen_1_16    |my_fifo_2_109         |     8|
|186   |  ints_fifo_2_gen_1_17    |my_fifo_2_110         |     9|
|187   |  ints_fifo_2_gen_1_18    |my_fifo_2_111         |     8|
|188   |  ints_fifo_2_gen_1_19    |my_fifo_2_112         |     9|
|189   |  ints_fifo_2_gen_1_2     |my_fifo_2_113         |     8|
|190   |  ints_fifo_2_gen_1_20    |my_fifo_2_114         |     8|
|191   |  ints_fifo_2_gen_1_3     |my_fifo_2_115         |     9|
|192   |  ints_fifo_2_gen_1_4     |my_fifo_2_116         |     8|
|193   |  ints_fifo_2_gen_1_5     |my_fifo_2_117         |     9|
|194   |  ints_fifo_2_gen_1_6     |my_fifo_2_118         |     8|
|195   |  ints_fifo_2_gen_1_7     |my_fifo_2_119         |     9|
|196   |  ints_fifo_2_gen_1_8     |my_fifo_2_120         |     8|
|197   |  ints_fifo_2_gen_1_9     |my_fifo_2_121         |     9|
|198   |  port_bus_1to0_1_inst    |port_bus_1to0_1       |   697|
|199   |  scaler_inst_left        |scaler                |   705|
|200   |    scl_h_fltr_inst       |scl_h_fltr_145        |   338|
|201   |      ints_sh_reg_2_0     |sh_reg_1_154          |     8|
|202   |      ints_sh_reg_2_1     |sh_reg_1_155          |     8|
|203   |      ints_sh_reg_2_2     |sh_reg_1_156          |     8|
|204   |      ints_sh_reg_4_0     |sh_reg_1_157          |     8|
|205   |      ints_sh_reg_4_1     |sh_reg_1_158          |     8|
|206   |      ints_sh_reg_4_2     |sh_reg_1_159          |     8|
|207   |      ints_sh_reg_4_3     |sh_reg_1_160          |    30|
|208   |      ints_sh_reg_4_4     |sh_reg_1_161          |     8|
|209   |      ints_sh_reg_4_5     |sh_reg_1_162          |     8|
|210   |      ints_sh_reg_4_6     |sh_reg_1_163          |     8|
|211   |    scl_v_fltr_inst       |scl_v_fltr_146        |   346|
|212   |      ints_fifo_gen_0     |my_fifo_496_147       |    16|
|213   |      ints_fifo_gen_1     |my_fifo_496_148       |     8|
|214   |      ints_fifo_gen_2     |my_fifo_496_149       |     8|
|215   |      ints_fifo_gen_3     |my_fifo_496_150       |     8|
|216   |      ints_fifo_gen_4     |my_fifo_496_151       |    16|
|217   |      ints_fifo_gen_5     |my_fifo_496_152       |     8|
|218   |      ints_fifo_gen_6     |my_fifo_496_153       |    16|
|219   |  scaler_inst_right       |scaler_122            |   701|
|220   |    scl_h_fltr_inst       |scl_h_fltr            |   338|
|221   |      ints_sh_reg_2_0     |sh_reg_1              |     8|
|222   |      ints_sh_reg_2_1     |sh_reg_1_136          |     8|
|223   |      ints_sh_reg_2_2     |sh_reg_1_137          |     8|
|224   |      ints_sh_reg_4_0     |sh_reg_1_138          |     8|
|225   |      ints_sh_reg_4_1     |sh_reg_1_139          |     8|
|226   |      ints_sh_reg_4_2     |sh_reg_1_140          |     8|
|227   |      ints_sh_reg_4_3     |sh_reg_1_141          |    30|
|228   |      ints_sh_reg_4_4     |sh_reg_1_142          |     8|
|229   |      ints_sh_reg_4_5     |sh_reg_1_143          |     8|
|230   |      ints_sh_reg_4_6     |sh_reg_1_144          |     8|
|231   |    scl_v_fltr_inst       |scl_v_fltr            |   346|
|232   |      ints_fifo_gen_0     |my_fifo_496_129       |    16|
|233   |      ints_fifo_gen_1     |my_fifo_496_130       |     8|
|234   |      ints_fifo_gen_2     |my_fifo_496_131       |     8|
|235   |      ints_fifo_gen_3     |my_fifo_496_132       |     8|
|236   |      ints_fifo_gen_4     |my_fifo_496_133       |    16|
|237   |      ints_fifo_gen_5     |my_fifo_496_134       |     8|
|238   |      ints_fifo_gen_6     |my_fifo_496_135       |    16|
|239   |  v_fltr_316_l_inst       |v_fltr_316            |     8|
|240   |    more_inst             |my_fifo_316_128       |     8|
|241   |  v_fltr_316_r_inst       |v_fltr_316_123        |     8|
|242   |    more_inst             |my_fifo_316           |     8|
|243   |  v_fltr_496_l_inst       |v_fltr_496            |    16|
|244   |    fifo10                |my_fifo_496_126       |     8|
|245   |    more_inst             |my_fifo_496_127       |     8|
|246   |  v_fltr_496_r_inst       |v_fltr_496_124        |    16|
|247   |    fifo10                |my_fifo_496           |     8|
|248   |    more_inst             |my_fifo_496_125       |     8|
|249   |  wrapper_qs_intr_inst_10 |wrapper_qs_intr_10_20 |  1125|
|250   |    my_inst_quadintr      |quadintr_10_20        |   947|
|251   |  wrapper_qs_intr_inst_5  |wrapper_qs_intr_5_20  |    39|
|252   |    my_inst_quadintr      |quadintr_5_20         |    24|
+------+--------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1753.469 ; gain = 307.098 ; free physical = 244875 ; free virtual = 313423
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 115 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1753.469 ; gain = 307.098 ; free physical = 244875 ; free virtual = 313423
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1753.473 ; gain = 307.098 ; free physical = 244878 ; free virtual = 313427
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 808 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1879.641 ; gain = 0.000 ; free physical = 244424 ; free virtual = 312972
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
287 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1879.641 ; gain = 433.367 ; free physical = 244462 ; free virtual = 313010
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2441.293 ; gain = 561.652 ; free physical = 243950 ; free virtual = 312499
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_vidout_clock]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name.
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2441.293 ; gain = 0.000 ; free physical = 243953 ; free virtual = 312502
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2465.305 ; gain = 0.000 ; free physical = 243960 ; free virtual = 312518
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2586.574 ; gain = 0.004 ; free physical = 245977 ; free virtual = 314526

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: fc1fb11e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2586.574 ; gain = 0.000 ; free physical = 245976 ; free virtual = 314526

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13bf04377

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2586.574 ; gain = 0.000 ; free physical = 245784 ; free virtual = 314333
INFO: [Opt 31-389] Phase Retarget created 16 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fa6787d3

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2586.574 ; gain = 0.000 ; free physical = 245742 ; free virtual = 314291
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 904aeefa

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2586.574 ; gain = 0.000 ; free physical = 245824 ; free virtual = 314373
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 904aeefa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2586.574 ; gain = 0.000 ; free physical = 245813 ; free virtual = 314363
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ea530688

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2586.574 ; gain = 0.000 ; free physical = 245744 ; free virtual = 314293
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ea530688

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2586.574 ; gain = 0.000 ; free physical = 245732 ; free virtual = 314281
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              16  |              16  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2586.574 ; gain = 0.000 ; free physical = 245743 ; free virtual = 314292
Ending Logic Optimization Task | Checksum: ea530688

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2586.574 ; gain = 0.000 ; free physical = 245739 ; free virtual = 314288

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ea530688

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2586.574 ; gain = 0.000 ; free physical = 245712 ; free virtual = 314262

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ea530688

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.574 ; gain = 0.000 ; free physical = 245707 ; free virtual = 314257

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.574 ; gain = 0.000 ; free physical = 245707 ; free virtual = 314256
Ending Netlist Obfuscation Task | Checksum: ea530688

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.574 ; gain = 0.000 ; free physical = 245711 ; free virtual = 314260
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2586.574 ; gain = 0.004 ; free physical = 245710 ; free virtual = 314259
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: ea530688
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module sv_chip0_hierarchy_no_mem ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2706.793 ; gain = 51.016 ; free physical = 245460 ; free virtual = 314009
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2732.801 ; gain = 77.023 ; free physical = 245404 ; free virtual = 313953
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2913.973 ; gain = 207.180 ; free physical = 245270 ; free virtual = 313820
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2939.996 ; gain = 26.023 ; free physical = 245081 ; free virtual = 313631
Power optimization passes: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2939.996 ; gain = 284.219 ; free physical = 245072 ; free virtual = 313623

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245114 ; free virtual = 313664


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design sv_chip0_hierarchy_no_mem ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 210 accepted clusters 210

Number of Slice Registers augmented: 472 newly gated: 1240 Total: 8058
Number of SRLs augmented: 0  newly gated: 0 Total: 1268
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/1835 RAMS dropped: 0/0 Clusters dropped: 0/210 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1ba3a23b6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244967 ; free virtual = 313521
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1ba3a23b6
Power optimization: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2939.996 ; gain = 353.422 ; free physical = 245045 ; free virtual = 313599
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 25702232 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 16 inverter(s) to 22 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11d666b1d

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245073 ; free virtual = 313625
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 11d666b1d

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245087 ; free virtual = 313639
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 127c3f406

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245072 ; free virtual = 313624
INFO: [Opt 31-389] Phase Remap created 44 cells and removed 76 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 120a2f81b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245074 ; free virtual = 313626
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              44  |              76  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 122ba544a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245072 ; free virtual = 313625

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245072 ; free virtual = 313625
Ending Netlist Obfuscation Task | Checksum: 122ba544a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245072 ; free virtual = 313625
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2939.996 ; gain = 353.422 ; free physical = 245072 ; free virtual = 313625
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244742 ; free virtual = 313294
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7b611db3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244741 ; free virtual = 313294
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244737 ; free virtual = 313289

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dc8b142a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244653 ; free virtual = 313205

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b0899692

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244575 ; free virtual = 313127

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b0899692

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244577 ; free virtual = 313128
Phase 1 Placer Initialization | Checksum: b0899692

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244578 ; free virtual = 313129

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b0899692

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244576 ; free virtual = 313127
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: e129d7cb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245110 ; free virtual = 313662

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e129d7cb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245108 ; free virtual = 313659

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1078c55fd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245109 ; free virtual = 313661

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 99c6ca43

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245106 ; free virtual = 313657

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 99c6ca43

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245104 ; free virtual = 313656

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15ed4ae55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244961 ; free virtual = 313513

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f0125542

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244973 ; free virtual = 313525

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f0125542

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245017 ; free virtual = 313568
Phase 3 Detail Placement | Checksum: f0125542

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245008 ; free virtual = 313559

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: f0125542

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245016 ; free virtual = 313568

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f0125542

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245010 ; free virtual = 313562

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f0125542

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245015 ; free virtual = 313567

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245015 ; free virtual = 313567
Phase 4.4 Final Placement Cleanup | Checksum: 155990ae8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245010 ; free virtual = 313562
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 155990ae8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245005 ; free virtual = 313557
Ending Placer Task | Checksum: dbc8287c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245017 ; free virtual = 313568
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245023 ; free virtual = 313574
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244990 ; free virtual = 313541

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1eefeb848

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246122 ; free virtual = 314672
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1eefeb848

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246093 ; free virtual = 314642

Phase 3 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Placement Based Optimization | Checksum: 1eefeb848

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246082 ; free virtual = 314632

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246063 ; free virtual = 314612
Phase 4 Rewire | Checksum: 1eefeb848

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246062 ; free virtual = 314612

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 1eefeb848

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246052 ; free virtual = 314602

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1eefeb848

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246048 ; free virtual = 314597

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1eefeb848

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246045 ; free virtual = 314595

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1eefeb848

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246044 ; free virtual = 314594

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1eefeb848

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246071 ; free virtual = 314620

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: 1eefeb848

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246069 ; free virtual = 314619

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1eefeb848

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246065 ; free virtual = 314615

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1eefeb848

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246065 ; free virtual = 314614
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246065 ; free virtual = 314614
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          11  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246064 ; free virtual = 314614
Ending Physical Synthesis Task | Checksum: 1eefeb848

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246063 ; free virtual = 314613
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246068 ; free virtual = 314618
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 246040 ; free virtual = 314591
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245959 ; free virtual = 314521
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 54ea199a ConstDB: 0 ShapeSum: ce54bfeb RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "tm3_clk_v0" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "vidin_new_data_fifo" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_new_data_fifo". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_1to0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_1to0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_1to0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_1to0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_1to0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_1to0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_left[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_left[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_left[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_left[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_left[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_left[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_left[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_left[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_left[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_left[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_left[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_left[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_left[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_left[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_left[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_left[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_1to0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_1to0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_1to0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_1to0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1_1to0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1_1to0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_1to0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_1to0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_1to0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_1to0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_1to0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_1to0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_1to0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_1to0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_1to0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_1to0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1_1to0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1_1to0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_1to0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_1to0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_1to0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_1to0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1_1to0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1_1to0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_1to0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_1to0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_addr_reg_2to0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_addr_reg_2to0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_addr_reg_2to0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_addr_reg_2to0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_addr_reg_2to0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_addr_reg_2to0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_addr_reg_2to0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_addr_reg_2to0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_3_1to0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_3_1to0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1_1to0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1_1to0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1_1to0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1_1to0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_1to0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_1to0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_4_1to0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_4_1to0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1_1to0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1_1to0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1_1to0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1_1to0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_right[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_right[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_right[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_right[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_right[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_right[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_right[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_right[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_right[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_right[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_right[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_right[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_right[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_right[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_rgb_reg_fifo_right[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_rgb_reg_fifo_right[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "counter_out_1to0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "counter_out_1to0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "counter_out_1to0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "counter_out_1to0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "counter_out_1to0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "counter_out_1to0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_1_1to0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_1_1to0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_1to0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_1to0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_1to0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_1to0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_1to0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_1to0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_word_5_1to0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_word_5_1to0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offchip_sram_data_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offchip_sram_data_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 118591793

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244234 ; free virtual = 312790
Post Restoration Checksum: NetGraph: 32ab466c NumContArr: e5add127 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 118591793

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244147 ; free virtual = 312702

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 118591793

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244071 ; free virtual = 312627

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 118591793

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 244113 ; free virtual = 312669
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 7444841b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243899 ; free virtual = 312455
Phase 2 Router Initialization | Checksum: 7444841b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243894 ; free virtual = 312451

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13bc47037

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243833 ; free virtual = 312389

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 109343666

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243785 ; free virtual = 312341
Phase 4 Rip-up And Reroute | Checksum: 109343666

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243785 ; free virtual = 312341

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 109343666

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243786 ; free virtual = 312342

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 109343666

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243786 ; free virtual = 312343
Phase 5 Delay and Skew Optimization | Checksum: 109343666

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243786 ; free virtual = 312343

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 109343666

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243780 ; free virtual = 312337
Phase 6.1 Hold Fix Iter | Checksum: 109343666

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243779 ; free virtual = 312335
Phase 6 Post Hold Fix | Checksum: 109343666

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243780 ; free virtual = 312336

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.953246 %
  Global Horizontal Routing Utilization  = 1.2391 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 109343666

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243778 ; free virtual = 312335

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 109343666

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243781 ; free virtual = 312338

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 144308b2f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243807 ; free virtual = 312365

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 144308b2f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243807 ; free virtual = 312364
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243841 ; free virtual = 312398

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243841 ; free virtual = 312398
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243841 ; free virtual = 312398
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243831 ; free virtual = 312391
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 243812 ; free virtual = 312382
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2939.996 ; gain = 0.000 ; free physical = 245706 ; free virtual = 314264
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:30:02 2022...
