m255
K3
13
cModel Technology
dC:\Documents and Settings\carlos.lazo\Desktop\ELDP\UNIV\Classes\ECE 574 - Verilog Modeling and Synthesis\Project 2\Pt 4 & 5
vController
!s100 `^h>mJi^b:iFkRPf>AB1i0
IgNbYgW<i8gm0NkIEM3A;O2
Vnfi92O>eRCO_Rinfd;PGY2
dC:\Documents and Settings\carlos.lazo\Desktop\ELDP\UNIV\Classes\ECE 505 - Computer Architecture\Homework\HW 2\Pt 1
w1277072800
8C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 505 - Computer Architecture/Homework/HW 2/Pt 1/Controller.v
FC:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 505 - Computer Architecture/Homework/HW 2/Pt 1/Controller.v
L0 22
OV;L;6.5b;42
r1
!s85 0
31
!s101 -O0
!s102 -nocovercells
o-work work -nocovercells -O0
n@controller
