Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Mar 31 12:33:22 2022
| Host         : PC-637 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.289        0.000                      0                   13        0.243        0.000                      0                   13        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.289        0.000                      0                   13        0.243        0.000                      0                   13        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 tlc/s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/FSM_sequential_s_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.096ns (40.860%)  route 1.586ns (59.140%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.178    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  tlc/s_cnt_reg[1]/Q
                         net (fo=6, routed)           0.892     6.526    tlc/s_cnt[1]
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.124     6.650 r  tlc/s_cnt[0]_i_3/O
                         net (fo=2, routed)           0.000     6.650    tlc/s_cnt[0]_i_3_n_0
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I1_O)      0.217     6.867 r  tlc/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.694     7.561    tlc/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I3_O)        0.299     7.860 r  tlc/FSM_sequential_s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.860    tlc/FSM_sequential_s_state[1]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.510    14.882    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/C
                         clock pessimism              0.274    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.029    15.149    tlc/FSM_sequential_s_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  7.289    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 tlc/s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/FSM_sequential_s_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 1.096ns (41.032%)  route 1.575ns (58.968%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.178    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  tlc/s_cnt_reg[1]/Q
                         net (fo=6, routed)           0.892     6.526    tlc/s_cnt[1]
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.124     6.650 r  tlc/s_cnt[0]_i_3/O
                         net (fo=2, routed)           0.000     6.650    tlc/s_cnt[0]_i_3_n_0
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I1_O)      0.217     6.867 r  tlc/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.683     7.550    tlc/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I3_O)        0.299     7.849 r  tlc/FSM_sequential_s_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.849    tlc/FSM_sequential_s_state[0]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  tlc/FSM_sequential_s_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.510    14.882    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  tlc/FSM_sequential_s_state_reg[0]/C
                         clock pessimism              0.274    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.031    15.151    tlc/FSM_sequential_s_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 tlc/FSM_sequential_s_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/FSM_sequential_s_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.704ns (27.221%)  route 1.882ns (72.779%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.178    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  tlc/FSM_sequential_s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  tlc/FSM_sequential_s_state_reg[0]/Q
                         net (fo=9, routed)           1.029     6.663    tlc/s_state__0[0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  tlc/FSM_sequential_s_state[2]_i_2/O
                         net (fo=8, routed)           0.853     7.640    tlc/FSM_sequential_s_state[2]_i_2_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  tlc/FSM_sequential_s_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.764    tlc/FSM_sequential_s_state[2]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.511    14.883    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.029    15.149    tlc/FSM_sequential_s_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 tlc/s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.096ns (44.564%)  route 1.363ns (55.436%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.178    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  tlc/s_cnt_reg[1]/Q
                         net (fo=6, routed)           0.892     6.526    tlc/s_cnt[1]
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.124     6.650 r  tlc/s_cnt[0]_i_3/O
                         net (fo=2, routed)           0.000     6.650    tlc/s_cnt[0]_i_3_n_0
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I1_O)      0.217     6.867 r  tlc/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.471     7.338    tlc/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I0_O)        0.299     7.637 r  tlc/s_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     7.637    tlc/s_cnt[3]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.511    14.883    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[3]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)        0.031    15.151    tlc/s_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 tlc/s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 1.096ns (44.636%)  route 1.359ns (55.364%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.178    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  tlc/s_cnt_reg[1]/Q
                         net (fo=6, routed)           0.892     6.526    tlc/s_cnt[1]
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.124     6.650 r  tlc/s_cnt[0]_i_3/O
                         net (fo=2, routed)           0.000     6.650    tlc/s_cnt[0]_i_3_n_0
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I1_O)      0.217     6.867 r  tlc/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.467     7.334    tlc/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.299     7.633 r  tlc/s_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.633    tlc/s_cnt[2]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.511    14.883    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[2]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)        0.029    15.149    tlc/s_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 tlc/s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.096ns (44.367%)  route 1.374ns (55.633%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.178    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  tlc/s_cnt_reg[1]/Q
                         net (fo=6, routed)           0.892     6.526    tlc/s_cnt[1]
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.124     6.650 r  tlc/s_cnt[0]_i_3/O
                         net (fo=2, routed)           0.000     6.650    tlc/s_cnt[0]_i_3_n_0
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I1_O)      0.217     6.867 r  tlc/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.482     7.349    tlc/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I0_O)        0.299     7.648 r  tlc/s_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.648    tlc/s_cnt[1]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.510    14.882    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[1]/C
                         clock pessimism              0.296    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X1Y28          FDRE (Setup_fdre_C_D)        0.032    15.174    tlc/s_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 tlc/s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.096ns (46.770%)  route 1.247ns (53.230%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.178    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  tlc/s_cnt_reg[1]/Q
                         net (fo=6, routed)           0.892     6.526    tlc/s_cnt[1]
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.124     6.650 r  tlc/s_cnt[0]_i_3/O
                         net (fo=2, routed)           0.000     6.650    tlc/s_cnt[0]_i_3_n_0
    SLICE_X1Y28          MUXF7 (Prop_muxf7_I1_O)      0.217     6.867 r  tlc/FSM_sequential_s_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.355     7.222    tlc/FSM_sequential_s_state_reg[2]_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.299     7.521 r  tlc/s_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     7.521    tlc/s_cnt[4]_i_2_n_0
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.511    14.883    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[4]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)        0.031    15.151    tlc/s_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.734ns  (required time - arrival time)
  Source:                 tlc/s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.704ns (31.129%)  route 1.558ns (68.871%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.178    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  tlc/s_cnt_reg[1]/Q
                         net (fo=6, routed)           0.892     6.526    tlc/s_cnt[1]
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.124     6.650 r  tlc/s_cnt[0]_i_3/O
                         net (fo=2, routed)           0.665     7.315    tlc/s_cnt[0]_i_3_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.439 r  tlc/s_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.439    tlc/s_cnt[0]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.510    14.882    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[0]/C
                         clock pessimism              0.296    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X1Y28          FDRE (Setup_fdre_C_D)        0.031    15.173    tlc/s_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  7.734    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 tlc/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.580ns (29.181%)  route 1.408ns (70.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.627     5.179    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 f  tlc/FSM_sequential_s_state_reg[2]/Q
                         net (fo=13, routed)          0.925     6.560    tlc/s_state__0[2]
    SLICE_X0Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.684 r  tlc/s_cnt[4]_i_1/O
                         net (fo=5, routed)           0.482     7.166    tlc/s_cnt_0
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.510    14.882    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[0]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.914    tlc/s_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  7.748    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 tlc/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.580ns (29.181%)  route 1.408ns (70.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.627     5.179    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 f  tlc/FSM_sequential_s_state_reg[2]/Q
                         net (fo=13, routed)          0.925     6.560    tlc/s_state__0[2]
    SLICE_X0Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.684 r  tlc/s_cnt[4]_i_1/O
                         net (fo=5, routed)           0.482     7.166    tlc/s_cnt_0
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.510    14.882    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[1]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.914    tlc/s_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  7.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 tlc/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.548%)  route 0.149ns (44.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.500    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  tlc/s_cnt_reg[0]/Q
                         net (fo=7, routed)           0.149     1.790    tlc/s_cnt[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.045     1.835 r  tlc/s_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    tlc/s_cnt[1]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     2.014    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[1]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092     1.592    tlc/s_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tlc/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.442%)  route 0.183ns (49.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.588     1.501    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  tlc/FSM_sequential_s_state_reg[2]/Q
                         net (fo=13, routed)          0.183     1.825    tlc/s_state__0[2]
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.045     1.870 r  tlc/s_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.870    tlc/s_cnt[3]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.857     2.015    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[3]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092     1.606    tlc/s_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tlc/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/FSM_sequential_s_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.948%)  route 0.186ns (50.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.588     1.501    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  tlc/FSM_sequential_s_state_reg[2]/Q
                         net (fo=13, routed)          0.186     1.829    tlc/s_state__0[2]
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  tlc/FSM_sequential_s_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    tlc/FSM_sequential_s_state[0]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  tlc/FSM_sequential_s_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     2.014    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  tlc/FSM_sequential_s_state_reg[0]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.092     1.606    tlc/FSM_sequential_s_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 tlc/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/FSM_sequential_s_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.815%)  route 0.187ns (50.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.588     1.501    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  tlc/FSM_sequential_s_state_reg[2]/Q
                         net (fo=13, routed)          0.187     1.830    tlc/s_state__0[2]
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  tlc/FSM_sequential_s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    tlc/FSM_sequential_s_state[1]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     2.014    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.091     1.605    tlc/FSM_sequential_s_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 tlc/s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.588     1.501    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  tlc/s_cnt_reg[2]/Q
                         net (fo=5, routed)           0.191     1.834    tlc/s_cnt[2]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  tlc/s_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    tlc/s_cnt[2]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.857     2.015    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[2]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.091     1.592    tlc/s_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 tlc/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/FSM_sequential_s_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.360%)  route 0.207ns (52.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.588     1.501    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  tlc/FSM_sequential_s_state_reg[2]/Q
                         net (fo=13, routed)          0.207     1.849    tlc/s_state__0[2]
    SLICE_X0Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.894 r  tlc/FSM_sequential_s_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.894    tlc/FSM_sequential_s_state[2]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.857     2.015    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.091     1.592    tlc/FSM_sequential_s_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 tlc/s_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.231ns (55.617%)  route 0.184ns (44.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.588     1.501    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  tlc/s_cnt_reg[4]/Q
                         net (fo=4, routed)           0.135     1.778    tlc/s_cnt[4]
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  tlc/s_cnt[0]_i_2/O
                         net (fo=2, routed)           0.049     1.872    tlc/s_cnt[0]_i_2_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.917 r  tlc/s_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.917    tlc/s_cnt[0]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     2.014    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  tlc/s_cnt_reg[0]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092     1.606    tlc/s_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 tlc/s_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.322%)  route 0.243ns (56.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.588     1.501    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  tlc/s_cnt_reg[4]/Q
                         net (fo=4, routed)           0.243     1.886    tlc/s_cnt[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.931 r  tlc/s_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.931    tlc/s_cnt[4]_i_2_n_0
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.857     2.015    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[4]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092     1.593    tlc/s_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 tlc/FSM_sequential_s_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.191%)  route 0.451ns (70.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.500    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 f  tlc/FSM_sequential_s_state_reg[1]/Q
                         net (fo=10, routed)          0.322     1.964    tlc/s_state__0[1]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.045     2.009 r  tlc/s_cnt[4]_i_1/O
                         net (fo=5, routed)           0.129     2.138    tlc/s_cnt_0
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.857     2.015    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[2]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X1Y29          FDRE (Hold_fdre_C_CE)       -0.039     1.476    tlc/s_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 tlc/FSM_sequential_s_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.191%)  route 0.451ns (70.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.500    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 f  tlc/FSM_sequential_s_state_reg[1]/Q
                         net (fo=10, routed)          0.322     1.964    tlc/s_state__0[1]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.045     2.009 r  tlc/s_cnt[4]_i_1/O
                         net (fo=5, routed)           0.129     2.138    tlc/s_cnt_0
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.857     2.015    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  tlc/s_cnt_reg[3]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X1Y29          FDRE (Hold_fdre_C_CE)       -0.039     1.476    tlc/s_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.661    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     tlc/FSM_sequential_s_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     tlc/FSM_sequential_s_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29     tlc/FSM_sequential_s_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28     tlc/s_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28     tlc/s_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29     tlc/s_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29     tlc/s_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29     tlc/s_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     tlc/FSM_sequential_s_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     tlc/FSM_sequential_s_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     tlc/FSM_sequential_s_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     tlc/FSM_sequential_s_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     tlc/FSM_sequential_s_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     tlc/FSM_sequential_s_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     tlc/s_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     tlc/s_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     tlc/s_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     tlc/s_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     tlc/FSM_sequential_s_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     tlc/FSM_sequential_s_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     tlc/FSM_sequential_s_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     tlc/s_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     tlc/s_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29     tlc/s_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29     tlc/s_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29     tlc/s_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     tlc/FSM_sequential_s_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     tlc/FSM_sequential_s_state_reg[1]/C



