`timescale 1ns / 1ps


module sync_counter_tb();
   reg clk;
   reg rst;
   wire [3:0]q;
   
   sync_counter uut ( .clk(clk), .rst(rst), .q(q));
     
      always #5 clk = ~clk;
      initial begin
      
        clk = 0;
        rst = 1;
        
        #10 rst = 0;
        
        #100;
        
        rst = 1;
        #10 rst = 0;
        
        #100;
        
        $stop;
    end
    
   
endmodule

   

